Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 11 08:34:03 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               2           
TIMING-17  Critical Warning  Non-clocked sequential cell                         620         
LUTAR-1    Warning           LUT drives async reset alert                        10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2381)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1797)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2381)
---------------------------
 There are 620 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/caravel_top/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/caravel_top/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/caravel_top/soc/core/flash_clk_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1797)
---------------------------------------------------
 There are 1797 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.145        0.000                      0                46864        0.027        0.000                      0                46864        0.000        0.000                       0                 18490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.000}        4.000           250.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clk_out2_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           1.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         83.478        0.000                      0                39288        0.027        0.000                      0                39288       13.360        0.000                       0                 17655  
  clk_out2_design_1_clk_wiz_0_0         17.677        0.000                      0                 1164        0.106        0.000                      0                 1164       24.500        0.000                       0                   830  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       14.227        0.000                      0                 1828        0.345        0.000                      0                 1828  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       20.385        0.000                      0                  104        0.108        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       87.916        0.000                      0                 4522        0.599        0.000                      0                 4522  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       19.778        0.000                      0                  100       25.003        0.000                      0                  100  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        4.145        0.000                      0                  826        0.611        0.000                      0                  826  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       42.820        0.000                      0                  208        0.322        0.000                      0                  208  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y23  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       83.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.478ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.099ns  (logic 1.386ns (8.609%)  route 14.713ns (91.391%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          3.475    16.250    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X100Y56        LUT6 (Prop_lut6_I3_O)        0.124    16.374 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[24]_i_3/O
                         net (fo=1, routed)           1.271    17.644    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[24]
    SLICE_X92Y43         LUT6 (Prop_lut6_I4_O)        0.124    17.768 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[24]_i_1/O
                         net (fo=1, routed)           0.000    17.768    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[24]
    SLICE_X92Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X92Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.626    
                         clock uncertainty           -0.464   101.162    
    SLICE_X92Y43         FDCE (Setup_fdce_C_D)        0.084   101.246    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]
  -------------------------------------------------------------------
                         required time                        101.246    
                         arrival time                         -17.768    
  -------------------------------------------------------------------
                         slack                                 83.478    

Slack (MET) :             83.738ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.838ns  (logic 1.386ns (8.751%)  route 14.452ns (91.249%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 101.623 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          3.068    15.843    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X100Y56        LUT6 (Prop_lut6_I3_O)        0.124    15.967 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[19]_i_3/O
                         net (fo=1, routed)           1.417    17.383    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[19]
    SLICE_X90Y48         LUT6 (Prop_lut6_I4_O)        0.124    17.507 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[19]_i_1/O
                         net (fo=1, routed)           0.000    17.507    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[19]
    SLICE_X90Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.623   101.623    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X90Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.627    
                         clock uncertainty           -0.464   101.163    
    SLICE_X90Y48         FDCE (Setup_fdce_C_D)        0.082   101.245    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[19]
  -------------------------------------------------------------------
                         required time                        101.245    
                         arrival time                         -17.507    
  -------------------------------------------------------------------
                         slack                                 83.738    

Slack (MET) :             83.939ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.590ns  (logic 1.386ns (8.890%)  route 14.204ns (91.110%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          2.869    15.644    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X98Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.768 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[22]_i_3/O
                         net (fo=1, routed)           1.367    17.135    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[22]
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    17.259 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[22]_i_1/O
                         net (fo=1, routed)           0.000    17.259    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[22]
    SLICE_X93Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.626    
                         clock uncertainty           -0.464   101.162    
    SLICE_X93Y43         FDCE (Setup_fdce_C_D)        0.035   101.197    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[22]
  -------------------------------------------------------------------
                         required time                        101.197    
                         arrival time                         -17.259    
  -------------------------------------------------------------------
                         slack                                 83.939    

Slack (MET) :             83.987ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.540ns  (logic 1.386ns (8.919%)  route 14.154ns (91.081%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          2.986    15.761    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X101Y54        LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[20]_i_3/O
                         net (fo=1, routed)           1.200    17.085    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[20]
    SLICE_X93Y43         LUT6 (Prop_lut6_I4_O)        0.124    17.209 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[20]_i_1/O
                         net (fo=1, routed)           0.000    17.209    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[20]
    SLICE_X93Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.626    
                         clock uncertainty           -0.464   101.162    
    SLICE_X93Y43         FDCE (Setup_fdce_C_D)        0.034   101.196    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[20]
  -------------------------------------------------------------------
                         required time                        101.196    
                         arrival time                         -17.209    
  -------------------------------------------------------------------
                         slack                                 83.987    

Slack (MET) :             84.030ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 1.386ns (8.915%)  route 14.161ns (91.085%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          3.096    15.871    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X95Y56         LUT6 (Prop_lut6_I3_O)        0.124    15.995 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[26]_i_3/O
                         net (fo=1, routed)           1.097    17.092    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[26]
    SLICE_X92Y44         LUT6 (Prop_lut6_I4_O)        0.124    17.216 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[26]_i_1/O
                         net (fo=1, routed)           0.000    17.216    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[26]
    SLICE_X92Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X92Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.626    
                         clock uncertainty           -0.464   101.162    
    SLICE_X92Y44         FDCE (Setup_fdce_C_D)        0.084   101.246    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[26]
  -------------------------------------------------------------------
                         required time                        101.246    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                 84.030    

Slack (MET) :             84.047ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.479ns  (logic 1.386ns (8.954%)  route 14.093ns (91.046%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          2.984    15.759    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X99Y54         LUT6 (Prop_lut6_I3_O)        0.124    15.883 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[21]_i_3/O
                         net (fo=1, routed)           1.141    17.024    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[21]
    SLICE_X93Y46         LUT6 (Prop_lut6_I4_O)        0.124    17.148 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[21]_i_1/O
                         net (fo=1, routed)           0.000    17.148    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[21]
    SLICE_X93Y46         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y46         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.626    
                         clock uncertainty           -0.464   101.162    
    SLICE_X93Y46         FDCE (Setup_fdce_C_D)        0.032   101.194    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[21]
  -------------------------------------------------------------------
                         required time                        101.194    
                         arrival time                         -17.148    
  -------------------------------------------------------------------
                         slack                                 84.047    

Slack (MET) :             84.094ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.485ns  (logic 1.386ns (8.950%)  route 14.099ns (91.050%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          2.896    15.670    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X94Y55         LUT6 (Prop_lut6_I3_O)        0.124    15.794 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[25]_i_3/O
                         net (fo=1, routed)           1.236    17.030    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[25]
    SLICE_X92Y44         LUT6 (Prop_lut6_I4_O)        0.124    17.154 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[25]_i_1/O
                         net (fo=1, routed)           0.000    17.154    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[25]
    SLICE_X92Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X92Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.626    
                         clock uncertainty           -0.464   101.162    
    SLICE_X92Y44         FDCE (Setup_fdce_C_D)        0.086   101.248    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]
  -------------------------------------------------------------------
                         required time                        101.248    
                         arrival time                         -17.154    
  -------------------------------------------------------------------
                         slack                                 84.094    

Slack (MET) :             84.330ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.197ns  (logic 1.386ns (9.120%)  route 13.811ns (90.880%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          2.679    15.454    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X96Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.578 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[6]_i_3/O
                         net (fo=1, routed)           1.164    16.742    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[6]
    SLICE_X91Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.866 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[6]_i_1/O
                         net (fo=1, routed)           0.000    16.866    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[6]
    SLICE_X91Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X91Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.626    
                         clock uncertainty           -0.464   101.162    
    SLICE_X91Y45         FDCE (Setup_fdce_C_D)        0.034   101.196    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[6]
  -------------------------------------------------------------------
                         required time                        101.196    
                         arrival time                         -16.866    
  -------------------------------------------------------------------
                         slack                                 84.330    

Slack (MET) :             84.358ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.171ns  (logic 1.386ns (9.136%)  route 13.785ns (90.864%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 101.623 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          2.708    15.482    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X94Y51         LUT6 (Prop_lut6_I3_O)        0.124    15.606 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[12]_i_3/O
                         net (fo=1, routed)           1.109    16.716    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[12]
    SLICE_X93Y47         LUT6 (Prop_lut6_I4_O)        0.124    16.840 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[12]_i_1/O
                         net (fo=1, routed)           0.000    16.840    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[12]
    SLICE_X93Y47         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.623   101.623    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y47         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.627    
                         clock uncertainty           -0.464   101.163    
    SLICE_X93Y47         FDCE (Setup_fdce_C_D)        0.034   101.197    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[12]
  -------------------------------------------------------------------
                         required time                        101.197    
                         arrival time                         -16.840    
  -------------------------------------------------------------------
                         slack                                 84.358    

Slack (MET) :             84.367ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.162ns  (logic 1.386ns (9.141%)  route 13.776ns (90.858%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 101.623 - 100.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.669     1.669    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/clock
    SLICE_X34Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.518     2.187 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]/Q
                         net (fo=57, routed)          1.526     3.713    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/r_ptr_reg[0]
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.837 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           1.008     4.845    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_5_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.969 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_sequential_state[1]_i_2/O
                         net (fo=41, routed)          2.563     7.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/state_next2__6
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/tmp1_63_32_sva_dfm_1[31]_i_5/O
                         net (fo=79, routed)          3.930    11.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/m_axis[46]
    SLICE_X45Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.711 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9/O
                         net (fo=1, routed)           0.940    12.651    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_9_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.775 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/as_fifo/FSM_onehot_ss_lm_fsm[9]_i_2/O
                         net (fo=36, routed)          2.842    15.617    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf_reg[0]
    SLICE_X100Y54        LUT6 (Prop_lut6_I3_O)        0.124    15.741 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_AXIL_AXIS0/pre_as_is_tdata_buf[23]_i_3/O
                         net (fo=1, routed)           0.966    16.707    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/aa_as_tdata[23]
    SLICE_X93Y48         LUT6 (Prop_lut6_I4_O)        0.124    16.831 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/pre_as_is_tdata_buf[23]_i_1/O
                         net (fo=1, routed)           0.000    16.831    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/D[23]
    SLICE_X93Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.623   101.623    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.004   101.627    
                         clock uncertainty           -0.464   101.163    
    SLICE_X93Y48         FDCE (Setup_fdce_C_D)        0.034   101.197    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[23]
  -------------------------------------------------------------------
                         required time                        101.197    
                         arrival time                         -16.831    
  -------------------------------------------------------------------
                         slack                                 84.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.213%)  route 0.165ns (52.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.553     0.553    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/axi_clk_m
    SLICE_X50Y52         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.148     0.701 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[16]/Q
                         net (fo=2, routed)           0.165     0.866    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/D[14]
    SLICE_X49Y50         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.825     0.825    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/axi_clk_m
    SLICE_X49Y50         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[16]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.019     0.839    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.246ns (59.970%)  route 0.164ns (40.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.565     0.565    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.148     0.713 r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[17]/Q
                         net (fo=2, routed)           0.164     0.877    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/D[14]
    SLICE_X32Y50         LUT4 (Prop_lut4_I3_O)        0.098     0.975 r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[17]_i_1__0/O
                         net (fo=1, routed)           0.000     0.975    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1[17]_i_1__0_n_3
    SLICE_X32Y50         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.826     0.826    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X32Y50         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]/C
                         clock pessimism              0.000     0.826    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.121     0.947    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.067%)  route 0.226ns (57.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.548     0.548    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/axi_clk_m
    SLICE_X50Y64         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.712 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[28]/Q
                         net (fo=2, routed)           0.226     0.938    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[26]
    SLICE_X46Y65         SRL16E                                       r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.818     0.818    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/axi_clk_m
    SLICE_X46Y65         SRL16E                                       r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15/CLK
                         clock pessimism             -0.005     0.813    
    SLICE_X46Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.907    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.564     0.564    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/clock
    SLICE_X33Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[14]/Q
                         net (fo=1, routed)           0.106     0.811    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/ram0_d[14]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.872     0.872    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/clock
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKARDCLK
                         clock pessimism             -0.250     0.622    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     0.777    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.564     0.564    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/clock
    SLICE_X33Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[19]/Q
                         net (fo=1, routed)           0.107     0.811    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/ram0_d[19]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.872     0.872    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/clock
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKARDCLK
                         clock pessimism             -0.250     0.622    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     0.777    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.564     0.564    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/clock
    SLICE_X33Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/wrbuf0_pix_31_0_sva_1_reg[23]/Q
                         net (fo=1, routed)           0.107     0.811    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/ram0_d[23]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.872     0.872    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/clock
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKARDCLK
                         clock pessimism             -0.250     0.622    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     0.777    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.419%)  route 0.214ns (56.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.553     0.553    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[24]/Q
                         net (fo=1, routed)           0.214     0.930    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[7]
    SLICE_X49Y96         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.824     0.824    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y96         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.076     0.895    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.586     0.586    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y28          FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[14]/Q
                         net (fo=1, routed)           0.106     0.833    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[14]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.895     0.895    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     0.797    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/tmp_data_V_reg_262_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.997%)  route 0.125ns (47.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.560     0.560    design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/axi_clk_m
    SLICE_X35Y36         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/tmp_data_V_reg_262_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/tmp_data_V_reg_262_reg[5]/Q
                         net (fo=1, routed)           0.125     0.826    design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/din[5]
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.867     0.867    design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/axi_clk_m
    RAMB18_X2Y14         RAMB18E1                                     r  design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.233     0.634    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     0.789    design_1_i/ps_axil_0/inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.542     0.542    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/axi_clk_m
    SLICE_X50Y77         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     0.706 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[48]/Q
                         net (fo=1, routed)           0.208     0.914    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[48]
    SLICE_X49Y78         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.812     0.812    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X49Y78         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[48]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.070     0.877    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X4Y24     design_1_i/caravel_0/inst/caravel_top/BANK128[0].RAM128/RAM128x32/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X4Y24     design_1_i/caravel_0/inst/caravel_top/BANK128[0].RAM128/RAM128x32/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X4Y23     design_1_i/caravel_0/inst/caravel_top/BANK128[1].RAM128/RAM128x32/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X4Y23     design_1_i/caravel_0/inst/caravel_top/BANK128[1].RAM128/RAM128x32/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y5      design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y5      design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X1Y8      design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X1Y8      design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/AXIS_SW0/AS_SRAM16x100/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB36_X5Y9      design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_SRAM32x64/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X5Y9      design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_LOGIC_ANLZ0/la_SRAM32x64/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y33      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y33      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y33      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y33      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y33      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y33      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y33      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y33      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X2Y45      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.677ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.782ns  (logic 0.772ns (27.745%)  route 2.010ns (72.255%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 51.568 - 50.000 ) 
    Source Clock Delay      (SCD):    5.748ns = ( 30.748 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         2.209    27.209    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.150    27.359 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.343    28.702    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.303    29.005 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.743    30.748    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X12Y28         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.524    31.272 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/Q
                         net (fo=2, routed)           1.138    32.410    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[2]
    SLICE_X12Y28         LUT6 (Prop_lut6_I1_O)        0.124    32.534 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__6/O
                         net (fo=1, routed)           0.872    33.407    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__6_n_0
    SLICE_X13Y28         LUT3 (Prop_lut3_I2_O)        0.124    33.531 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__6/O
                         net (fo=1, routed)           0.000    33.531    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__6_n_0
    SLICE_X13Y28         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.568    51.568    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X13Y28         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.558    
                         clock uncertainty           -0.382    51.176    
    SLICE_X13Y28         FDCE (Setup_fdce_C_D)        0.031    51.207    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.207    
                         arrival time                         -33.531    
  -------------------------------------------------------------------
                         slack                                 17.677    

Slack (MET) :             17.892ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        3.119ns  (logic 0.707ns (22.667%)  route 2.412ns (77.333%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 51.541 - 50.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 30.169 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         2.380    27.380    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.124    27.504 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.848    28.352    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    28.453 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         1.716    30.169    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X64Y52         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.459    30.628 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/Q
                         net (fo=2, routed)           2.113    32.740    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg_n_0_[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.124    32.864 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_2__11/O
                         net (fo=1, routed)           0.299    33.164    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_2__11_n_0
    SLICE_X64Y53         LUT3 (Prop_lut3_I2_O)        0.124    33.288 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_1__11/O
                         net (fo=1, routed)           0.000    33.288    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_1__11_n_0
    SLICE_X64Y53         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.541    51.541    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/is_ioclk
    SLICE_X64Y53         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.531    
                         clock uncertainty           -0.382    51.149    
    SLICE_X64Y53         FDCE (Setup_fdce_C_D)        0.031    51.180    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.180    
                         arrival time                         -33.288    
  -------------------------------------------------------------------
                         slack                                 17.892    

Slack (MET) :             17.926ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.570ns  (logic 0.707ns (27.505%)  route 1.863ns (72.495%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 51.569 - 50.000 ) 
    Source Clock Delay      (SCD):    5.760ns = ( 30.760 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         2.209    27.209    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.150    27.359 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.343    28.702    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.303    29.005 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.755    30.760    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X11Y39         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.459    31.219 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           1.095    32.314    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[1]
    SLICE_X11Y37         LUT6 (Prop_lut6_I3_O)        0.124    32.438 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__4/O
                         net (fo=1, routed)           0.769    33.207    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__4_n_0
    SLICE_X10Y28         LUT3 (Prop_lut3_I2_O)        0.124    33.331 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000    33.331    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__4_n_0
    SLICE_X10Y28         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.569    51.569    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X10Y28         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.559    
                         clock uncertainty           -0.382    51.177    
    SLICE_X10Y28         FDCE (Setup_fdce_C_D)        0.079    51.256    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.256    
                         arrival time                         -33.331    
  -------------------------------------------------------------------
                         slack                                 17.926    

Slack (MET) :             17.976ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 0.828ns (8.278%)  route 9.175ns (91.722%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 30.056 - 25.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.717     1.717    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y62         FDPE                                         r  design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDPE (Prop_fdpe_C_Q)         0.456     2.173 r  design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/Q
                         net (fo=15, routed)          1.684     3.857    design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt[0]
    SLICE_X83Y73         LUT6 (Prop_lut6_I4_O)        0.124     3.981 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.777     4.758    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata110_in
    SLICE_X83Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.882 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0/O
                         net (fo=6, routed)           6.714    11.596    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[0]
    SLICE_X11Y39         LUT5 (Prop_lut5_I0_O)        0.124    11.720 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo[1]_i_1/O
                         net (fo=1, routed)           0.000    11.720    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo[1]_i_1_n_0
    SLICE_X11Y39         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    26.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    27.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    28.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    28.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.579    30.056    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X11Y39         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    30.046    
                         clock uncertainty           -0.382    29.664    
    SLICE_X11Y39         FDCE (Setup_fdce_C_D)        0.032    29.696    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         29.696    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                 17.976    

Slack (MET) :             18.043ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.939ns  (logic 0.828ns (8.330%)  route 9.111ns (91.670%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 30.056 - 25.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.717     1.717    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y62         FDPE                                         r  design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDPE (Prop_fdpe_C_Q)         0.456     2.173 r  design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/Q
                         net (fo=15, routed)          1.684     3.857    design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt[0]
    SLICE_X83Y73         LUT6 (Prop_lut6_I4_O)        0.124     3.981 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.777     4.758    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata110_in
    SLICE_X83Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.882 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0/O
                         net (fo=6, routed)           6.651    11.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[0]
    SLICE_X11Y39         LUT5 (Prop_lut5_I0_O)        0.124    11.656 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo[4]_i_1/O
                         net (fo=1, routed)           0.000    11.656    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo[4]_i_1_n_0
    SLICE_X11Y39         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    26.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    27.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    28.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    28.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.579    30.056    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X11Y39         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.010    30.046    
                         clock uncertainty           -0.382    29.664    
    SLICE_X11Y39         FDCE (Setup_fdce_C_D)        0.035    29.699    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                         29.699    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                 18.043    

Slack (MET) :             18.147ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.830ns  (logic 0.828ns (8.423%)  route 9.002ns (91.577%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 30.054 - 25.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.717     1.717    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y62         FDPE                                         r  design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDPE (Prop_fdpe_C_Q)         0.456     2.173 r  design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/Q
                         net (fo=15, routed)          1.684     3.857    design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt[0]
    SLICE_X83Y73         LUT6 (Prop_lut6_I4_O)        0.124     3.981 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.777     4.758    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata110_in
    SLICE_X83Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.882 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0/O
                         net (fo=6, routed)           6.541    11.423    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[0]
    SLICE_X11Y37         LUT5 (Prop_lut5_I0_O)        0.124    11.547 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo[0]_i_1/O
                         net (fo=1, routed)           0.000    11.547    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo[0]_i_1_n_0
    SLICE_X11Y37         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    26.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    27.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    28.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    28.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.577    30.054    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X11Y37         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    30.044    
                         clock uncertainty           -0.382    29.662    
    SLICE_X11Y37         FDCE (Setup_fdce_C_D)        0.032    29.694    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         29.694    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                 18.147    

Slack (MET) :             18.205ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 1.058ns (10.832%)  route 8.709ns (89.168%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 30.046 - 25.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.717     1.717    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y62         FDPE                                         r  design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDPE (Prop_fdpe_C_Q)         0.456     2.173 r  design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt_reg[0]/Q
                         net (fo=15, routed)          1.583     3.756    design_1_i/ps_axil_0/inst/PL_IS/tx_shift_phase_cnt[0]
    SLICE_X83Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.880 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.947     4.827    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata18_in
    SLICE_X83Y69         LUT2 (Prop_lut2_I0_O)        0.152     4.979 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[12]_INST_0/O
                         net (fo=7, routed)           6.179    11.158    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/mprj_i[0]
    SLICE_X25Y38         LUT5 (Prop_lut5_I0_O)        0.326    11.484 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo[4]_i_1/O
                         net (fo=1, routed)           0.000    11.484    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo[4]_i_1_n_0
    SLICE_X25Y38         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    26.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    27.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    28.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    28.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.569    30.046    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X25Y38         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.010    30.036    
                         clock uncertainty           -0.382    29.654    
    SLICE_X25Y38         FDCE (Setup_fdce_C_D)        0.035    29.689    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                         29.689    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                 18.205    

Slack (MET) :             18.217ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.242ns  (logic 0.707ns (31.539%)  route 1.535ns (68.461%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 51.573 - 50.000 ) 
    Source Clock Delay      (SCD):    5.754ns = ( 30.754 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         2.209    27.209    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.150    27.359 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.343    28.702    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.303    29.005 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.749    30.754    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X17Y34         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.459    31.213 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.871    32.085    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[2]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    32.209 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.663    32.872    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__0_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I2_O)        0.124    32.996 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    32.996    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__0_n_0
    SLICE_X15Y33         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.573    51.573    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X15Y33         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.563    
                         clock uncertainty           -0.382    51.181    
    SLICE_X15Y33         FDCE (Setup_fdce_C_D)        0.031    51.212    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.212    
                         arrival time                         -32.996    
  -------------------------------------------------------------------
                         slack                                 18.217    

Slack (MET) :             18.301ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.154ns  (logic 0.707ns (32.817%)  route 1.447ns (67.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 51.574 - 50.000 ) 
    Source Clock Delay      (SCD):    5.758ns = ( 30.758 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         2.209    27.209    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.150    27.359 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.343    28.702    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.303    29.005 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.753    30.758    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X11Y37         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDCE (Prop_fdce_C_Q)         0.459    31.217 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.806    32.023    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[2]
    SLICE_X11Y35         LUT6 (Prop_lut6_I1_O)        0.124    32.147 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__5/O
                         net (fo=1, routed)           0.641    32.788    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__5_n_0
    SLICE_X11Y33         LUT3 (Prop_lut3_I2_O)        0.124    32.912 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__5/O
                         net (fo=1, routed)           0.000    32.912    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__5_n_0
    SLICE_X11Y33         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.574    51.574    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X11Y33         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.564    
                         clock uncertainty           -0.382    51.182    
    SLICE_X11Y33         FDCE (Setup_fdce_C_D)        0.031    51.213    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.213    
                         arrival time                         -32.912    
  -------------------------------------------------------------------
                         slack                                 18.301    

Slack (MET) :             18.355ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.104ns  (logic 0.707ns (33.609%)  route 1.397ns (66.391%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 51.569 - 50.000 ) 
    Source Clock Delay      (SCD):    5.750ns = ( 30.750 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         2.209    27.209    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.150    27.359 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.343    28.702    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.303    29.005 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.745    30.750    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X25Y37         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.459    31.209 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/Q
                         net (fo=2, routed)           1.117    32.326    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[0]
    SLICE_X24Y38         LUT6 (Prop_lut6_I5_O)        0.124    32.450 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__1/O
                         net (fo=1, routed)           0.280    32.730    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__1_n_0
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.124    32.854 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000    32.854    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__1_n_0
    SLICE_X24Y38         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.569    51.569    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X24Y38         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.559    
                         clock uncertainty           -0.382    51.177    
    SLICE_X24Y38         FDCE (Setup_fdce_C_D)        0.031    51.208    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.208    
                         arrival time                         -32.854    
  -------------------------------------------------------------------
                         slack                                 18.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.554%)  route 0.285ns (63.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.578     0.578    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X58Y52         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.164     0.742 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.285     1.026    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg_n_0_[3]
    SLICE_X56Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.850     0.850    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X56Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/C
                         clock pessimism              0.000     0.850    
    SLICE_X56Y39         FDCE (Hold_fdce_C_D)         0.070     0.920    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.585     0.585    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X65Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_reg/Q
                         net (fo=12, routed)          0.079     0.805    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start
    SLICE_X65Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.853     0.853    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X65Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X65Y46         FDCE (Hold_fdce_C_D)         0.075     0.660    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.590     0.590    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X11Y32         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_reg/Q
                         net (fo=12, routed)          0.079     0.810    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start
    SLICE_X11Y32         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.857     0.857    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X11Y32         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism             -0.267     0.590    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.075     0.665    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.824%)  route 0.366ns (72.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.580     0.580    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X65Y52         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.366     1.086    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]
    SLICE_X59Y38         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.850     0.850    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X59Y38         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/C
                         clock pessimism              0.000     0.850    
    SLICE_X59Y38         FDCE (Hold_fdce_C_D)         0.078     0.928    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.796%)  route 0.366ns (72.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.578     0.578    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X57Y52         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.141     0.719 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_reg/Q
                         net (fo=12, routed)          0.366     1.085    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start
    SLICE_X57Y38         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.850     0.850    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X57Y38         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism              0.000     0.850    
    SLICE_X57Y38         FDCE (Hold_fdce_C_D)         0.072     0.922    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.556ns  (logic 0.255ns (45.859%)  route 0.301ns (54.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 27.483 - 25.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 26.830 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.805    25.805    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.045    25.850 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.375    26.225    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    26.251 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.579    26.830    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X66Y53         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDCE (Prop_fdce_C_Q)         0.151    26.981 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/Q
                         net (fo=9, routed)           0.301    27.282    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr[1]
    SLICE_X69Y49         LUT3 (Prop_lut3_I1_O)        0.104    27.386 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000    27.386    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr[2]_i_1_n_0
    SLICE_X69Y49         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.855    27.483    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X69Y49         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.376    27.106    
    SLICE_X69Y49         FDCE (Hold_fdce_C_D)         0.114    27.220    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                        -27.220    
                         arrival time                          27.386    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.550ns  (logic 0.249ns (45.268%)  route 0.301ns (54.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 27.483 - 25.000 ) 
    Source Clock Delay      (SCD):    1.830ns = ( 26.830 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.805    25.805    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.045    25.850 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.375    26.225    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    26.251 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.579    26.830    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X66Y53         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDCE (Prop_fdce_C_Q)         0.151    26.981 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/Q
                         net (fo=9, routed)           0.301    27.282    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr[1]
    SLICE_X69Y49         LUT5 (Prop_lut5_I3_O)        0.098    27.380 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo[3]_i_1/O
                         net (fo=1, routed)           0.000    27.380    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo[3]_i_1_n_0
    SLICE_X69Y49         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.855    27.483    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X69Y49         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.376    27.106    
    SLICE_X69Y49         FDCE (Hold_fdce_C_D)         0.099    27.205    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                        -27.205    
                         arrival time                          27.380    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.519%)  route 0.113ns (44.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.587     0.587    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X24Y36         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_reg/Q
                         net (fo=12, routed)          0.113     0.841    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start
    SLICE_X24Y36         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.854     0.854    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X24Y36         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism             -0.267     0.587    
    SLICE_X24Y36         FDCE (Hold_fdce_C_D)         0.075     0.662    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/sync_core_clk_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582     0.582    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/is_ioclk
    SLICE_X81Y57         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/sync_core_clk_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/sync_core_clk_toggle_reg/Q
                         net (fo=1, routed)           0.113     0.836    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/sync_core_clk_toggle
    SLICE_X81Y57         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.851     0.851    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/is_ioclk
    SLICE_X81Y57         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]/C
                         clock pessimism             -0.269     0.582    
    SLICE_X81Y57         FDCE (Hold_fdce_C_D)         0.075     0.657    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582     0.582    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X81Y57         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.110     0.833    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_pre_reg_n_0
    SLICE_X81Y57         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.851     0.851    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X81Y57         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/C
                         clock pessimism             -0.269     0.582    
    SLICE_X81Y57         FDCE (Hold_fdce_C_D)         0.072     0.654    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y22   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y24   design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X90Y44     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X92Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X92Y47     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X90Y44     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X90Y44     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X92Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X92Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X92Y47     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X92Y47     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X90Y44     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X90Y44     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X92Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X92Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X92Y47     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X92Y47     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X93Y45     design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y20   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.227ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.789ns  (logic 1.431ns (14.618%)  route 8.358ns (85.382%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 201.591 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.131   180.310    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y60         LUT2 (Prop_lut2_I1_O)        0.148   180.458 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[20]_INST_0/O
                         net (fo=6, routed)           1.660   182.118    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[20]
    SLICE_X85Y94         LUT4 (Prop_lut4_I1_O)        0.328   182.446 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_33/O
                         net (fo=1, routed)           0.656   183.102    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_33_n_0
    SLICE_X86Y100        LUT5 (Prop_lut5_I4_O)        0.124   183.226 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_30/O
                         net (fo=1, routed)           0.522   183.749    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_30_n_0
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.124   183.873 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_19/O
                         net (fo=1, routed)           0.440   184.313    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_19_n_0
    SLICE_X93Y98         LUT6 (Prop_lut6_I5_O)        0.124   184.437 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_5/O
                         net (fo=1, routed)           0.422   184.859    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_5_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I4_O)        0.124   184.983 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=4, routed)           1.526   186.509    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[4]
    SLICE_X91Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.591   201.591    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X91Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[12]/C
                         clock pessimism             -0.204   201.387    
                         clock uncertainty           -0.584   200.803    
    SLICE_X91Y72         FDRE (Setup_fdre_C_D)       -0.067   200.736    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                        200.736    
                         arrival time                        -186.509    
  -------------------------------------------------------------------
                         slack                                 14.227    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.770ns  (logic 1.431ns (14.647%)  route 8.339ns (85.353%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 201.594 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.131   180.310    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y60         LUT2 (Prop_lut2_I1_O)        0.148   180.458 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[20]_INST_0/O
                         net (fo=6, routed)           1.660   182.118    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[20]
    SLICE_X85Y94         LUT4 (Prop_lut4_I1_O)        0.328   182.446 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_33/O
                         net (fo=1, routed)           0.656   183.102    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_33_n_0
    SLICE_X86Y100        LUT5 (Prop_lut5_I4_O)        0.124   183.226 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_30/O
                         net (fo=1, routed)           0.522   183.749    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_30_n_0
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.124   183.873 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_19/O
                         net (fo=1, routed)           0.440   184.313    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_19_n_0
    SLICE_X93Y98         LUT6 (Prop_lut6_I5_O)        0.124   184.437 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_5/O
                         net (fo=1, routed)           0.422   184.859    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_5_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I4_O)        0.124   184.983 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=4, routed)           1.507   186.490    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[4]
    SLICE_X92Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.594   201.594    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X92Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[28]/C
                         clock pessimism             -0.204   201.390    
                         clock uncertainty           -0.584   200.806    
    SLICE_X92Y71         FDRE (Setup_fdre_C_D)       -0.016   200.790    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[28]
  -------------------------------------------------------------------
                         required time                        200.790    
                         arrival time                        -186.490    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.338ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.615ns  (logic 1.572ns (16.349%)  route 8.043ns (83.651%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 201.532 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          2.534   179.713    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X81Y60         LUT2 (Prop_lut2_I1_O)        0.118   179.831 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.343   181.174    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.303   181.477 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.977   183.454    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[21]
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.118   183.572 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_23/O
                         net (fo=1, routed)           0.154   183.726    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_23_n_0
    SLICE_X85Y90         LUT6 (Prop_lut6_I5_O)        0.326   184.052 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_12/O
                         net (fo=1, routed)           0.560   184.612    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_12_n_0
    SLICE_X90Y91         LUT5 (Prop_lut5_I1_O)        0.124   184.736 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_4/O
                         net (fo=1, routed)           0.165   184.901    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_4_n_0
    SLICE_X90Y91         LUT6 (Prop_lut6_I3_O)        0.124   185.025 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           1.310   186.335    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[5]
    SLICE_X89Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.532   201.532    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X89Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[29]/C
                         clock pessimism             -0.204   201.328    
                         clock uncertainty           -0.584   200.744    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)       -0.071   200.673    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[29]
  -------------------------------------------------------------------
                         required time                        200.673    
                         arrival time                        -186.335    
  -------------------------------------------------------------------
                         slack                                 14.338    

Slack (MET) :             14.395ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.630ns  (logic 1.572ns (16.324%)  route 8.058ns (83.676%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 201.594 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          2.534   179.713    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X81Y60         LUT2 (Prop_lut2_I1_O)        0.118   179.831 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.343   181.174    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.303   181.477 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.977   183.454    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[21]
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.118   183.572 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_23/O
                         net (fo=1, routed)           0.154   183.726    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_23_n_0
    SLICE_X85Y90         LUT6 (Prop_lut6_I5_O)        0.326   184.052 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_12/O
                         net (fo=1, routed)           0.560   184.612    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_12_n_0
    SLICE_X90Y91         LUT5 (Prop_lut5_I1_O)        0.124   184.736 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_4/O
                         net (fo=1, routed)           0.165   184.901    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_4_n_0
    SLICE_X90Y91         LUT6 (Prop_lut6_I3_O)        0.124   185.025 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           1.325   186.350    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[5]
    SLICE_X95Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.594   201.594    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X95Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[21]/C
                         clock pessimism             -0.204   201.390    
                         clock uncertainty           -0.584   200.806    
    SLICE_X95Y72         FDRE (Setup_fdre_C_D)       -0.061   200.745    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[21]
  -------------------------------------------------------------------
                         required time                        200.745    
                         arrival time                        -186.350    
  -------------------------------------------------------------------
                         slack                                 14.395    

Slack (MET) :             14.404ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.620ns  (logic 1.431ns (14.876%)  route 8.189ns (85.124%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.131   180.310    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y60         LUT2 (Prop_lut2_I1_O)        0.148   180.458 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[20]_INST_0/O
                         net (fo=6, routed)           1.660   182.118    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[20]
    SLICE_X85Y94         LUT4 (Prop_lut4_I1_O)        0.328   182.446 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_33/O
                         net (fo=1, routed)           0.656   183.102    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_33_n_0
    SLICE_X86Y100        LUT5 (Prop_lut5_I4_O)        0.124   183.226 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_30/O
                         net (fo=1, routed)           0.522   183.749    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_30_n_0
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.124   183.873 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_19/O
                         net (fo=1, routed)           0.440   184.313    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_19_n_0
    SLICE_X93Y98         LUT6 (Prop_lut6_I5_O)        0.124   184.437 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_5/O
                         net (fo=1, routed)           0.422   184.859    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_5_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I4_O)        0.124   184.983 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=4, routed)           1.357   186.340    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[4]
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.593   201.593    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[4]/C
                         clock pessimism             -0.204   201.389    
                         clock uncertainty           -0.584   200.805    
    SLICE_X91Y71         FDRE (Setup_fdre_C_D)       -0.061   200.744    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                        200.744    
                         arrival time                        -186.340    
  -------------------------------------------------------------------
                         slack                                 14.404    

Slack (MET) :             14.411ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.627ns  (logic 1.431ns (14.864%)  route 8.196ns (85.136%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 201.591 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.131   180.310    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y60         LUT2 (Prop_lut2_I1_O)        0.148   180.458 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[20]_INST_0/O
                         net (fo=6, routed)           1.660   182.118    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[20]
    SLICE_X85Y94         LUT4 (Prop_lut4_I1_O)        0.328   182.446 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_33/O
                         net (fo=1, routed)           0.656   183.102    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_33_n_0
    SLICE_X86Y100        LUT5 (Prop_lut5_I4_O)        0.124   183.226 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_30/O
                         net (fo=1, routed)           0.522   183.749    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_30_n_0
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.124   183.873 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_19/O
                         net (fo=1, routed)           0.440   184.313    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_19_n_0
    SLICE_X93Y98         LUT6 (Prop_lut6_I5_O)        0.124   184.437 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_5/O
                         net (fo=1, routed)           0.422   184.859    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_5_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I4_O)        0.124   184.983 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=4, routed)           1.364   186.347    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[4]
    SLICE_X92Y73         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.591   201.591    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X92Y73         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[20]/C
                         clock pessimism             -0.204   201.387    
                         clock uncertainty           -0.584   200.803    
    SLICE_X92Y73         FDRE (Setup_fdre_C_D)       -0.045   200.758    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                        200.758    
                         arrival time                        -186.347    
  -------------------------------------------------------------------
                         slack                                 14.411    

Slack (MET) :             14.537ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.490ns  (logic 1.572ns (16.565%)  route 7.918ns (83.435%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          2.534   179.713    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X81Y60         LUT2 (Prop_lut2_I1_O)        0.118   179.831 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.343   181.174    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.303   181.477 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.977   183.454    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[21]
    SLICE_X85Y90         LUT3 (Prop_lut3_I0_O)        0.118   183.572 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_23/O
                         net (fo=1, routed)           0.154   183.726    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_23_n_0
    SLICE_X85Y90         LUT6 (Prop_lut6_I5_O)        0.326   184.052 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_12/O
                         net (fo=1, routed)           0.560   184.612    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_12_n_0
    SLICE_X90Y91         LUT5 (Prop_lut5_I1_O)        0.124   184.736 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_4/O
                         net (fo=1, routed)           0.165   184.901    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_4_n_0
    SLICE_X90Y91         LUT6 (Prop_lut6_I3_O)        0.124   185.025 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           1.185   186.210    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[5]
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.593   201.593    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[5]/C
                         clock pessimism             -0.204   201.389    
                         clock uncertainty           -0.584   200.805    
    SLICE_X91Y71         FDRE (Setup_fdre_C_D)       -0.058   200.747    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                        200.747    
                         arrival time                        -186.210    
  -------------------------------------------------------------------
                         slack                                 14.537    

Slack (MET) :             14.603ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.437ns  (logic 1.079ns (11.433%)  route 8.358ns (88.567%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.131   180.310    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y60         LUT2 (Prop_lut2_I1_O)        0.124   180.434 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[19]_INST_0/O
                         net (fo=6, routed)           1.344   181.778    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[19]
    SLICE_X82Y90         LUT4 (Prop_lut4_I2_O)        0.124   181.902 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_24/O
                         net (fo=1, routed)           0.970   182.872    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_24_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I2_O)        0.124   182.996 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_9/O
                         net (fo=1, routed)           0.948   183.944    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_9_n_0
    SLICE_X94Y98         LUT6 (Prop_lut6_I3_O)        0.124   184.068 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_3/O
                         net (fo=1, routed)           0.457   184.525    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_3_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I1_O)        0.124   184.649 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_1/O
                         net (fo=4, routed)           1.508   186.157    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[3]
    SLICE_X90Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.593   201.593    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X90Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[11]/C
                         clock pessimism             -0.204   201.389    
                         clock uncertainty           -0.584   200.805    
    SLICE_X90Y71         FDRE (Setup_fdre_C_D)       -0.045   200.760    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[11]
  -------------------------------------------------------------------
                         required time                        200.760    
                         arrival time                        -186.157    
  -------------------------------------------------------------------
                         slack                                 14.603    

Slack (MET) :             14.619ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.423ns  (logic 1.079ns (11.450%)  route 8.344ns (88.550%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 201.595 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.131   180.310    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y60         LUT2 (Prop_lut2_I1_O)        0.124   180.434 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[19]_INST_0/O
                         net (fo=6, routed)           1.344   181.778    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[19]
    SLICE_X82Y90         LUT4 (Prop_lut4_I2_O)        0.124   181.902 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_24/O
                         net (fo=1, routed)           0.970   182.872    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_24_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I2_O)        0.124   182.996 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_9/O
                         net (fo=1, routed)           0.948   183.944    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_9_n_0
    SLICE_X94Y98         LUT6 (Prop_lut6_I3_O)        0.124   184.068 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_3/O
                         net (fo=1, routed)           0.457   184.525    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_3_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I1_O)        0.124   184.649 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_1/O
                         net (fo=4, routed)           1.494   186.143    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[3]
    SLICE_X92Y70         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.595   201.595    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X92Y70         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[3]/C
                         clock pessimism             -0.204   201.391    
                         clock uncertainty           -0.584   200.807    
    SLICE_X92Y70         FDRE (Setup_fdre_C_D)       -0.045   200.762    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[3]
  -------------------------------------------------------------------
                         required time                        200.762    
                         arrival time                        -186.143    
  -------------------------------------------------------------------
                         slack                                 14.619    

Slack (MET) :             14.629ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.429ns  (logic 1.079ns (11.443%)  route 8.350ns (88.557%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 201.594 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 176.720 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.720   176.720    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.459   177.179 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.131   180.310    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y60         LUT2 (Prop_lut2_I1_O)        0.124   180.434 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[19]_INST_0/O
                         net (fo=6, routed)           1.344   181.778    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[19]
    SLICE_X82Y90         LUT4 (Prop_lut4_I2_O)        0.124   181.902 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_24/O
                         net (fo=1, routed)           0.970   182.872    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_24_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I2_O)        0.124   182.996 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_9/O
                         net (fo=1, routed)           0.948   183.944    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_9_n_0
    SLICE_X94Y98         LUT6 (Prop_lut6_I3_O)        0.124   184.068 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_3/O
                         net (fo=1, routed)           0.457   184.525    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_3_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I1_O)        0.124   184.649 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[27]_i_1/O
                         net (fo=4, routed)           1.500   186.149    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[3]
    SLICE_X92Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.594   201.594    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X92Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[27]/C
                         clock pessimism             -0.204   201.390    
                         clock uncertainty           -0.584   200.806    
    SLICE_X92Y71         FDRE (Setup_fdre_C_D)       -0.028   200.778    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[27]
  -------------------------------------------------------------------
                         required time                        200.778    
                         arrival time                        -186.149    
  -------------------------------------------------------------------
                         slack                                 14.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.206ns (7.791%)  route 2.438ns (92.209%))
  Logic Levels:           5  (BUFG=1 LUT6=4)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.644     0.644    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[36]
    SLICE_X88Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.120     0.809    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.854 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_7/O
                         net (fo=1, routed)           0.279     1.132    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_7_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.177 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_2/O
                         net (fo=1, routed)           0.134     1.312    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_2_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.357 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=4, routed)           0.565     1.921    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[4]
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.864     0.864    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[4]/C
                         clock pessimism              0.059     0.923    
                         clock uncertainty            0.584     1.506    
    SLICE_X91Y71         FDRE (Hold_fdre_C_D)         0.070     1.576    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.206ns (7.749%)  route 2.452ns (92.251%))
  Logic Levels:           5  (BUFG=1 LUT6=4)
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.644     0.644    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[36]
    SLICE_X88Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.120     0.809    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.854 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_7/O
                         net (fo=1, routed)           0.279     1.132    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_7_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.177 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_2/O
                         net (fo=1, routed)           0.134     1.312    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_2_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.357 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=4, routed)           0.579     1.936    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[4]
    SLICE_X92Y73         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.861     0.861    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X92Y73         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[20]/C
                         clock pessimism              0.059     0.920    
                         clock uncertainty            0.584     1.503    
    SLICE_X92Y73         FDRE (Hold_fdre_C_D)         0.052     1.555    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.206ns (7.583%)  route 2.510ns (92.417%))
  Logic Levels:           5  (BUFG=1 LUT6=4)
  Clock Path Skew:        1.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.644     0.644    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[36]
    SLICE_X88Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.120     0.809    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.854 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_7/O
                         net (fo=1, routed)           0.279     1.132    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_7_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.177 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_2/O
                         net (fo=1, routed)           0.134     1.312    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_2_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.357 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=4, routed)           0.637     1.994    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[4]
    SLICE_X91Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.863     0.863    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X91Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[12]/C
                         clock pessimism              0.059     0.922    
                         clock uncertainty            0.584     1.505    
    SLICE_X91Y72         FDRE (Hold_fdre_C_D)         0.070     1.575    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.206ns (7.580%)  route 2.512ns (92.420%))
  Logic Levels:           5  (BUFG=1 LUT6=4)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.644     0.644    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[36]
    SLICE_X88Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.689 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.120     0.809    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.854 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_7/O
                         net (fo=1, routed)           0.279     1.132    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_7_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.177 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_2/O
                         net (fo=1, routed)           0.134     1.312    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_2_n_0
    SLICE_X92Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.357 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=4, routed)           0.638     1.995    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[4]
    SLICE_X92Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.864     0.864    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X92Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[28]/C
                         clock pessimism              0.059     0.923    
                         clock uncertainty            0.584     1.506    
    SLICE_X92Y71         FDRE (Hold_fdre_C_D)         0.060     1.566    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/soc/core/multiregimpl136_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.337ns (21.232%)  route 1.250ns (78.768%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.571     0.571    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y73         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/Q
                         net (fo=1, routed)           0.142     0.854    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[16]
    SLICE_X83Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.899 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.334     1.233    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata18_in
    SLICE_X83Y69         LUT2 (Prop_lut2_I0_O)        0.044     1.277 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[12]_INST_0/O
                         net (fo=7, routed)           0.774     2.051    design_1_i/caravel_0/inst/caravel_top/housekeeping/mprj_i[12]
    SLICE_X92Y90         LUT2 (Prop_lut2_I1_O)        0.107     2.158 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/multiregimpl136_regs0_i_1/O
                         net (fo=1, routed)           0.000     2.158    design_1_i/caravel_0/inst/caravel_top/soc/core/irq_spi[1]
    SLICE_X92Y90         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/soc/core/multiregimpl136_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.875     0.875    design_1_i/caravel_0/inst/caravel_top/soc/core/clock
    SLICE_X92Y90         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/soc/core/multiregimpl136_regs0_reg/C
                         clock pessimism              0.059     0.934    
                         clock uncertainty            0.584     1.517    
    SLICE_X92Y90         FDRE (Hold_fdre_C_D)         0.120     1.637    design_1_i/caravel_0/inst/caravel_top/soc/core/multiregimpl136_regs0_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.411ns (18.818%)  route 1.773ns (81.182%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.571     0.571    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y73         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[20]/Q
                         net (fo=1, routed)           0.108     0.820    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[20]
    SLICE_X83Y73         LUT6 (Prop_lut6_I1_O)        0.045     0.865 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata110_in
    SLICE_X83Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.198 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0/O
                         net (fo=6, routed)           0.476     1.674    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[13]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_21/O
                         net (fo=1, routed)           0.051     1.770    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_21_n_0
    SLICE_X83Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_10/O
                         net (fo=1, routed)           0.282     2.098    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_10_n_0
    SLICE_X90Y91         LUT5 (Prop_lut5_I2_O)        0.045     2.143 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_3/O
                         net (fo=1, routed)           0.140     2.282    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_3_n_0
    SLICE_X90Y91         LUT6 (Prop_lut6_I2_O)        0.045     2.327 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           0.427     2.755    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[5]
    SLICE_X91Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.863     0.863    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X91Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[13]/C
                         clock pessimism              0.059     0.922    
                         clock uncertainty            0.584     1.505    
    SLICE_X91Y72         FDRE (Hold_fdre_C_D)         0.066     1.571    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.451ns (20.142%)  route 1.788ns (79.858%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.573     0.573    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.128     0.701 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[3]/Q
                         net (fo=1, routed)           0.086     0.786    design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf[3]
    SLICE_X81Y71         LUT6 (Prop_lut6_I0_O)        0.098     0.884 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.221     1.105    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tstrb0__2
    SLICE_X81Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.150 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[16]_INST_0/O
                         net (fo=6, routed)           0.457     1.607    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[16]
    SLICE_X82Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.652 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_26/O
                         net (fo=1, routed)           0.216     1.868    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_26_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.913 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_12/O
                         net (fo=1, routed)           0.243     2.156    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_12_n_0
    SLICE_X90Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.201 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_3/O
                         net (fo=1, routed)           0.056     2.257    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_3_n_0
    SLICE_X90Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.302 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_1/O
                         net (fo=4, routed)           0.510     2.812    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[0]
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.864     0.864    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[0]/C
                         clock pessimism              0.059     0.923    
                         clock uncertainty            0.584     1.506    
    SLICE_X91Y71         FDRE (Hold_fdre_C_D)         0.070     1.576    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.411ns (18.220%)  route 1.845ns (81.780%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.571     0.571    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y73         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[20]/Q
                         net (fo=1, routed)           0.108     0.820    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[20]
    SLICE_X83Y73         LUT6 (Prop_lut6_I1_O)        0.045     0.865 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata110_in
    SLICE_X83Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.198 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_INST_0/O
                         net (fo=6, routed)           0.476     1.674    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[13]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_21/O
                         net (fo=1, routed)           0.051     1.770    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_21_n_0
    SLICE_X83Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_10/O
                         net (fo=1, routed)           0.282     2.098    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_10_n_0
    SLICE_X90Y91         LUT5 (Prop_lut5_I2_O)        0.045     2.143 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_3/O
                         net (fo=1, routed)           0.140     2.282    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_3_n_0
    SLICE_X90Y91         LUT6 (Prop_lut6_I2_O)        0.045     2.327 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           0.499     2.826    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[5]
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.864     0.864    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X91Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[5]/C
                         clock pessimism              0.059     0.923    
                         clock uncertainty            0.584     1.506    
    SLICE_X91Y71         FDRE (Hold_fdre_C_D)         0.072     1.578    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.451ns (19.709%)  route 1.837ns (80.291%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.573     0.573    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.128     0.701 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[3]/Q
                         net (fo=1, routed)           0.086     0.786    design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf[3]
    SLICE_X81Y71         LUT6 (Prop_lut6_I0_O)        0.098     0.884 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.221     1.105    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tstrb0__2
    SLICE_X81Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.150 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[16]_INST_0/O
                         net (fo=6, routed)           0.457     1.607    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[16]
    SLICE_X82Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.652 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_26/O
                         net (fo=1, routed)           0.216     1.868    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_26_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.913 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_12/O
                         net (fo=1, routed)           0.243     2.156    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_12_n_0
    SLICE_X90Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.201 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_3/O
                         net (fo=1, routed)           0.056     2.257    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_3_n_0
    SLICE_X90Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.302 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_1/O
                         net (fo=4, routed)           0.559     2.861    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[0]
    SLICE_X95Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.864     0.864    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X95Y72         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[16]/C
                         clock pessimism              0.059     0.923    
                         clock uncertainty            0.584     1.506    
    SLICE_X95Y72         FDRE (Hold_fdre_C_D)         0.070     1.576    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.451ns (19.593%)  route 1.851ns (80.407%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.573     0.573    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDCE (Prop_fdce_C_Q)         0.128     0.701 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[3]/Q
                         net (fo=1, routed)           0.086     0.786    design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf[3]
    SLICE_X81Y71         LUT6 (Prop_lut6_I0_O)        0.098     0.884 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.221     1.105    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tstrb0__2
    SLICE_X81Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.150 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[16]_INST_0/O
                         net (fo=6, routed)           0.457     1.607    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/mprj_i[16]
    SLICE_X82Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.652 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_26/O
                         net (fo=1, routed)           0.216     1.868    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_26_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.913 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_12/O
                         net (fo=1, routed)           0.243     2.156    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_12_n_0
    SLICE_X90Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.201 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_3/O
                         net (fo=1, routed)           0.056     2.257    design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_3_n_0
    SLICE_X90Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.302 r  design_1_i/caravel_0/inst/caravel_top/housekeeping/hkspi/wb_dat_o[24]_i_1/O
                         net (fo=4, routed)           0.573     2.875    design_1_i/caravel_0/inst/caravel_top/housekeeping/p_3_in[0]
    SLICE_X90Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.864     0.864    design_1_i/caravel_0/inst/caravel_top/housekeeping/clock
    SLICE_X90Y71         FDRE                                         r  design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[8]/C
                         clock pessimism              0.059     0.923    
                         clock uncertainty            0.584     1.506    
    SLICE_X90Y71         FDRE (Hold_fdre_C_D)         0.064     1.570    design_1_i/caravel_0/inst/caravel_top/housekeeping/wb_dat_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.304    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.385ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.746ns (21.930%)  route 2.656ns (78.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 26.544 - 25.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.703     1.703    design_1_i/ps_axil_0/inst/PL_IS/axi_clk
    SLICE_X59Y82         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     2.122 r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/Q
                         net (fo=3, routed)           2.273     4.395    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/txen_reg[0]
    SLICE_X80Y58         LUT5 (Prop_lut5_I1_O)        0.327     4.722 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/txen_i_1/O
                         net (fo=1, routed)           0.382     5.105    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0_n_1
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.544    26.544    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.340    
                         clock uncertainty           -0.584    25.756    
    SLICE_X81Y58         FDCE (Setup_fdce_C_D)       -0.266    25.490    design_1_i/ps_axil_0/inst/PL_IS/txen_reg
  -------------------------------------------------------------------
                         required time                         25.490    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 20.385    

Slack (MET) :             21.694ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.606ns (28.963%)  route 1.486ns (71.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 26.563 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.723     1.723    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X88Y50         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_ctl_reg/Q
                         net (fo=3, routed)           1.147     3.326    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/axi_rdata_axi_rdata3[0]
    SLICE_X88Y43         LUT5 (Prop_lut5_I2_O)        0.150     3.476 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/txen_i_1/O
                         net (fo=1, routed)           0.339     3.815    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0_n_1
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.563    26.563    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.360    
                         clock uncertainty           -0.584    25.776    
    SLICE_X88Y44         FDCE (Setup_fdce_C_D)       -0.266    25.510    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg
  -------------------------------------------------------------------
                         required time                         25.510    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 21.694    

Slack (MET) :             22.019ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.608ns (34.792%)  route 1.140ns (65.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 26.530 - 25.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.703     1.703    design_1_i/ps_axil_0/inst/PL_IS/axi_clk
    SLICE_X59Y82         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.456     2.159 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl_reg/Q
                         net (fo=3, routed)           0.650     2.809    design_1_i/ps_axil_0/inst/PL_IS/axi_rdata2[0]
    SLICE_X59Y81         LUT2 (Prop_lut2_I0_O)        0.152     2.961 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_i_1/O
                         net (fo=1, routed)           0.489     3.451    design_1_i/ps_axil_0/inst/PL_IS/rxen_i_1_n_0
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.530    26.530    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.326    
                         clock uncertainty           -0.584    25.742    
    SLICE_X60Y81         FDCE (Setup_fdce_C_D)       -0.272    25.470    design_1_i/ps_axil_0/inst/PL_IS/rxen_reg
  -------------------------------------------------------------------
                         required time                         25.470    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 22.019    

Slack (MET) :             22.585ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.580ns (37.357%)  route 0.973ns (62.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 26.564 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.723     1.723    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X88Y50         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_ctl_reg/Q
                         net (fo=3, routed)           0.973     3.152    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/axi_rdata_axi_rdata3[0]
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.276 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_i_1/O
                         net (fo=1, routed)           0.000     3.276    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_i_1_n_0
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.564    26.564    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.361    
                         clock uncertainty           -0.584    25.777    
    SLICE_X86Y48         FDCE (Setup_fdce_C_D)        0.084    25.861    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg
  -------------------------------------------------------------------
                         required time                         25.861    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 22.585    

Slack (MET) :             45.501ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@150.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.443ns  (logic 0.524ns (15.218%)  route 2.919ns (84.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 151.541 - 150.000 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 101.716 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.716   101.716    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.524   102.240 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[29]/Q
                         net (fo=1, routed)           2.919   105.159    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[29]
    SLICE_X83Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   150.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   151.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   147.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   149.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   150.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.541   151.541    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[29]/C
                         clock pessimism             -0.204   151.337    
                         clock uncertainty           -0.584   150.753    
    SLICE_X83Y63         FDCE (Setup_fdce_C_D)       -0.093   150.660    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[29]
  -------------------------------------------------------------------
                         required time                        150.660    
                         arrival time                        -105.159    
  -------------------------------------------------------------------
                         slack                                 45.501    

Slack (MET) :             45.534ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/core_clk_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.518ns (15.057%)  route 2.922ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 51.544 - 50.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.720     1.720    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/axis_clk
    SLICE_X82Y57         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/core_clk_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/core_clk_toggle_reg/Q
                         net (fo=2, routed)           2.922     5.160    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/core_clk_toggle
    SLICE_X81Y57         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.544    51.544    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/is_ioclk
    SLICE_X81Y57         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg/C
                         clock pessimism             -0.204    51.340    
                         clock uncertainty           -0.584    50.756    
    SLICE_X81Y57         FDCE (Setup_fdce_C_D)       -0.062    50.694    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg
  -------------------------------------------------------------------
                         required time                         50.694    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 45.534    

Slack (MET) :             45.606ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@150.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.308ns  (logic 0.524ns (15.838%)  route 2.784ns (84.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 151.563 - 150.000 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 101.800 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.800   101.800    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X90Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDCE (Prop_fdce_C_Q)         0.524   102.324 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/Q
                         net (fo=1, routed)           2.784   105.108    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1]
    SLICE_X88Y46         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   150.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   151.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   147.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   149.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   150.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.563   151.563    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y46         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C
                         clock pessimism             -0.204   151.360    
                         clock uncertainty           -0.584   150.776    
    SLICE_X88Y46         FDCE (Setup_fdce_C_D)       -0.061   150.715    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        150.715    
                         arrival time                        -105.108    
  -------------------------------------------------------------------
                         slack                                 45.606    

Slack (MET) :             45.620ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tstrb_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@150.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.180ns  (logic 0.484ns (15.222%)  route 2.696ns (84.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 151.623 - 150.000 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 101.801 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.801   101.801    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X90Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDCE (Prop_fdce_C_Q)         0.484   102.285 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[1]/Q
                         net (fo=1, routed)           2.696   104.981    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf[1]
    SLICE_X91Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tstrb_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   150.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   151.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   147.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   149.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   150.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.623   151.623    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X91Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tstrb_buf_reg[1]/C
                         clock pessimism             -0.204   151.420    
                         clock uncertainty           -0.584   150.836    
    SLICE_X91Y48         FDCE (Setup_fdce_C_D)       -0.235   150.601    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tstrb_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        150.601    
                         arrival time                        -104.981    
  -------------------------------------------------------------------
                         slack                                 45.620    

Slack (MET) :             45.642ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@150.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.144ns  (logic 0.484ns (15.395%)  route 2.660ns (84.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 151.534 - 150.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 101.707 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.707   101.707    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDCE (Prop_fdce_C_Q)         0.484   102.191 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[3]/Q
                         net (fo=1, routed)           2.660   104.851    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[3]
    SLICE_X85Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   150.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   151.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   147.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   149.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   150.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.534   151.534    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X85Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[3]/C
                         clock pessimism             -0.204   151.330    
                         clock uncertainty           -0.584   150.746    
    SLICE_X85Y71         FDCE (Setup_fdce_C_D)       -0.253   150.493    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[3]
  -------------------------------------------------------------------
                         required time                        150.493    
                         arrival time                        -104.851    
  -------------------------------------------------------------------
                         slack                                 45.642    

Slack (MET) :             45.675ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@150.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        3.269ns  (logic 0.459ns (14.042%)  route 2.810ns (85.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 151.543 - 150.000 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 101.718 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.718   101.718    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y61         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDCE (Prop_fdce_C_Q)         0.459   102.177 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[26]/Q
                         net (fo=1, routed)           2.810   104.987    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[26]
    SLICE_X81Y60         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   150.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   151.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   147.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012   149.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   150.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.543   151.543    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[26]/C
                         clock pessimism             -0.204   151.339    
                         clock uncertainty           -0.584   150.755    
    SLICE_X81Y60         FDCE (Setup_fdce_C_D)       -0.093   150.662    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[26]
  -------------------------------------------------------------------
                         required time                        150.662    
                         arrival time                        -104.987    
  -------------------------------------------------------------------
                         slack                                 45.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.026ns  (logic 0.133ns (12.965%)  route 0.893ns (87.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 100.850 - 100.000 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 100.581 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.581   100.581    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y61         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDCE (Prop_fdce_C_Q)         0.133   100.714 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[0]/Q
                         net (fo=1, routed)           0.893   101.607    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf[0]
    SLICE_X82Y60         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.850   100.850    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X82Y60         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[0]/C
                         clock pessimism              0.058   100.908    
                         clock uncertainty            0.584   101.492    
    SLICE_X82Y60         FDCE (Hold_fdce_C_D)         0.006   101.498    design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.498    
                         arrival time                         101.607    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.123ns  (logic 0.146ns (12.997%)  route 0.977ns (87.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 100.840 - 100.000 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 100.573 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.573   100.573    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDCE (Prop_fdce_C_Q)         0.146   100.719 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]/Q
                         net (fo=1, routed)           0.977   101.696    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[17]
    SLICE_X83Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.840   100.840    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[17]/C
                         clock pessimism              0.058   100.898    
                         clock uncertainty            0.584   101.482    
    SLICE_X83Y71         FDCE (Hold_fdce_C_D)         0.075   101.557    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[17]
  -------------------------------------------------------------------
                         required time                       -101.557    
                         arrival time                         101.696    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.154ns  (logic 0.146ns (12.651%)  route 1.008ns (87.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 100.850 - 100.000 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 100.581 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.581   100.581    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y61         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDCE (Prop_fdce_C_Q)         0.146   100.727 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/Q
                         net (fo=1, routed)           1.008   101.735    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1]
    SLICE_X81Y60         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.850   100.850    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C
                         clock pessimism              0.058   100.908    
                         clock uncertainty            0.584   101.492    
    SLICE_X81Y60         FDCE (Hold_fdce_C_D)         0.071   101.563    design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.563    
                         arrival time                         101.735    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.156ns  (logic 0.146ns (12.632%)  route 1.010ns (87.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 100.882 - 100.000 ) 
    Source Clock Delay      (SCD):    0.612ns = ( 100.612 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.612   100.612    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y46         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y46         FDCE (Prop_fdce_C_Q)         0.146   100.758 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[21]/Q
                         net (fo=1, routed)           1.010   101.767    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf[21]
    SLICE_X93Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.882   100.882    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X93Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[21]/C
                         clock pessimism              0.058   100.940    
                         clock uncertainty            0.584   101.524    
    SLICE_X93Y45         FDCE (Hold_fdce_C_D)         0.071   101.595    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[21]
  -------------------------------------------------------------------
                         required time                       -101.595    
                         arrival time                         101.767    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tid_tuser_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.083ns  (logic 0.151ns (13.948%)  route 0.932ns (86.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 100.848 - 100.000 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 100.579 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.579   100.579    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y63         FDCE (Prop_fdce_C_Q)         0.151   100.730 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[3]/Q
                         net (fo=1, routed)           0.932   101.661    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf[3]
    SLICE_X82Y62         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tid_tuser_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.848   100.848    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X82Y62         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tid_tuser_buf_reg[3]/C
                         clock pessimism              0.058   100.906    
                         clock uncertainty            0.584   101.490    
    SLICE_X82Y62         FDCE (Hold_fdce_C_D)        -0.002   101.488    design_1_i/ps_axil_0/inst/PL_IS/as_is_tid_tuser_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.488    
                         arrival time                         101.661    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.135ns  (logic 0.146ns (12.862%)  route 0.989ns (87.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 100.882 - 100.000 ) 
    Source Clock Delay      (SCD):    0.613ns = ( 100.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.613   100.613    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y47         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDCE (Prop_fdce_C_Q)         0.146   100.759 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[13]/Q
                         net (fo=1, routed)           0.989   101.748    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf[13]
    SLICE_X93Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.882   100.882    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X93Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
                         clock pessimism              0.058   100.940    
                         clock uncertainty            0.584   101.524    
    SLICE_X93Y45         FDCE (Hold_fdce_C_D)         0.047   101.571    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]
  -------------------------------------------------------------------
                         required time                       -101.571    
                         arrival time                         101.748    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.134ns  (logic 0.146ns (12.880%)  route 0.988ns (87.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 100.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 100.577 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.577   100.577    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X83Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDCE (Prop_fdce_C_Q)         0.146   100.723 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[8]/Q
                         net (fo=1, routed)           0.988   101.710    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[8]
    SLICE_X83Y69         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.842   100.842    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y69         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[8]/C
                         clock pessimism              0.058   100.900    
                         clock uncertainty            0.584   101.484    
    SLICE_X83Y69         FDCE (Hold_fdce_C_D)         0.047   101.531    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[8]
  -------------------------------------------------------------------
                         required time                       -101.531    
                         arrival time                         101.710    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.138ns  (logic 0.167ns (14.672%)  route 0.971ns (85.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 100.859 - 100.000 ) 
    Source Clock Delay      (SCD):    0.613ns = ( 100.613 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.613   100.613    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X90Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDCE (Prop_fdce_C_Q)         0.167   100.780 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[0]/Q
                         net (fo=1, routed)           0.971   101.751    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf[0]
    SLICE_X89Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.859   100.859    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X89Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[0]/C
                         clock pessimism              0.058   100.917    
                         clock uncertainty            0.584   101.501    
    SLICE_X89Y49         FDCE (Hold_fdce_C_D)         0.070   101.571    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.571    
                         arrival time                         101.751    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tid_tuser_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.110ns  (logic 0.133ns (11.983%)  route 0.977ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 100.842 - 100.000 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 100.573 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.573   100.573    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y72         FDCE (Prop_fdce_C_Q)         0.133   100.706 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/Q
                         net (fo=1, routed)           0.977   101.683    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf[1]
    SLICE_X83Y69         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tid_tuser_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.842   100.842    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X83Y69         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tid_tuser_buf_reg[1]/C
                         clock pessimism              0.058   100.900    
                         clock uncertainty            0.584   101.484    
    SLICE_X83Y69         FDCE (Hold_fdce_C_D)         0.018   101.502    design_1_i/ps_axil_0/inst/PL_IS/as_is_tid_tuser_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.502    
                         arrival time                         101.683    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.151ns  (logic 0.146ns (12.689%)  route 1.005ns (87.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 100.579 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.579   100.579    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y64         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDCE (Prop_fdce_C_Q)         0.146   100.725 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/Q
                         net (fo=1, routed)           1.005   101.729    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[4]
    SLICE_X82Y64         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X82Y64         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[4]/C
                         clock pessimism              0.058   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X82Y64         FDCE (Hold_fdce_C_D)         0.059   101.548    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[4]
  -------------------------------------------------------------------
                         required time                       -101.548    
                         arrival time                         101.729    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       87.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.668ns (6.257%)  route 10.009ns (93.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 101.531 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.228    12.515    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.531   101.531    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.521    
                         clock uncertainty           -0.464   101.057    
    SLICE_X81Y72         FDCE (Recov_fdce_C_CLR)     -0.626   100.431    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.431    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 87.916    

Slack (MET) :             87.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.668ns (6.257%)  route 10.009ns (93.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 101.531 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.228    12.515    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.531   101.531    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.521    
                         clock uncertainty           -0.464   101.057    
    SLICE_X81Y72         FDCE (Recov_fdce_C_CLR)     -0.626   100.431    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[10]
  -------------------------------------------------------------------
                         required time                        100.431    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 87.916    

Slack (MET) :             87.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.668ns (6.257%)  route 10.009ns (93.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 101.531 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.228    12.515    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.531   101.531    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.521    
                         clock uncertainty           -0.464   101.057    
    SLICE_X81Y72         FDCE (Recov_fdce_C_CLR)     -0.626   100.431    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[12]
  -------------------------------------------------------------------
                         required time                        100.431    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 87.916    

Slack (MET) :             87.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.668ns (6.257%)  route 10.009ns (93.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 101.531 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.228    12.515    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.531   101.531    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.521    
                         clock uncertainty           -0.464   101.057    
    SLICE_X81Y72         FDCE (Recov_fdce_C_CLR)     -0.626   100.431    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]
  -------------------------------------------------------------------
                         required time                        100.431    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 87.916    

Slack (MET) :             87.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.668ns (6.257%)  route 10.009ns (93.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 101.531 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.228    12.515    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.531   101.531    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.521    
                         clock uncertainty           -0.464   101.057    
    SLICE_X81Y72         FDCE (Recov_fdce_C_CLR)     -0.626   100.431    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]
  -------------------------------------------------------------------
                         required time                        100.431    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 87.916    

Slack (MET) :             87.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.668ns (6.257%)  route 10.009ns (93.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 101.531 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.228    12.515    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.531   101.531    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.521    
                         clock uncertainty           -0.464   101.057    
    SLICE_X81Y72         FDCE (Recov_fdce_C_CLR)     -0.626   100.431    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.431    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 87.916    

Slack (MET) :             87.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.668ns (6.257%)  route 10.009ns (93.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 101.531 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.228    12.515    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.531   101.531    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.521    
                         clock uncertainty           -0.464   101.057    
    SLICE_X81Y72         FDCE (Recov_fdce_C_CLR)     -0.626   100.431    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.431    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 87.916    

Slack (MET) :             87.916ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 0.668ns (6.257%)  route 10.009ns (93.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 101.531 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.228    12.515    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.531   101.531    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.521    
                         clock uncertainty           -0.464   101.057    
    SLICE_X81Y72         FDCE (Recov_fdce_C_CLR)     -0.626   100.431    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[3]
  -------------------------------------------------------------------
                         required time                        100.431    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                 87.916    

Slack (MET) :             88.062ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 0.668ns (6.344%)  route 9.861ns (93.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 101.530 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.081    12.367    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y73         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.530   101.530    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y73         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.520    
                         clock uncertainty           -0.464   101.056    
    SLICE_X81Y73         FDCE (Recov_fdce_C_CLR)     -0.626   100.430    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[14]
  -------------------------------------------------------------------
                         required time                        100.430    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                 88.062    

Slack (MET) :             88.062ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 0.668ns (6.344%)  route 9.861ns (93.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 101.530 - 100.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.838     1.838    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X0Y6           FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.518     2.356 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=141, routed)         8.781    11.137    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X82Y62         LUT2 (Prop_lut2_I0_O)        0.150    11.287 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          1.081    12.367    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y73         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.530   101.530    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y73         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.520    
                         clock uncertainty           -0.464   101.056    
    SLICE_X81Y73         FDCE (Recov_fdce_C_CLR)     -0.626   100.430    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]
  -------------------------------------------------------------------
                         required time                        100.430    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                 88.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.227ns (43.636%)  route 0.293ns (56.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.138     1.144    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y42          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y42          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.254     0.640    
    SLICE_X1Y42          FDPE (Remov_fdpe_C_PRE)     -0.095     0.545    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.227ns (43.636%)  route 0.293ns (56.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.138     1.144    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y42          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y42          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.254     0.640    
    SLICE_X1Y42          FDPE (Remov_fdpe_C_PRE)     -0.095     0.545    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.227ns (38.746%)  route 0.359ns (61.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y40          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.254     0.640    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.573    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.227ns (38.746%)  route 0.359ns (61.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y40          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.254     0.640    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.573    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.227ns (38.746%)  route 0.359ns (61.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y40          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.254     0.640    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.573    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.227ns (38.746%)  route 0.359ns (61.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y40          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.254     0.640    
    SLICE_X0Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.573    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.227ns (38.746%)  route 0.359ns (61.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.204     1.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y40          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y40          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.254     0.640    
    SLICE_X0Y40          FDPE (Remov_fdpe_C_PRE)     -0.071     0.569    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.288%)  route 0.366ns (61.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.211     1.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y39          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.893     0.893    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y39          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X0Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.572    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.288%)  route 0.366ns (61.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.211     1.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y39          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.893     0.893    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y39          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X0Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.572    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.288%)  route 0.366ns (61.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.624     0.624    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y41          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.155     0.907    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.006 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.211     1.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y39          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.893     0.893    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y39          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X0Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.572    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.645    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.778ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.790ns  (logic 0.583ns (15.383%)  route 3.207ns (84.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 101.496 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.873    80.529    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X41Y48         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.496   101.496    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X41Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.293    
                         clock uncertainty           -0.584   100.709    
    SLICE_X41Y48         FDCE (Recov_fdce_C_CLR)     -0.402   100.307    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.307    
                         arrival time                         -80.529    
  -------------------------------------------------------------------
                         slack                                 19.778    

Slack (MET) :             20.210ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.484ns  (logic 0.583ns (16.735%)  route 2.901ns (83.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.566    80.223    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X93Y43         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.419    
                         clock uncertainty           -0.584   100.835    
    SLICE_X93Y43         FDCE (Recov_fdce_C_CLR)     -0.402   100.433    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[14]
  -------------------------------------------------------------------
                         required time                        100.433    
                         arrival time                         -80.223    
  -------------------------------------------------------------------
                         slack                                 20.210    

Slack (MET) :             20.210ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.484ns  (logic 0.583ns (16.735%)  route 2.901ns (83.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.566    80.223    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X93Y43         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.419    
                         clock uncertainty           -0.584   100.835    
    SLICE_X93Y43         FDCE (Recov_fdce_C_CLR)     -0.402   100.433    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]
  -------------------------------------------------------------------
                         required time                        100.433    
                         arrival time                         -80.223    
  -------------------------------------------------------------------
                         slack                                 20.210    

Slack (MET) :             20.210ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.484ns  (logic 0.583ns (16.735%)  route 2.901ns (83.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.566    80.223    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X93Y43         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.419    
                         clock uncertainty           -0.584   100.835    
    SLICE_X93Y43         FDCE (Recov_fdce_C_CLR)     -0.402   100.433    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[20]
  -------------------------------------------------------------------
                         required time                        100.433    
                         arrival time                         -80.223    
  -------------------------------------------------------------------
                         slack                                 20.210    

Slack (MET) :             20.210ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.484ns  (logic 0.583ns (16.735%)  route 2.901ns (83.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.566    80.223    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X93Y43         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X93Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.419    
                         clock uncertainty           -0.584   100.835    
    SLICE_X93Y43         FDCE (Recov_fdce_C_CLR)     -0.402   100.433    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[22]
  -------------------------------------------------------------------
                         required time                        100.433    
                         arrival time                         -80.223    
  -------------------------------------------------------------------
                         slack                                 20.210    

Slack (MET) :             20.298ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.484ns  (logic 0.583ns (16.735%)  route 2.901ns (83.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.566    80.223    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X92Y43         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X92Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.419    
                         clock uncertainty           -0.584   100.835    
    SLICE_X92Y43         FDCE (Recov_fdce_C_CLR)     -0.314   100.521    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[10]
  -------------------------------------------------------------------
                         required time                        100.521    
                         arrival time                         -80.223    
  -------------------------------------------------------------------
                         slack                                 20.298    

Slack (MET) :             20.298ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.484ns  (logic 0.583ns (16.735%)  route 2.901ns (83.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.566    80.223    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X92Y43         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X92Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.419    
                         clock uncertainty           -0.584   100.835    
    SLICE_X92Y43         FDCE (Recov_fdce_C_CLR)     -0.314   100.521    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[16]
  -------------------------------------------------------------------
                         required time                        100.521    
                         arrival time                         -80.223    
  -------------------------------------------------------------------
                         slack                                 20.298    

Slack (MET) :             20.298ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.484ns  (logic 0.583ns (16.735%)  route 2.901ns (83.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.566    80.223    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X92Y43         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X92Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.419    
                         clock uncertainty           -0.584   100.835    
    SLICE_X92Y43         FDCE (Recov_fdce_C_CLR)     -0.314   100.521    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]
  -------------------------------------------------------------------
                         required time                        100.521    
                         arrival time                         -80.223    
  -------------------------------------------------------------------
                         slack                                 20.298    

Slack (MET) :             20.298ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.484ns  (logic 0.583ns (16.735%)  route 2.901ns (83.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.566    80.223    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X92Y43         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X92Y43         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.419    
                         clock uncertainty           -0.584   100.835    
    SLICE_X92Y43         FDCE (Recov_fdce_C_CLR)     -0.314   100.521    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[2]
  -------------------------------------------------------------------
                         required time                        100.521    
                         arrival time                         -80.223    
  -------------------------------------------------------------------
                         slack                                 20.298    

Slack (MET) :             20.478ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.216ns  (logic 0.583ns (18.131%)  route 2.633ns (81.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 101.622 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.739    76.739    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X88Y44         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.334    78.532    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.656 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/pre_as_is_tdata_buf[31]_i_2/O
                         net (fo=47, routed)          1.298    79.954    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[31]_0
    SLICE_X91Y45         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.622   101.622    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X91Y45         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.419    
                         clock uncertainty           -0.584   100.835    
    SLICE_X91Y45         FDCE (Recov_fdce_C_CLR)     -0.402   100.433    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[4]
  -------------------------------------------------------------------
                         required time                        100.433    
                         arrival time                         -79.954    
  -------------------------------------------------------------------
                         slack                                 20.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.003ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.775ns  (logic 0.189ns (24.385%)  route 0.586ns (75.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.212   126.357    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X82Y63         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X82Y63         FDCE (Remov_fdce_C_CLR)     -0.136   101.353    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[29]
  -------------------------------------------------------------------
                         required time                       -101.353    
                         arrival time                         126.357    
  -------------------------------------------------------------------
                         slack                                 25.003    

Slack (MET) :             25.003ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.775ns  (logic 0.189ns (24.385%)  route 0.586ns (75.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.212   126.357    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X82Y63         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X82Y63         FDCE (Remov_fdce_C_CLR)     -0.136   101.353    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[30]
  -------------------------------------------------------------------
                         required time                       -101.353    
                         arrival time                         126.357    
  -------------------------------------------------------------------
                         slack                                 25.003    

Slack (MET) :             25.003ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.775ns  (logic 0.189ns (24.385%)  route 0.586ns (75.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.212   126.357    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X82Y63         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X82Y63         FDCE (Remov_fdce_C_CLR)     -0.136   101.353    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]
  -------------------------------------------------------------------
                         required time                       -101.353    
                         arrival time                         126.357    
  -------------------------------------------------------------------
                         slack                                 25.003    

Slack (MET) :             25.003ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.775ns  (logic 0.189ns (24.385%)  route 0.586ns (75.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.212   126.357    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X82Y63         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X82Y63         FDCE (Remov_fdce_C_CLR)     -0.136   101.353    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[7]
  -------------------------------------------------------------------
                         required time                       -101.353    
                         arrival time                         126.357    
  -------------------------------------------------------------------
                         slack                                 25.003    

Slack (MET) :             25.003ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.775ns  (logic 0.189ns (24.385%)  route 0.586ns (75.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.212   126.357    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X82Y63         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X82Y63         FDCE (Remov_fdce_C_CLR)     -0.136   101.353    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.353    
                         arrival time                         126.357    
  -------------------------------------------------------------------
                         slack                                 25.003    

Slack (MET) :             25.003ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.775ns  (logic 0.189ns (24.385%)  route 0.586ns (75.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.212   126.357    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X82Y63         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X82Y63         FDCE (Remov_fdce_C_CLR)     -0.136   101.353    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.353    
                         arrival time                         126.357    
  -------------------------------------------------------------------
                         slack                                 25.003    

Slack (MET) :             25.003ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.775ns  (logic 0.189ns (24.385%)  route 0.586ns (75.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.212   126.357    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X82Y63         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X82Y63         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X82Y63         FDCE (Remov_fdce_C_CLR)     -0.136   101.353    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.353    
                         arrival time                         126.357    
  -------------------------------------------------------------------
                         slack                                 25.003    

Slack (MET) :             25.087ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.837ns  (logic 0.189ns (22.577%)  route 0.648ns (77.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.274   126.419    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y64         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y64         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X81Y64         FDCE (Remov_fdce_C_CLR)     -0.158   101.331    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]
  -------------------------------------------------------------------
                         required time                       -101.331    
                         arrival time                         126.419    
  -------------------------------------------------------------------
                         slack                                 25.087    

Slack (MET) :             25.087ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.837ns  (logic 0.189ns (22.577%)  route 0.648ns (77.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 100.847 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.274   126.419    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y64         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.847   100.847    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y64         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.905    
                         clock uncertainty            0.584   101.489    
    SLICE_X81Y64         FDCE (Remov_fdce_C_CLR)     -0.158   101.331    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]
  -------------------------------------------------------------------
                         required time                       -101.331    
                         arrival time                         126.419    
  -------------------------------------------------------------------
                         slack                                 25.087    

Slack (MET) :             25.090ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.842ns  (logic 0.189ns (22.438%)  route 0.653ns (77.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 100.850 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 125.582 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.582   125.582    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y58         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.146   125.728 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.374   126.102    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X82Y62         LUT2 (Prop_lut2_I1_O)        0.043   126.145 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=53, routed)          0.279   126.424    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X81Y61         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.850   100.850    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y61         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.908    
                         clock uncertainty            0.584   101.492    
    SLICE_X81Y61         FDCE (Remov_fdce_C_CLR)     -0.158   101.334    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[24]
  -------------------------------------------------------------------
                         required time                       -101.334    
                         arrival time                         126.424    
  -------------------------------------------------------------------
                         slack                                 25.090    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.493ns  (logic 0.580ns (2.975%)  route 18.913ns (97.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 26.567 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.985    21.233    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_phase_cnt_reg[1]_0
    SLICE_X21Y28         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.567    26.567    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X21Y28         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.364    
                         clock uncertainty           -0.584    25.780    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.402    25.378    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.378    
                         arrival time                         -21.233    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.493ns  (logic 0.580ns (2.975%)  route 18.913ns (97.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 26.567 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.985    21.233    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_shift_phase_cnt_reg[1]_0
    SLICE_X21Y28         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.567    26.567    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X21Y28         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.364    
                         clock uncertainty           -0.584    25.780    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.402    25.378    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.378    
                         arrival time                         -21.233    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 0.580ns (3.033%)  route 18.544ns (96.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 26.568 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.616    20.864    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]_1
    SLICE_X21Y20         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.568    26.568    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/mprj_i[2]
    SLICE_X21Y20         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.365    
                         clock uncertainty           -0.584    25.781    
    SLICE_X21Y20         FDCE (Recov_fdce_C_CLR)     -0.402    25.379    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -20.864    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 0.580ns (3.033%)  route 18.544ns (96.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 26.568 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.616    20.864    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]_1
    SLICE_X21Y20         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.568    26.568    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/mprj_i[2]
    SLICE_X21Y20         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.365    
                         clock uncertainty           -0.584    25.781    
    SLICE_X21Y20         FDCE (Recov_fdce_C_CLR)     -0.402    25.379    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -20.864    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 0.580ns (3.033%)  route 18.544ns (96.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 26.568 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.616    20.864    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]_1
    SLICE_X21Y20         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.568    26.568    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/mprj_i[2]
    SLICE_X21Y20         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.365    
                         clock uncertainty           -0.584    25.781    
    SLICE_X21Y20         FDCE (Recov_fdce_C_CLR)     -0.402    25.379    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -20.864    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 0.580ns (3.033%)  route 18.544ns (96.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 26.568 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.616    20.864    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]_1
    SLICE_X21Y20         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.568    26.568    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/mprj_i[2]
    SLICE_X21Y20         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.365    
                         clock uncertainty           -0.584    25.781    
    SLICE_X21Y20         FDCE (Recov_fdce_C_CLR)     -0.402    25.379    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -20.864    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.843ns  (logic 0.580ns (3.078%)  route 18.263ns (96.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 26.569 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.336    20.583    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]_1
    SLICE_X8Y20          FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.569    26.569    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/mprj_i[2]
    SLICE_X8Y20          FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.366    
                         clock uncertainty           -0.584    25.782    
    SLICE_X8Y20          FDCE (Recov_fdce_C_CLR)     -0.314    25.468    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.468    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.843ns  (logic 0.580ns (3.078%)  route 18.263ns (96.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 26.569 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.336    20.583    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]_1
    SLICE_X8Y20          FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.569    26.569    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/mprj_i[2]
    SLICE_X8Y20          FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.366    
                         clock uncertainty           -0.584    25.782    
    SLICE_X8Y20          FDCE (Recov_fdce_C_CLR)     -0.314    25.468    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.468    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.843ns  (logic 0.580ns (3.078%)  route 18.263ns (96.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 26.569 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.336    20.583    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]_1
    SLICE_X8Y20          FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.569    26.569    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/mprj_i[2]
    SLICE_X8Y20          FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.366    
                         clock uncertainty           -0.584    25.782    
    SLICE_X8Y20          FDCE (Recov_fdce_C_CLR)     -0.314    25.468    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.468    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.843ns  (logic 0.580ns (3.078%)  route 18.263ns (96.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 26.569 - 25.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       1.740     1.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.456     2.196 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.928     3.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.124     3.248 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)       17.336    20.583    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]_1
    SLICE_X8Y20          FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.569    26.569    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/mprj_i[2]
    SLICE_X8Y20          FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.366    
                         clock uncertainty           -0.584    25.782    
    SLICE_X8Y20          FDCE (Recov_fdce_C_CLR)     -0.314    25.468    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         25.468    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                  4.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.023%)  route 1.242ns (86.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.794     2.019    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]_0
    SLICE_X85Y41         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.857     0.857    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/mprj_i[0]
    SLICE_X85Y41         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg/C
                         clock pessimism              0.059     0.916    
                         clock uncertainty            0.584     1.499    
    SLICE_X85Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.186ns (12.644%)  route 1.285ns (87.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.836     2.062    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]_0
    SLICE_X88Y41         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.857     0.857    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/mprj_i[0]
    SLICE_X88Y41         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]/C
                         clock pessimism              0.059     0.916    
                         clock uncertainty            0.584     1.499    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.186ns (12.644%)  route 1.285ns (87.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.836     2.062    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]_0
    SLICE_X88Y41         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.857     0.857    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/mprj_i[0]
    SLICE_X88Y41         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[2]/C
                         clock pessimism              0.059     0.916    
                         clock uncertainty            0.584     1.499    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.186ns (12.644%)  route 1.285ns (87.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.836     2.062    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]_0
    SLICE_X88Y41         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.857     0.857    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/mprj_i[0]
    SLICE_X88Y41         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[3]/C
                         clock pessimism              0.059     0.916    
                         clock uncertainty            0.584     1.499    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.186ns (12.644%)  route 1.285ns (87.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.836     2.062    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]_0
    SLICE_X88Y41         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.857     0.857    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/mprj_i[0]
    SLICE_X88Y41         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[0]/C
                         clock pessimism              0.059     0.916    
                         clock uncertainty            0.584     1.499    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.186ns (12.644%)  route 1.285ns (87.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.836     2.062    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]_0
    SLICE_X88Y41         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.857     0.857    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/mprj_i[0]
    SLICE_X88Y41         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]/C
                         clock pessimism              0.059     0.916    
                         clock uncertainty            0.584     1.499    
    SLICE_X88Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.186ns (12.430%)  route 1.310ns (87.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.862     2.087    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]_0
    SLICE_X86Y41         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.857     0.857    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/mprj_i[0]
    SLICE_X86Y41         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]/C
                         clock pessimism              0.059     0.916    
                         clock uncertainty            0.584     1.499    
    SLICE_X86Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.432    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/sync_core_clk_toggle_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.186ns (12.430%)  route 1.310ns (87.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.862     2.087    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/phase_cnt_reg[1]_0
    SLICE_X86Y41         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/sync_core_clk_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.857     0.857    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/mprj_i[0]
    SLICE_X86Y41         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/sync_core_clk_toggle_reg/C
                         clock pessimism              0.059     0.916    
                         clock uncertainty            0.584     1.499    
    SLICE_X86Y41         FDCE (Remov_fdce_C_CLR)     -0.067     1.432    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/sync_core_clk_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.186ns (11.783%)  route 1.393ns (88.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.944     2.169    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rx_shift_phase_cnt_reg[1]
    SLICE_X89Y49         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.859     0.859    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X89Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[0]/C
                         clock pessimism              0.059     0.918    
                         clock uncertainty            0.584     1.501    
    SLICE_X89Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.186ns (11.783%)  route 1.393ns (88.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17655, routed)       0.591     0.591    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X87Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=3, routed)           0.449     1.180    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_n
    SLICE_X86Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.225 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_state_var[5]_i_3/O
                         net (fo=3664, routed)        0.944     2.169    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rx_shift_phase_cnt_reg[1]
    SLICE_X89Y49         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.859     0.859    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X89Y49         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]/C
                         clock pessimism              0.059     0.918    
                         clock uncertainty            0.584     1.501    
    SLICE_X89Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.760    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       42.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.820ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.612ns  (logic 0.672ns (6.991%)  route 8.940ns (93.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 80.124 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         5.197    36.352    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]_0
    SLICE_X6Y20          FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.647    80.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/mprj_i[1]
    SLICE_X6Y20          FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.114    
                         clock uncertainty           -0.382    79.732    
    SLICE_X6Y20          FDCE (Recov_fdce_C_CLR)     -0.560    79.172    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         79.172    
                         arrival time                         -36.352    
  -------------------------------------------------------------------
                         slack                                 42.820    

Slack (MET) :             42.862ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.612ns  (logic 0.672ns (6.991%)  route 8.940ns (93.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 80.124 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         5.197    36.352    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]_0
    SLICE_X6Y20          FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.647    80.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/mprj_i[1]
    SLICE_X6Y20          FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.114    
                         clock uncertainty           -0.382    79.732    
    SLICE_X6Y20          FDCE (Recov_fdce_C_CLR)     -0.518    79.214    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         79.214    
                         arrival time                         -36.352    
  -------------------------------------------------------------------
                         slack                                 42.862    

Slack (MET) :             42.862ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.612ns  (logic 0.672ns (6.991%)  route 8.940ns (93.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 80.124 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         5.197    36.352    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]_0
    SLICE_X6Y20          FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.647    80.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/mprj_i[1]
    SLICE_X6Y20          FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.114    
                         clock uncertainty           -0.382    79.732    
    SLICE_X6Y20          FDCE (Recov_fdce_C_CLR)     -0.518    79.214    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         79.214    
                         arrival time                         -36.352    
  -------------------------------------------------------------------
                         slack                                 42.862    

Slack (MET) :             42.862ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.612ns  (logic 0.672ns (6.991%)  route 8.940ns (93.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 80.124 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         5.197    36.352    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]_0
    SLICE_X6Y20          FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.647    80.124    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/mprj_i[1]
    SLICE_X6Y20          FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.114    
                         clock uncertainty           -0.382    79.732    
    SLICE_X6Y20          FDCE (Recov_fdce_C_CLR)     -0.518    79.214    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         79.214    
                         arrival time                         -36.352    
  -------------------------------------------------------------------
                         slack                                 42.862    

Slack (MET) :             43.037ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.271ns  (logic 0.672ns (7.248%)  route 8.599ns (92.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 80.046 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.856    36.011    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]_0
    SLICE_X11Y21         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.569    80.046    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/mprj_i[1]
    SLICE_X11Y21         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.036    
                         clock uncertainty           -0.382    79.654    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.606    79.048    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         79.048    
                         arrival time                         -36.011    
  -------------------------------------------------------------------
                         slack                                 43.037    

Slack (MET) :             43.037ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.271ns  (logic 0.672ns (7.248%)  route 8.599ns (92.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 80.046 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.856    36.011    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]_0
    SLICE_X11Y21         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.569    80.046    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/mprj_i[1]
    SLICE_X11Y21         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.036    
                         clock uncertainty           -0.382    79.654    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.606    79.048    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         79.048    
                         arrival time                         -36.011    
  -------------------------------------------------------------------
                         slack                                 43.037    

Slack (MET) :             43.037ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.271ns  (logic 0.672ns (7.248%)  route 8.599ns (92.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 80.046 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.856    36.011    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]_0
    SLICE_X11Y21         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.569    80.046    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/mprj_i[1]
    SLICE_X11Y21         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.036    
                         clock uncertainty           -0.382    79.654    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.606    79.048    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         79.048    
                         arrival time                         -36.011    
  -------------------------------------------------------------------
                         slack                                 43.037    

Slack (MET) :             43.037ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.271ns  (logic 0.672ns (7.248%)  route 8.599ns (92.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 80.046 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.856    36.011    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]_0
    SLICE_X11Y21         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.569    80.046    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/mprj_i[1]
    SLICE_X11Y21         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.036    
                         clock uncertainty           -0.382    79.654    
    SLICE_X11Y21         FDCE (Recov_fdce_C_CLR)     -0.606    79.048    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         79.048    
                         arrival time                         -36.011    
  -------------------------------------------------------------------
                         slack                                 43.037    

Slack (MET) :             43.367ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        8.939ns  (logic 0.672ns (7.518%)  route 8.267ns (92.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 80.044 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.524    35.679    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X25Y35         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.567    80.044    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X25Y35         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.034    
                         clock uncertainty           -0.382    79.652    
    SLICE_X25Y35         FDCE (Recov_fdce_C_CLR)     -0.606    79.046    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         79.046    
                         arrival time                         -35.679    
  -------------------------------------------------------------------
                         slack                                 43.367    

Slack (MET) :             43.367ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        8.939ns  (logic 0.672ns (7.518%)  route 8.267ns (92.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 80.044 - 75.000 ) 
    Source Clock Delay      (SCD):    1.740ns = ( 26.740 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.740    26.740    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X86Y48         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDCE (Prop_fdce_C_Q)         0.524    27.264 r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.743    31.007    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr_reg[2]
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.148    31.155 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_FSIC_CLKRST0/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.524    35.679    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X25Y35         FDCE                                         f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.935    76.935    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X81Y60         LUT2 (Prop_lut2_I0_O)        0.121    77.056 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.166    78.223    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.254    78.477 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=105, routed)         1.567    80.044    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X25Y35         FDCE                                         r  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.034    
                         clock uncertainty           -0.382    79.652    
    SLICE_X25Y35         FDCE (Recov_fdce_C_CLR)     -0.606    79.046    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         79.046    
                         arrival time                         -35.679    
  -------------------------------------------------------------------
                         slack                                 43.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.145ns  (logic 0.191ns (8.906%)  route 1.954ns (91.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns = ( 27.480 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.419    27.716    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X80Y56         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.852    27.480    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X80Y56         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.480    
    SLICE_X80Y56         FDCE (Remov_fdce_C_CLR)     -0.085    27.395    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                        -27.395    
                         arrival time                          27.716    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.145ns  (logic 0.191ns (8.906%)  route 1.954ns (91.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns = ( 27.480 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.419    27.716    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X80Y56         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.852    27.480    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X80Y56         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.480    
    SLICE_X80Y56         FDCE (Remov_fdce_C_CLR)     -0.085    27.395    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                        -27.395    
                         arrival time                          27.716    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.145ns  (logic 0.191ns (8.906%)  route 1.954ns (91.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns = ( 27.480 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.419    27.716    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X80Y56         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.852    27.480    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X80Y56         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.480    
    SLICE_X80Y56         FDCE (Remov_fdce_C_CLR)     -0.085    27.395    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                        -27.395    
                         arrival time                          27.716    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.145ns  (logic 0.191ns (8.906%)  route 1.954ns (91.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns = ( 27.480 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.419    27.716    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X80Y56         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.852    27.480    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X80Y56         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.480    
    SLICE_X80Y56         FDCE (Remov_fdce_C_CLR)     -0.085    27.395    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -27.395    
                         arrival time                          27.716    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.145ns  (logic 0.191ns (8.906%)  route 1.954ns (91.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns = ( 27.480 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.419    27.716    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X80Y56         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.852    27.480    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X80Y56         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.480    
    SLICE_X80Y56         FDCE (Remov_fdce_C_CLR)     -0.085    27.395    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                        -27.395    
                         arrival time                          27.716    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.145ns  (logic 0.191ns (8.906%)  route 1.954ns (91.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns = ( 27.480 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.419    27.716    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X80Y56         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.852    27.480    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X80Y56         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.480    
    SLICE_X80Y56         FDCE (Remov_fdce_C_CLR)     -0.085    27.395    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                        -27.395    
                         arrival time                          27.716    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.286ns  (logic 0.191ns (8.355%)  route 2.095ns (91.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 27.467 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.561    27.858    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X82Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.839    27.467    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X82Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.467    
    SLICE_X82Y72         FDCE (Remov_fdce_C_CLR)     -0.063    27.404    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                        -27.404    
                         arrival time                          27.858    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.286ns  (logic 0.191ns (8.355%)  route 2.095ns (91.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 27.467 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.561    27.858    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X82Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.839    27.467    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X82Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.467    
    SLICE_X82Y72         FDCE (Remov_fdce_C_CLR)     -0.063    27.404    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                        -27.404    
                         arrival time                          27.858    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.286ns  (logic 0.191ns (8.355%)  route 2.095ns (91.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 27.467 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.561    27.858    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X82Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.839    27.467    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X82Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.467    
    SLICE_X82Y72         FDCE (Remov_fdce_C_CLR)     -0.063    27.404    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                        -27.404    
                         arrival time                          27.858    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.286ns  (logic 0.191ns (8.355%)  route 2.095ns (91.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 27.467 - 25.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 25.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         0.572    25.572    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X60Y81         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.146    25.718 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           0.534    26.252    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.045    26.297 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.561    27.858    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X82Y72         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y23       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=621, routed)         1.128    26.128    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_i[14]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.056    26.184 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.415    26.599    design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    26.628 f  design_1_i/caravel_0/inst/caravel_top/mprj/u_fsic/U_IO_SERDES0/mprj_o[13]_BUFG_inst/O
                         net (fo=104, routed)         0.839    27.467    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X82Y72         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    27.467    
    SLICE_X82Y72         FDCE (Remov_fdce_C_CLR)     -0.063    27.404    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                        -27.404    
                         arrival time                          27.858    
  -------------------------------------------------------------------
                         slack                                  0.454    





