translat hierarch block diagram composit predic transform iulia viorel stavro aalto univers finland univers california berkeley usa abstract simulink facto industri standard design embed control system deal formal verif simulink model face problem translat graphic languag simulink hierarch block diagram hbds formal suitabl verif paper studi translat hbds composit refin calculus framework reactiv system consid target languag algebra atom predic transform captur basic simulink block stateless state compos seri parallel feedback hbd way translat term algebra tradeoff explor tradeoff three translat algorithm report prototyp implement algo rithm tool translat simulink model algebra term implement isabell theorem prover test tool case studi includ benchmark simulink model toyota compar three translat algorithm respect size readabl generat term simplifi correspond formula metric introduct tool model simul embed control system simulink graphic languag base hierarch block diagram hbds hbds network interconnect block basic block librari composit block subsystem hbds hierarchi primari modular mechan simulink sept confer intern proceed emsoft softwar embed prover logic hoar hybrid diagram simulink verifi qin franzl wang zhani zou system dynam event discret automata finit extend output input diagram simulink translat semant kumar zhou nov syst comput emb tran acm lustr simulink time discret translat curic caspi sofroni tripaki juli syst lang program tran acm interfac relat synchron theori lee henzing lick tripaki juli symposium intern sie system embed industri bip synchron model simulink translat composit sifaki bozga safaka tsiligianni sfyrla engin softwar system innov simulink system type contract simcheck shankar roy oct confer intern emsoft softwar embed system reactiv calculus refin tripaki preoteasa heidelberg berlin springer scienc comput note lectur volum engin softwar method formal editor liu checker model languag input model simulink translat tool roy bhatnagar meenakshi acm usa york hscc control putat system hybrid confer intern proceed model stateflow simulink synthesi verif step caccamo bak mitra manamcheri 