Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 13 13:40:19 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_clock_timing_summary_routed.rpt -pb top_stopwatch_clock_timing_summary_routed.pb -rpx top_stopwatch_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_button0_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button1_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button2_detector/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.446        0.000                      0                  240        0.201        0.000                      0                  240        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.446        0.000                      0                  240        0.201        0.000                      0                  240        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.760ns (38.906%)  route 2.764ns (61.094%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X59Y8          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/Q
                         net (fo=17, routed)          0.948     6.524    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/w_sec[1]
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.299     6.823 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/i__carry_i_2/O
                         net (fo=2, routed)           0.539     7.363    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/i__carry_i_2_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.767 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.767    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.986 f  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry__0/O[0]
                         net (fo=4, routed)           0.873     8.859    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry__0_n_7
    SLICE_X61Y9          LUT5 (Prop_lut5_I3_O)        0.295     9.154 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     9.557    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[2]_i_2_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I1_O)        0.124     9.681 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.681    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[2]_i_1_n_0
    SLICE_X61Y9          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.516    14.857    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X61Y9          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y9          FDCE (Setup_fdce_C_D)        0.031    15.127    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 2.334ns (51.749%)  route 2.176ns (48.251%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.637     5.158    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X59Y4          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/Q
                         net (fo=17, routed)          0.942     6.520    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/w_min[1]
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.327     6.847 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/i__carry_i_1__0/O
                         net (fo=2, routed)           0.212     7.059    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/i__carry_i_1__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.652 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.652    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.986 f  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.741     8.726    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry__0_n_6
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.329     9.055 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[3]_i_2__0/O
                         net (fo=2, routed)           0.281     9.337    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[3]_i_2__0_n_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.332     9.669 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.669    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[2]_i_1__0_n_0
    SLICE_X59Y3          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.518    14.859    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X59Y3          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y3          FDCE (Setup_fdce_C_D)        0.031    15.129    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 2.334ns (51.760%)  route 2.175ns (48.240%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.637     5.158    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X59Y4          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/Q
                         net (fo=17, routed)          0.942     6.520    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/w_min[1]
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.327     6.847 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/i__carry_i_1__0/O
                         net (fo=2, routed)           0.212     7.059    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/i__carry_i_1__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.652 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.652    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.986 f  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.741     8.726    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry__0_n_6
    SLICE_X59Y3          LUT5 (Prop_lut5_I4_O)        0.329     9.055 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[3]_i_2__0/O
                         net (fo=2, routed)           0.280     9.336    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[3]_i_2__0_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.332     9.668 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.668    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[3]_i_1__0_n_0
    SLICE_X59Y3          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.518    14.859    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X59Y3          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y3          FDCE (Setup_fdce_C_D)        0.032    15.130    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.990ns (44.175%)  route 2.515ns (55.825%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X59Y8          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/Q
                         net (fo=17, routed)          0.948     6.524    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/w_sec[1]
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.299     6.823 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/i__carry_i_2/O
                         net (fo=2, routed)           0.539     7.363    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/i__carry_i_2_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.767 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.767    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.986 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry__0/O[0]
                         net (fo=4, routed)           0.873     8.859    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry__0_n_7
    SLICE_X61Y9          LUT5 (Prop_lut5_I1_O)        0.323     9.182 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[3]_i_2/O
                         net (fo=1, routed)           0.154     9.336    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[3]_i_2_n_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I1_O)        0.326     9.662 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.662    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[3]_i_1_n_0
    SLICE_X61Y9          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.516    14.857    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X61Y9          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y9          FDCE (Setup_fdce_C_D)        0.031    15.127    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.984ns (45.168%)  route 2.408ns (54.832%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.637     5.158    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X59Y4          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.419     5.577 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[1]/Q
                         net (fo=17, routed)          0.942     6.520    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/w_min[1]
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.327     6.847 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/i__carry_i_1__0/O
                         net (fo=2, routed)           0.212     7.059    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/i__carry_i_1__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.652 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.652    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.874 f  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry__0/O[0]
                         net (fo=3, routed)           0.821     8.695    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next0_inferred__0/i__carry__0_n_7
    SLICE_X59Y3          LUT3 (Prop_lut3_I0_O)        0.299     8.994 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[5]_i_5__0/O
                         net (fo=1, routed)           0.433     9.427    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[5]_i_5__0_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.551 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     9.551    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[5]_i_2__0_n_0
    SLICE_X59Y3          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.518    14.859    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X59Y3          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X59Y3          FDCE (Setup_fdce_C_D)        0.029    15.127    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.760ns (41.152%)  route 2.517ns (58.848%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X59Y8          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/Q
                         net (fo=17, routed)          0.948     6.524    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/w_sec[1]
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.299     6.823 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/i__carry_i_2/O
                         net (fo=2, routed)           0.539     7.363    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/i__carry_i_2_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.767 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.767    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.986 f  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry__0/O[0]
                         net (fo=4, routed)           0.529     8.515    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry__0_n_7
    SLICE_X60Y10         LUT3 (Prop_lut3_I2_O)        0.295     8.810 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[5]_i_4__0/O
                         net (fo=1, routed)           0.500     9.310    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[5]_i_4__0_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.434 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     9.434    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[5]_i_2_n_0
    SLICE_X61Y10         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.516    14.857    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X61Y10         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[5]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y10         FDCE (Setup_fdce_C_D)        0.031    15.127    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.968ns (45.962%)  route 2.314ns (54.038%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.636     5.157    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X59Y8          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/Q
                         net (fo=17, routed)          0.948     6.524    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/w_sec[1]
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.299     6.823 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/i__carry_i_2/O
                         net (fo=2, routed)           0.539     7.363    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/i__carry_i_2_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.767 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.767    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.090 f  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.826     8.916    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next0_inferred__0/i__carry__0_n_6
    SLICE_X61Y10         LUT5 (Prop_lut5_I0_O)        0.306     9.222 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[4]_i_3__0/O
                         net (fo=1, routed)           0.000     9.222    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[4]_i_3__0_n_0
    SLICE_X61Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.439 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.439    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]_i_1_n_0
    SLICE_X61Y10         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.516    14.857    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_tick_reg_reg_1
    SLICE_X61Y10         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y10         FDCE (Setup_fdce_C_D)        0.064    15.160    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.090ns (25.986%)  route 3.105ns (74.014%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.630     5.151    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]_0
    SLICE_X59Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/Q
                         net (fo=2, routed)           0.870     6.440    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.299     6.739 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6/O
                         net (fo=1, routed)           0.797     7.537    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.661 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5/O
                         net (fo=1, routed)           0.574     8.235    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.359 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=20, routed)          0.863     9.222    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124     9.346 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.346    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[14]
    SLICE_X59Y14         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.854    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]_0
    SLICE_X59Y14         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_D)        0.029    15.122    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.118ns (26.477%)  route 3.105ns (73.523%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.630     5.151    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]_0
    SLICE_X59Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/Q
                         net (fo=2, routed)           0.870     6.440    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.299     6.739 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6/O
                         net (fo=1, routed)           0.797     7.537    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.661 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5/O
                         net (fo=1, routed)           0.574     8.235    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.359 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=20, routed)          0.863     9.222    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.374 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.374    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[17]
    SLICE_X59Y14         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.854    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]_0
    SLICE_X59Y14         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDCE (Setup_fdce_C_D)        0.075    15.168    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.090ns (25.972%)  route 3.107ns (74.028%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.630     5.151    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]_0
    SLICE_X59Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/Q
                         net (fo=2, routed)           0.870     6.440    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]
    SLICE_X59Y15         LUT4 (Prop_lut4_I0_O)        0.299     6.739 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6/O
                         net (fo=1, routed)           0.797     7.537    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.661 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5/O
                         net (fo=1, routed)           0.574     8.235    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.359 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=20, routed)          0.865     9.224    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.124     9.348 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.348    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[18]
    SLICE_X59Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.512    14.853    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]_0
    SLICE_X59Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X59Y15         FDCE (Setup_fdce_C_D)        0.029    15.145    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.591     1.474    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[6]_1
    SLICE_X61Y12         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[0]/Q
                         net (fo=9, routed)           0.149     1.764    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/Q[0]
    SLICE_X60Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.809    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]_i_1__4_n_0
    SLICE_X60Y12         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.860     1.987    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[6]_1
    SLICE_X60Y12         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.121     1.608    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.754%)  route 0.131ns (41.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_tick_reg_reg_0
    SLICE_X62Y8          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[3]/Q
                         net (fo=13, routed)          0.131     1.749    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg[3]
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_next[2]
    SLICE_X63Y8          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.865     1.992    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_tick_reg_reg_0
    SLICE_X63Y8          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y8          FDCE (Hold_fdce_C_D)         0.092     1.582    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.030%)  route 0.154ns (44.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.593     1.476    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]_0
    SLICE_X59Y7          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.154     1.772    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/w_hour[1]
    SLICE_X58Y7          LUT5 (Prop_lut5_I3_O)        0.048     1.820 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.820    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_next[3]
    SLICE_X58Y7          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.863     1.990    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]_0
    SLICE_X58Y7          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[3]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y7          FDCE (Hold_fdce_C_D)         0.107     1.596    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.591     1.474    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X63Y13         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/Q
                         net (fo=6, routed)           0.134     1.749    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/w_hour[4]
    SLICE_X63Y13         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_2__2/O
                         net (fo=1, routed)           0.000     1.794    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_2__2_n_0
    SLICE_X63Y13         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.861     1.988    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X63Y13         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDCE (Hold_fdce_C_D)         0.092     1.566    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.593     1.476    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]_0
    SLICE_X59Y7          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.154     1.772    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/w_hour[1]
    SLICE_X58Y7          LUT3 (Prop_lut3_I1_O)        0.045     1.817 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.817    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_next[2]
    SLICE_X58Y7          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.863     1.990    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]_0
    SLICE_X58Y7          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[2]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y7          FDCE (Hold_fdce_C_D)         0.091     1.580    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.593     1.476    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]_0
    SLICE_X59Y7          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.155     1.773    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/w_hour[1]
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.818    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_next[4]
    SLICE_X58Y7          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.863     1.990    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]_0
    SLICE_X58Y7          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X58Y7          FDCE (Hold_fdce_C_D)         0.092     1.581    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.251ns (70.513%)  route 0.105ns (29.487%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.477    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X59Y3          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[2]/Q
                         net (fo=15, routed)          0.105     1.723    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/w_min[2]
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     1.768    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[4]_i_4_n_0
    SLICE_X58Y3          MUXF7 (Prop_muxf7_I1_O)      0.065     1.833 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]_i_1__0_n_0
    SLICE_X58Y3          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.864     1.991    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg_0
    SLICE_X58Y3          FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X58Y3          FDCE (Hold_fdce_C_D)         0.105     1.595    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.591     1.474    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X63Y13         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]/Q
                         net (fo=8, routed)           0.169     1.784    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/w_hour[1]
    SLICE_X63Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.829    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_next[3]
    SLICE_X63Y13         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.861     1.988    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]_0
    SLICE_X63Y13         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDCE (Hold_fdce_C_D)         0.092     1.566    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.951%)  route 0.178ns (46.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.591     1.474    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[6]_1
    SLICE_X60Y12         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/Q
                         net (fo=14, routed)          0.178     1.817    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.862    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[2]_i_1__3_n_0
    SLICE_X60Y12         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.860     1.987    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[6]_1
    SLICE_X60Y12         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.121     1.595    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.592     1.475    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]_0
    SLICE_X65Y12         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[1]/Q
                         net (fo=8, routed)           0.190     1.807    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/w_sec[1]
    SLICE_X65Y12         LUT5 (Prop_lut5_I3_O)        0.042     1.849 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.849    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[2]_i_1__4_n_0
    SLICE_X65Y12         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.862     1.989    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]_0
    SLICE_X65Y12         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDCE (Hold_fdce_C_D)         0.107     1.582    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y8    U_button0_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y9    U_button0_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y9    U_button0_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y10   U_button0_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y10   U_button0_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y10   U_button0_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y11   U_button0_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y11   U_button0_detector/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y1    U_button1_detector/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y7    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y7    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    U_top_clock/U_clock_datapath/U_time_counter_for_clock_hour/time_counter_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y8    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y9    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y9    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y9    U_button0_detector/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y9    U_button0_detector/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   U_button0_detector/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   U_button0_detector/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   U_button0_detector/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   U_button0_detector/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   U_button0_detector/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    U_clk_div/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    U_clk_div/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_clk_div/r_counter_reg[5]/C



