{"result": {"query": ":facetid:toc:\"db/conf/dac/dac2018.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "197.53"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "180", "@dc": "180", "@oc": "180", "@id": "40431695", "text": ":facetid:toc:db/conf/dac/dac2018.bht"}}, "hits": {"@total": "180", "@computed": "180", "@sent": "180", "@first": "0", "hit": [{"@score": "1", "@id": "2160312", "info": {"authors": {"author": [{"@pid": "30/5956-1", "text": "Christian Dietrich 0001"}, {"@pid": "173/8985", "text": "Achim Schmider"}, {"@pid": "221/2884", "text": "Oskar Pusz"}, {"@pid": "64/1540", "text": "Guillermo Pay\u00e1 Vay\u00e1"}, {"@pid": "57/863", "text": "Daniel Lohmann"}]}, "title": "Cross-layer fault-space pruning for hardware-assisted fault injection.", "venue": "DAC", "pages": "79:1-79:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/0001SPVL18", "doi": "10.1145/3195970.3196019", "ee": "https://doi.org/10.1145/3195970.3196019", "url": "https://dblp.org/rec/conf/dac/0001SPVL18"}, "url": "URL#2160312"}, {"@score": "1", "@id": "2160313", "info": {"authors": {"author": [{"@pid": "84/3254-5", "text": "Fei Wu 0005"}, {"@pid": "221/2874", "text": "Jiaona Zhou"}, {"@pid": "198/8114", "text": "Shunzhuo Wang"}, {"@pid": "202/9581", "text": "Yajuan Du"}, {"@pid": "06/4401", "text": "Chengmo Yang"}, {"@pid": "54/2020", "text": "Changsheng Xie"}]}, "title": "FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs.", "venue": "DAC", "pages": "7:1-7:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/0005ZWDYX18", "doi": "10.1145/3195970.3196051", "ee": "https://doi.org/10.1145/3195970.3196051", "url": "https://dblp.org/rec/conf/dac/0005ZWDYX18"}, "url": "URL#2160313"}, {"@score": "1", "@id": "2160314", "info": {"authors": {"author": [{"@pid": "l/ChenLi15", "text": "Chen Li 0015"}, {"@pid": "221/2890", "text": "Andrew Zigerelli"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}, {"@pid": "73/1810-3", "text": "Yang Guo 0003"}]}, "title": "PEP: proactive checkpointing for efficient preemption on GPUs.", "venue": "DAC", "pages": "114:1-114:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/0015ZYG18", "doi": "10.1145/3195970.3196091", "ee": "https://doi.org/10.1145/3195970.3196091", "url": "https://dblp.org/rec/conf/dac/0015ZYG18"}, "url": "URL#2160314"}, {"@score": "1", "@id": "2160315", "info": {"authors": {"author": [{"@pid": "23/10457", "text": "Ali Abbasinasab"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "RAIN: a tool for reliability assessment of interconnect networks - physics to software.", "venue": "DAC", "pages": "133:1-133:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AbbasinasabM18", "doi": "10.1145/3195970.3196099", "ee": "https://doi.org/10.1145/3195970.3196099", "url": "https://dblp.org/rec/conf/dac/AbbasinasabM18"}, "url": "URL#2160315"}, {"@score": "1", "@id": "2160316", "info": {"authors": {"author": [{"@pid": "221/2864", "text": "Anthony Agnesina"}, {"@pid": "221/2824", "text": "Amanvir Sidana"}, {"@pid": "221/2839", "text": "James Yamaguchi"}, {"@pid": "221/2844", "text": "Christian Krutzik"}, {"@pid": "23/3057", "text": "John Carson"}, {"@pid": "221/2888", "text": "Jean Yang-Scharlotta"}, {"@pid": "58/2235", "text": "Sung Kyu Lim"}]}, "title": "A novel 3D DRAM memory cube architecture for space applications.", "venue": "DAC", "pages": "24:1-24:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AgnesinaSYKCYL18", "doi": "10.1145/3195970.3195978", "ee": "https://doi.org/10.1145/3195970.3195978", "url": "https://dblp.org/rec/conf/dac/AgnesinaSYKCYL18"}, "url": "URL#2160316"}, {"@score": "1", "@id": "2160317", "info": {"authors": {"author": [{"@pid": "129/7668", "text": "Vahideh Akhlaghi"}, {"@pid": "22/8296", "text": "Sicun Gao"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee.", "venue": "DAC", "pages": "161:1-161:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AkhlaghiG018", "doi": "10.1145/3195970.3196069", "ee": "https://doi.org/10.1145/3195970.3196069", "url": "https://dblp.org/rec/conf/dac/AkhlaghiG018"}, "url": "URL#2160317"}, {"@score": "1", "@id": "2160318", "info": {"authors": {"author": [{"@pid": "149/0425", "text": "Shaahin Angizi"}, {"@pid": "184/1264", "text": "Zhezhi He"}, {"@pid": "129/1701", "text": "Deliang Fan"}]}, "title": "PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation.", "venue": "DAC", "pages": "162:1-162:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AngiziHF18", "doi": "10.1145/3195970.3196092", "ee": "https://doi.org/10.1145/3195970.3196092", "url": "https://dblp.org/rec/conf/dac/AngiziHF18"}, "url": "URL#2160318"}, {"@score": "1", "@id": "2160319", "info": {"authors": {"author": [{"@pid": "149/0425", "text": "Shaahin Angizi"}, {"@pid": "184/1264", "text": "Zhezhi He"}, {"@pid": "215/3683", "text": "Adnan Siraj Rakin"}, {"@pid": "129/1701", "text": "Deliang Fan"}]}, "title": "CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator.", "venue": "DAC", "pages": "105:1-105:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AngiziHRF18", "doi": "10.1145/3195970.3196009", "ee": "https://doi.org/10.1145/3195970.3196009", "url": "https://dblp.org/rec/conf/dac/AngiziHRF18"}, "url": "URL#2160319"}, {"@score": "1", "@id": "2160320", "info": {"authors": {"author": [{"@pid": "184/4445", "text": "Kangjun Bai"}, {"@pid": "48/5186", "text": "Jialing Li"}, {"@pid": "178/7553", "text": "Kian Hamedani"}, {"@pid": "19/1969-2", "text": "Yang Yi 0002"}]}, "title": "Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology.", "venue": "DAC", "pages": "166:1-166:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BaiLH018", "doi": "10.1145/3195970.3196044", "ee": "https://doi.org/10.1145/3195970.3196044", "url": "https://dblp.org/rec/conf/dac/BaiLH018"}, "url": "URL#2160320"}, {"@score": "1", "@id": "2160321", "info": {"authors": {"author": [{"@pid": "194/0911", "text": "Lennart Bamberg"}, {"@pid": "03/2422-3", "text": "Robert Schmidt 0003"}, {"@pid": "80/3384", "text": "Alberto Garc\u00eda Ortiz"}]}, "title": "Coding approach for low-power 3D interconnects.", "venue": "DAC", "pages": "23:1-23:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BambergSO18", "doi": "10.1145/3195970.3196010", "ee": "https://doi.org/10.1145/3195970.3196010", "url": "https://dblp.org/rec/conf/dac/BambergSO18"}, "url": "URL#2160321"}, {"@score": "1", "@id": "2160322", "info": {"authors": {"author": [{"@pid": "25/2565", "text": "Alessandro Barenghi"}, {"@pid": "80/1811", "text": "Gerardo Pelosi"}]}, "title": "Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features.", "venue": "DAC", "pages": "120:1-120:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BarenghiP18", "doi": "10.1145/3195970.3196112", "ee": "https://doi.org/10.1145/3195970.3196112", "url": "https://dblp.org/rec/conf/dac/BarenghiP18"}, "url": "URL#2160322"}, {"@score": "1", "@id": "2160323", "info": {"authors": {"author": [{"@pid": "89/11235", "text": "Majed Valad Beigi"}, {"@pid": "10/2386", "text": "Gokhan Memik"}]}, "title": "Thermal-aware optimizations of reRAM-based neuromorphic computing systems.", "venue": "DAC", "pages": "39:1-39:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BeigiM18", "doi": "10.1145/3195970.3196128", "ee": "https://doi.org/10.1145/3195970.3196128", "url": "https://dblp.org/rec/conf/dac/BeigiM18"}, "url": "URL#2160323"}, {"@score": "1", "@id": "2160324", "info": {"authors": {"author": [{"@pid": "179/7914", "text": "Song Bian 0001"}, {"@pid": "64/1510", "text": "Masayuki Hiromoto"}, {"@pid": "48/4595", "text": "Takashi Sato"}]}, "title": "DWE: decrypting learning with errors with errors.", "venue": "DAC", "pages": "3:1-3:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BianHS18", "doi": "10.1145/3195970.3196032", "ee": "https://doi.org/10.1145/3195970.3196032", "url": "https://dblp.org/rec/conf/dac/BianHS18"}, "url": "URL#2160324"}, {"@score": "1", "@id": "2160325", "info": {"authors": {"author": [{"@pid": "160/4598", "text": "Marcelo Brandalero"}, {"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "02/7021", "text": "Antonio Carlos Schneider Beck"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}]}, "title": "Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications.", "venue": "DAC", "pages": "160:1-160:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BrandaleroCBS18", "doi": "10.1145/3195970.3195993", "ee": "https://doi.org/10.1145/3195970.3195993", "url": "https://dblp.org/rec/conf/dac/BrandaleroCBS18"}, "url": "URL#2160325"}, {"@score": "1", "@id": "2160326", "info": {"authors": {"author": [{"@pid": "58/3467-3", "text": "Yi Cai 0003"}, {"@pid": "121/1067-1", "text": "Yujun Lin 0001"}, {"@pid": "160/1534", "text": "Lixue Xia"}, {"@pid": "72/2676-3", "text": "Xiaoming Chen 0003"}, {"@pid": "80/806-3", "text": "Song Han 0003"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification.", "venue": "DAC", "pages": "107:1-107:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/CaiLXCH0Y18", "doi": "10.1145/3195970.3196071", "ee": "https://doi.org/10.1145/3195970.3196071", "url": "https://dblp.org/rec/conf/dac/CaiLXCH0Y18"}, "url": "URL#2160326"}, {"@score": "1", "@id": "2160327", "info": {"authors": {"author": [{"@pid": "07/8779", "text": "Xavier Carpent"}, {"@pid": "01/4656", "text": "Karim Eldefrawy"}, {"@pid": "198/1339", "text": "Norrathep Rattanavipanon"}, {"@pid": "s/AhmadRezaSadeghi", "text": "Ahmad-Reza Sadeghi"}, {"@pid": "08/1183", "text": "Gene Tsudik"}]}, "title": "Reconciling remote attestation and safety-critical operation on simple IoT devices.", "venue": "DAC", "pages": "90:1-90:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/CarpentERST18", "doi": "10.1145/3195970.3199853", "ee": "https://doi.org/10.1145/3195970.3199853", "url": "https://dblp.org/rec/conf/dac/CarpentERST18"}, "url": "URL#2160327"}, {"@score": "1", "@id": "2160328", "info": {"authors": {"author": [{"@pid": "141/0659", "text": "Rodrigo Cataldo"}, {"@pid": "139/8339", "text": "Ramon Fernandes"}, {"@pid": "163/4141", "text": "Kevin J. M. Martin"}, {"@pid": "89/8883", "text": "Johanna Sep\u00falveda"}, {"@pid": "00/4529", "text": "Altamiro Amadeu Susin"}, {"@pid": "13/6510", "text": "C\u00e9sar A. M. Marcon"}, {"@pid": "07/493", "text": "Jean-Philippe Diguet"}]}, "title": "Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications.", "venue": "DAC", "pages": "83:1-83:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/CataldoFMSSMD18", "doi": "10.1145/3195970.3196124", "ee": "https://doi.org/10.1145/3195970.3196124", "url": "https://dblp.org/rec/conf/dac/CataldoFMSSMD18"}, "url": "URL#2160328"}, {"@score": "1", "@id": "2160329", "info": {"authors": {"author": [{"@pid": "123/2850", "text": "Hyunsu Chae"}, {"@pid": "18/5332", "text": "Joon-Sung Yang"}]}, "title": "Test cost reduction for X-value elimination by scan slice correlation analysis.", "venue": "DAC", "pages": "78:1-78:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChaeY18", "doi": "10.1145/3195970.3196127", "ee": "https://doi.org/10.1145/3195970.3196127", "url": "https://dblp.org/rec/conf/dac/ChaeY18"}, "url": "URL#2160329"}, {"@score": "1", "@id": "2160330", "info": {"authors": {"author": [{"@pid": "116/4403-1", "text": "Abhishek Chakraborty 0001"}, {"@pid": "40/2246", "text": "Yang Xie"}, {"@pid": "83/1695", "text": "Ankur Srivastava 0001"}]}, "title": "GPU obfuscation: attack and defense strategies.", "venue": "DAC", "pages": "122:1-122:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChakrabortyXS18", "doi": "10.1145/3195970.3196058", "ee": "https://doi.org/10.1145/3195970.3196058", "url": "https://dblp.org/rec/conf/dac/ChakrabortyXS18"}, "url": "URL#2160330"}, {"@score": "1", "@id": "2160331", "info": {"authors": {"author": {"@pid": "26/6969", "text": "Sumanta Chaudhuri"}}, "title": "A security vulnerability analysis of SoCFPGA architectures.", "venue": "DAC", "pages": "139:1-139:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Chaudhuri18", "doi": "10.1145/3195970.3195979", "ee": "https://doi.org/10.1145/3195970.3195979", "url": "https://dblp.org/rec/conf/dac/Chaudhuri18"}, "url": "URL#2160331"}, {"@score": "1", "@id": "2160332", "info": {"authors": {"author": [{"@pid": "155/4842", "text": "Shuo-Han Chen"}, {"@pid": "35/8471", "text": "Tseng-Yi Chen"}, {"@pid": "49/2395", "text": "Yuan-Hao Chang 0001"}, {"@pid": "25/1656", "text": "Hsin-Wen Wei"}, {"@pid": "16/5006", "text": "Wei-Kuan Shih"}]}, "title": "Enabling union page cache to boost file access performance of NVRAM-based storage device.", "venue": "DAC", "pages": "172:1-172:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenCCWS18", "doi": "10.1145/3195970.3196045", "ee": "https://doi.org/10.1145/3195970.3196045", "url": "https://dblp.org/rec/conf/dac/ChenCCWS18"}, "url": "URL#2160332"}, {"@score": "1", "@id": "2160333", "info": {"authors": {"author": [{"@pid": "125/2452", "text": "Chixiao Chen"}, {"@pid": "172/2773", "text": "Huwan Peng"}, {"@pid": "132/8056", "text": "Xindi Liu"}, {"@pid": "06/1501", "text": "Hongwei Ding"}, {"@pid": "30/2759", "text": "C.-J. Richard Shi"}]}, "title": "Exploring the programmability for deep learning processors: from architecture to tensorization.", "venue": "DAC", "pages": "15:1-15:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenPLDS18", "doi": "10.1145/3195970.3196049", "ee": "https://doi.org/10.1145/3195970.3196049", "url": "https://dblp.org/rec/conf/dac/ChenPLDS18"}, "url": "URL#2160333"}, {"@score": "1", "@id": "2160334", "info": {"authors": {"author": [{"@pid": "221/2876", "text": "Xianwei Cheng"}, {"@pid": "50/2082", "text": "Yang Zhao"}, {"@pid": "39/6153-13", "text": "Hui Zhao 0013"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs.", "venue": "DAC", "pages": "84:1-84:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChengZZX18", "doi": "10.1145/3195970.3196087", "ee": "https://doi.org/10.1145/3195970.3196087", "url": "https://dblp.org/rec/conf/dac/ChengZZX18"}, "url": "URL#2160334"}, {"@score": "1", "@id": "2160335", "info": {"authors": {"author": [{"@pid": "07/10926", "text": "S. Alexander Chin"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}]}, "title": "An architecture-agnostic integer linear programming approach to CGRA mapping.", "venue": "DAC", "pages": "128:1-128:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChinA18", "doi": "10.1145/3195970.3195986", "ee": "https://doi.org/10.1145/3195970.3195986", "url": "https://dblp.org/rec/conf/dac/ChinA18"}, "url": "URL#2160335"}, {"@score": "1", "@id": "2160336", "info": {"authors": {"author": [{"@pid": "162/9960", "text": "Sai Vineel Reddy Chittamuru"}, {"@pid": "155/4385", "text": "Ishan G. Thakkar"}, {"@pid": "221/2880", "text": "Varun Bhat"}, {"@pid": "68/2349", "text": "Sudeep Pasricha"}]}, "title": "SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures.", "venue": "DAC", "pages": "81:1-81:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChittamuruTBP18", "doi": "10.1145/3195970.3196118", "ee": "https://doi.org/10.1145/3195970.3196118", "url": "https://dblp.org/rec/conf/dac/ChittamuruTBP18"}, "url": "URL#2160336"}, {"@score": "1", "@id": "2160337", "info": {"authors": {"author": [{"@pid": "55/7010", "text": "Woong Choi"}, {"@pid": "221/2877", "text": "Kwanghyo Jeong"}, {"@pid": "192/8022", "text": "Kyungrak Choi"}, {"@pid": "26/393", "text": "Kyeongho Lee"}, {"@pid": "36/6402-1", "text": "Jongsun Park 0001"}]}, "title": "Content addressable memory based binarized neural network accelerator using time-domain signal processing.", "venue": "DAC", "pages": "138:1-138:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChoiJCL018", "doi": "10.1145/3195970.3196014", "ee": "https://doi.org/10.1145/3195970.3196014", "url": "https://dblp.org/rec/conf/dac/ChoiJCL018"}, "url": "URL#2160337"}, {"@score": "1", "@id": "2160338", "info": {"authors": {"author": [{"@pid": "202/9509", "text": "Yu-Kai Chuang"}, {"@pid": "202/9575", "text": "Kuan-Jung Chen"}, {"@pid": "79/4716", "text": "Kun-Lin Lin"}, {"@pid": "53/8857", "text": "Shao-Yun Fang"}, {"@pid": "13/2692-5", "text": "Bing Li 0005"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}]}, "title": "PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip.", "venue": "DAC", "pages": "151:1-151:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChuangCLFLS18", "doi": "10.1145/3195970.3196093", "ee": "https://doi.org/10.1145/3195970.3196093", "url": "https://dblp.org/rec/conf/dac/ChuangCLFLS18"}, "url": "URL#2160338"}, {"@score": "1", "@id": "2160339", "info": {"authors": {"author": [{"@pid": "49/598", "text": "Mark Clark"}, {"@pid": "59/6384", "text": "Avinash Kodi"}, {"@pid": "11/936", "text": "Razvan C. Bunescu"}, {"@pid": "17/5827", "text": "Ahmed Louri"}]}, "title": "LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs.", "venue": "DAC", "pages": "82:1-82:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ClarkKBL18", "doi": "10.1145/3195970.3196068", "ee": "https://doi.org/10.1145/3195970.3196068", "url": "https://dblp.org/rec/conf/dac/ClarkKBL18"}, "url": "URL#2160339"}, {"@score": "1", "@id": "2160340", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "24/4134-4", "text": "Peng Wei 0004"}, {"@pid": "144/6124", "text": "Cody Hao Yu"}, {"@pid": "21/1048-7", "text": "Peng Zhang 0007"}]}, "title": "Automated accelerator generation and optimization with composable, parallel and pipeline architecture.", "venue": "DAC", "pages": "154:1-154:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/CongWYZ18", "doi": "10.1145/3195970.3195999", "ee": "https://doi.org/10.1145/3195970.3195999", "url": "https://dblp.org/rec/conf/dac/CongWYZ18"}, "url": "URL#2160340"}, {"@score": "1", "@id": "2160341", "info": {"authors": {"author": [{"@pid": "131/5969", "text": "Patrick Cronin"}, {"@pid": "06/4401", "text": "Chengmo Yang"}, {"@pid": "15/2486", "text": "Yongpan Liu"}]}, "title": "A collaborative defense against wear out attacks in non-volatile processors.", "venue": "DAC", "pages": "88:1-88:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/CroninYL18", "doi": "10.1145/3195970.3196825", "ee": "https://doi.org/10.1145/3195970.3196825", "url": "https://dblp.org/rec/conf/dac/CroninYL18"}, "url": "URL#2160341"}, {"@score": "1", "@id": "2160342", "info": {"authors": {"author": [{"@pid": "221/2865", "text": "Ai Quoc Dao"}, {"@pid": "154/3010", "text": "Nian-Ze Lee"}, {"@pid": "160/4176", "text": "Li-Cheng Chen"}, {"@pid": "71/7353", "text": "Mark Po-Hung Lin"}, {"@pid": "13/2622", "text": "Jie-Hong R. Jiang"}, {"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Efficient computation of ECO patch functions.", "venue": "DAC", "pages": "51:1-51:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DaoLCLJMB18", "doi": "10.1145/3195970.3196039", "ee": "https://doi.org/10.1145/3195970.3196039", "url": "https://dblp.org/rec/conf/dac/DaoLCLJMB18"}, "url": "URL#2160342"}, {"@score": "1", "@id": "2160343", "info": {"authors": {"author": [{"@pid": "95/9639", "text": "Anup Das 0001"}, {"@pid": "147/4013", "text": "Hasan Hassan"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "VRL-DRAM: improving DRAM performance via variable refresh latency.", "venue": "DAC", "pages": "171:1-171:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DasHM18", "doi": "10.1145/3195970.3196136", "ee": "https://doi.org/10.1145/3195970.3196136", "url": "https://dblp.org/rec/conf/dac/DasHM18"}, "url": "URL#2160343"}, {"@score": "1", "@id": "2160344", "info": {"authors": {"author": [{"@pid": "218/1094", "text": "Shail Dave"}, {"@pid": "90/3507-1", "text": "Mahesh Balasubramanian 0001"}, {"@pid": "74/1669", "text": "Aviral Shrivastava"}]}, "title": "RAMP: resource-aware mapping for CGRAs.", "venue": "DAC", "pages": "127:1-127:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DaveBS18", "doi": "10.1145/3195970.3196101", "ee": "https://doi.org/10.1145/3195970.3196101", "url": "https://dblp.org/rec/conf/dac/DaveBS18"}, "url": "URL#2160344"}, {"@score": "1", "@id": "2160345", "info": {"authors": {"author": [{"@pid": "09/11365", "text": "Quan Deng"}, {"@pid": "96/1994-1", "text": "Lei Jiang 0001"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "81/3147", "text": "Minxuan Zhang"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "DrAcc: a DRAM based accelerator for accurate CNN inference.", "venue": "DAC", "pages": "168:1-168:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DengJZZY18", "doi": "10.1145/3195970.3196029", "ee": "https://doi.org/10.1145/3195970.3196029", "url": "https://dblp.org/rec/conf/dac/DengJZZY18"}, "url": "URL#2160345"}, {"@score": "1", "@id": "2160346", "info": {"authors": {"author": [{"@pid": "191/8309", "text": "Enrique D\u00edaz"}, {"@pid": "72/8239", "text": "Enrico Mezzetti"}, {"@pid": "118/0818", "text": "Leonidas Kosmidis"}, {"@pid": "97/5544", "text": "Jaume Abella 0001"}, {"@pid": "52/1629", "text": "Francisco J. Cazorla"}]}, "title": "Modelling multicore contention on the AURIXTM TC27x.", "venue": "DAC", "pages": "97:1-97:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DiazMKAC18", "doi": "10.1145/3195970.3196077", "ee": "https://doi.org/10.1145/3195970.3196077", "url": "https://dblp.org/rec/conf/dac/DiazMKAC18"}, "url": "URL#2160346"}, {"@score": "1", "@id": "2160348", "info": {"authors": {"author": [{"@pid": "30/11301", "text": "Marco Donato"}, {"@pid": "135/8203", "text": "Brandon Reagen"}, {"@pid": "174/4187", "text": "Lillian Pentecost"}, {"@pid": "79/8759", "text": "Udit Gupta"}, {"@pid": "30/135", "text": "David Brooks 0001"}, {"@pid": "21/5583", "text": "Gu-Yeon Wei"}]}, "title": "On-chip deep neural network storage with multi-level eNVM.", "venue": "DAC", "pages": "169:1-169:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DonatoRPGBW18", "doi": "10.1145/3195970.3196083", "ee": "https://doi.org/10.1145/3195970.3196083", "url": "https://dblp.org/rec/conf/dac/DonatoRPGBW18"}, "url": "URL#2160348"}, {"@score": "1", "@id": "2160349", "info": {"authors": {"author": [{"@pid": "195/4171", "text": "Juan Escobedo"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph.", "venue": "DAC", "pages": "156:1-156:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/EscobedoL18", "doi": "10.1145/3195970.3196088", "ee": "https://doi.org/10.1145/3195970.3196088", "url": "https://dblp.org/rec/conf/dac/EscobedoL18"}, "url": "URL#2160349"}, {"@score": "1", "@id": "2160350", "info": {"authors": {"author": [{"@pid": "180/3826", "text": "Yuanbo Fan"}, {"@pid": "170/2996", "text": "Tianyu Jia"}, {"@pid": "20/6440-1", "text": "Jie Gu 0001"}, {"@pid": "39/2917", "text": "Simone Campanoni"}, {"@pid": "97/3763", "text": "Russ Joseph"}]}, "title": "Compiler-guided instruction-level clock scheduling for timing speculative processors.", "venue": "DAC", "pages": "40:1-40:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/FanJGCJ18", "doi": "10.1145/3195970.3196013", "ee": "https://doi.org/10.1145/3195970.3196013", "url": "https://dblp.org/rec/conf/dac/FanJGCJ18"}, "url": "URL#2160350"}, {"@score": "1", "@id": "2160351", "info": {"authors": {"author": [{"@pid": "221/2829", "text": "Guan-Qi Fang"}, {"@pid": "69/4825", "text": "Yong Zhong"}, {"@pid": "221/2850", "text": "Yi-Hao Cheng"}, {"@pid": "53/8857", "text": "Shao-Yun Fang"}]}, "title": "Obstacle-avoiding open-net connector with precise shortest distance estimation.", "venue": "DAC", "pages": "46:1-46:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/FangZCF18", "doi": "10.1145/3195970.3196081", "ee": "https://doi.org/10.1145/3195970.3196081", "url": "https://dblp.org/rec/conf/dac/FangZCF18"}, "url": "URL#2160351"}, {"@score": "1", "@id": "2160352", "info": {"authors": {"author": {"@pid": "81/4441", "text": "Zhuo Feng"}}, "title": "Similarity-aware spectral sparsification by edge filtering.", "venue": "DAC", "pages": "152:1-152:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Feng18", "doi": "10.1145/3195970.3196114", "ee": "https://doi.org/10.1145/3195970.3196114", "url": "https://dblp.org/rec/conf/dac/Feng18"}, "url": "URL#2160352"}, {"@score": "1", "@id": "2160353", "info": {"authors": {"author": [{"@pid": "122/2613", "text": "Zhicheng Fu"}, {"@pid": "86/981", "text": "Zhao Wang"}, {"@pid": "119/1700", "text": "Chunhui Guo"}, {"@pid": "01/1844-9", "text": "Zhenyu Zhang 0009"}, {"@pid": "03/6144", "text": "Shangping Ren"}, {"@pid": "67/5282", "text": "Lui Sha"}]}, "title": "IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system.", "venue": "DAC", "pages": "143:1-143:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/FuWGZRS18", "doi": "10.1145/3195970.3196062", "ee": "https://doi.org/10.1145/3195970.3196062", "url": "https://dblp.org/rec/conf/dac/FuWGZRS18"}, "url": "URL#2160353"}, {"@score": "1", "@id": "2160354", "info": {"authors": {"author": [{"@pid": "195/4164", "text": "Hsueh-Chun Fu"}, {"@pid": "72/8189", "text": "Po-Han Wang 0001"}, {"@pid": "03/711", "text": "Chia-Lin Yang"}]}, "title": "Active forwarding: eliminate IOMMU address translation for accelerator-rich architectures.", "venue": "DAC", "pages": "112:1-112:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/FuWY18", "doi": "10.1145/3195970.3195984", "ee": "https://doi.org/10.1145/3195970.3195984", "url": "https://dblp.org/rec/conf/dac/FuWY18"}, "url": "URL#2160354"}, {"@score": "1", "@id": "2160355", "info": {"authors": {"author": [{"@pid": "08/7458-1", "text": "Yiwen Gao 0001"}, {"@pid": "59/2151-1", "text": "Hailong Zhang 0001"}, {"@pid": "89/2506-3", "text": "Wei Cheng 0003"}, {"@pid": "03/4413", "text": "Yongbin Zhou"}, {"@pid": "126/6056", "text": "Yuchen Cao"}]}, "title": "Electro-magnetic analysis of GPU-based AES implementation.", "venue": "DAC", "pages": "121:1-121:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Gao0CZC18", "doi": "10.1145/3195970.3196042", "ee": "https://doi.org/10.1145/3195970.3196042", "url": "https://dblp.org/rec/conf/dac/Gao0CZC18"}, "url": "URL#2160355"}, {"@score": "1", "@id": "2160357", "info": {"authors": {"author": [{"@pid": "221/2842", "text": "Marjan Ghodrati"}, {"@pid": "131/5132", "text": "Bilgiday Yuce"}, {"@pid": "221/2873", "text": "Surabhi Gujar"}, {"@pid": "184/9851", "text": "Chinmay Deshpande"}, {"@pid": "56/838", "text": "Leyla Nazhandali"}, {"@pid": "39/1269", "text": "Patrick Schaumont"}]}, "title": "Inducing local timing fault through EM injection.", "venue": "DAC", "pages": "142:1-142:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GhodratiYGDNS18", "doi": "10.1145/3195970.3196064", "ee": "https://doi.org/10.1145/3195970.3196064", "url": "https://dblp.org/rec/conf/dac/GhodratiYGDNS18"}, "url": "URL#2160357"}, {"@score": "1", "@id": "2160358", "info": {"authors": {"author": [{"@pid": "161/2434", "text": "Mohammad Saber Golanbari"}, {"@pid": "55/3589", "text": "Mehdi Baradaran Tahoori"}]}, "title": "Runtime adjustment of IoT system-on-chips for minimum energy operation.", "venue": "DAC", "pages": "145:1-145:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GolanbariT18", "doi": "10.1145/3195970.3196108", "ee": "https://doi.org/10.1145/3195970.3196108", "url": "https://dblp.org/rec/conf/dac/GolanbariT18"}, "url": "URL#2160358"}, {"@score": "1", "@id": "2160359", "info": {"authors": {"author": [{"@pid": "218/8243", "text": "Haifeng Gu"}, {"@pid": "95/573", "text": "Mingsong Chen"}, {"@pid": "79/1183", "text": "Tongquan Wei"}, {"@pid": "39/2735", "text": "Li Lei"}, {"@pid": "51/1316", "text": "Fei Xie"}]}, "title": "Specification-driven automated conformance checking for virtual prototype and post-silicon designs.", "venue": "DAC", "pages": "93:1-93:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GuCWLX18", "doi": "10.1145/3195970.3196119", "ee": "https://doi.org/10.1145/3195970.3196119", "url": "https://dblp.org/rec/conf/dac/GuCWLX18"}, "url": "URL#2160359"}, {"@score": "1", "@id": "2160360", "info": {"authors": {"author": [{"@pid": "217/2344", "text": "Yunfei Gu"}, {"@pid": "221/2871", "text": "Dengxue Yan"}, {"@pid": "141/0589", "text": "Vaibhav Verma"}, {"@pid": "s/MirceaRStan", "text": "Mircea R. Stan"}, {"@pid": "36/31-1", "text": "Xuan Zhang 0001"}]}, "title": "SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors.", "venue": "DAC", "pages": "41:1-41:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GuYVSZ18", "doi": "10.1145/3195970.3196121", "ee": "https://doi.org/10.1145/3195970.3196121", "url": "https://dblp.org/rec/conf/dac/GuYVSZ18"}, "url": "URL#2160360"}, {"@score": "1", "@id": "2160361", "info": {"authors": {"author": [{"@pid": "164/0841", "text": "Ujjwal Gupta"}, {"@pid": "221/2859", "text": "Manoj Babu"}, {"@pid": "91/7550", "text": "Raid Ayoub"}, {"@pid": "04/5731", "text": "Michael Kishinevsky"}, {"@pid": "13/7355", "text": "Francesco Paterna"}, {"@pid": "63/628", "text": "\u00dcmit Y. Ogras"}]}, "title": "STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm.", "venue": "DAC", "pages": "177:1-177:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GuptaBAKPO18", "doi": "10.1145/3195970.3196122", "ee": "https://doi.org/10.1145/3195970.3196122", "url": "https://dblp.org/rec/conf/dac/GuptaBAKPO18"}, "url": "URL#2160361"}, {"@score": "1", "@id": "2160362", "info": {"authors": {"author": [{"@pid": "166/7011", "text": "Winston Haaswijk"}, {"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "20/3466", "text": "Mathias Soeken"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "SAT based exact synthesis using DAG topology families.", "venue": "DAC", "pages": "53:1-53:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HaaswijkMSM18", "doi": "10.1145/3195970.3196111", "ee": "https://doi.org/10.1145/3195970.3196111", "url": "https://dblp.org/rec/conf/dac/HaaswijkMSM18"}, "url": "URL#2160362"}, {"@score": "1", "@id": "2160363", "info": {"authors": {"author": [{"@pid": "35/1282", "text": "Jian-Jun Han"}, {"@pid": "10/2161", "text": "Wen Cai"}, {"@pid": "64/4129", "text": "Dakai Zhu 0001"}]}, "title": "Resource-aware partitioned scheduling for heterogeneous multicore real-time systems.", "venue": "DAC", "pages": "124:1-124:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HanC018", "doi": "10.1145/3195970.3196103", "ee": "https://doi.org/10.1145/3195970.3196103", "url": "https://dblp.org/rec/conf/dac/HanC018"}, "url": "URL#2160363"}, {"@score": "1", "@id": "2160364", "info": {"authors": {"author": [{"@pid": "80/806-3", "text": "Song Han 0003"}, {"@pid": "d/WJDally", "text": "William J. Dally"}]}, "title": "Bandwidth-efficient deep learning.", "venue": "DAC", "pages": "147:1-147:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HanD18", "doi": "10.1145/3195970.3199847", "ee": "https://doi.org/10.1145/3195970.3199847", "url": "https://dblp.org/rec/conf/dac/HanD18"}, "url": "URL#2160364"}, {"@score": "1", "@id": "2160366", "info": {"authors": {"author": [{"@pid": "170/0113", "text": "Soheil Hashemi"}, {"@pid": "183/6202", "text": "Hokchhay Tann"}, {"@pid": "11/6528", "text": "Sherief Reda"}]}, "title": "BLASYS: approximate logic synthesis using boolean matrix factorization.", "venue": "DAC", "pages": "55:1-55:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HashemiTR18", "doi": "10.1145/3195970.3196001", "ee": "https://doi.org/10.1145/3195970.3196001", "url": "https://dblp.org/rec/conf/dac/HashemiTR18"}, "url": "URL#2160366"}, {"@score": "1", "@id": "2160367", "info": {"authors": {"author": [{"@pid": "87/2401", "text": "Stephan Held"}, {"@pid": "221/2875", "text": "Benjamin Rockel"}]}, "title": "Exact algorithms for delay-bounded steiner arborescences.", "venue": "DAC", "pages": "44:1-44:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HeldR18", "doi": "10.1145/3195970.3196048", "ee": "https://doi.org/10.1145/3195970.3196048", "url": "https://dblp.org/rec/conf/dac/HeldR18"}, "url": "URL#2160367"}, {"@score": "1", "@id": "2160368", "info": {"authors": {"author": [{"@pid": "127/7667", "text": "Gage Hills"}, {"@pid": "176/8062", "text": "Daniel Bankman"}, {"@pid": "156/0852", "text": "Bert Moons"}, {"@pid": "199/6792", "text": "Lita Yang"}, {"@pid": "221/2872", "text": "Jake Hillard"}, {"@pid": "221/2878", "text": "Alex Kahng"}, {"@pid": "221/2837", "text": "Rebecca Park"}, {"@pid": "92/3233", "text": "Marian Verhelst"}, {"@pid": "94/4508", "text": "Boris Murmann"}, {"@pid": "29/10661", "text": "Max M. Shulaker"}, {"@pid": "48/6697", "text": "H.-S. Philip Wong"}, {"@pid": "30/4561", "text": "Subhasish Mitra"}]}, "title": "TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs.", "venue": "DAC", "pages": "74:1-74:10", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HillsBMYHKPVMSW18", "doi": "10.1145/3195970.3196132", "ee": "https://doi.org/10.1145/3195970.3196132", "url": "https://dblp.org/rec/conf/dac/HillsBMYHKPVMSW18"}, "url": "URL#2160368"}, {"@score": "1", "@id": "2160369", "info": {"authors": {"author": [{"@pid": "137/1408", "text": "Chien-Chung Ho"}, {"@pid": "139/2518", "text": "Yung-Chun Li"}, {"@pid": "49/2395", "text": "Yuan-Hao Chang 0001"}, {"@pid": "73/5531", "text": "Yu-Ming Chang"}]}, "title": "Achieving defect-free multilevel 3D flash memories with one-shot program design.", "venue": "DAC", "pages": "118:1-118:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HoLCC18", "doi": "10.1145/3195970.3195982", "ee": "https://doi.org/10.1145/3195970.3195982", "url": "https://dblp.org/rec/conf/dac/HoLCC18"}, "url": "URL#2160369"}, {"@score": "1", "@id": "2160370", "info": {"authors": {"author": [{"@pid": "221/2870", "text": "Kun-Cheng Hsu"}, {"@pid": "130/1387", "text": "Che-Wei Tsao"}, {"@pid": "49/2395", "text": "Yuan-Hao Chang 0001"}, {"@pid": "07/3181", "text": "Tei-Wei Kuo"}, {"@pid": "05/8861", "text": "Yu-Ming Huang"}]}, "title": "Proactive channel adjustment to improve polar code capability for flash storage devices.", "venue": "DAC", "pages": "117:1-117:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HsuTCKH18", "doi": "10.1145/3195970.3196095", "ee": "https://doi.org/10.1145/3195970.3196095", "url": "https://dblp.org/rec/conf/dac/HsuTCKH18"}, "url": "URL#2160370"}, {"@score": "1", "@id": "2160372", "info": {"authors": {"author": [{"@pid": "158/7413", "text": "Hanbin Hu"}, {"@pid": "221/2854", "text": "Qingran Zheng"}, {"@pid": "33/1842", "text": "Ya Wang"}, {"@pid": "83/6353-1", "text": "Peng Li 0001"}]}, "title": "HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits.", "venue": "DAC", "pages": "95:1-95:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuZWL18", "doi": "10.1145/3195970.3196059", "ee": "https://doi.org/10.1145/3195970.3196059", "url": "https://dblp.org/rec/conf/dac/HuZWL18"}, "url": "URL#2160372"}, {"@score": "1", "@id": "2160373", "info": {"authors": {"author": [{"@pid": "184/1257", "text": "Weizhe Hua"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "Reverse engineering convolutional neural networks through side-channel information leaks.", "venue": "DAC", "pages": "4:1-4:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuaZS18", "doi": "10.1145/3195970.3196105", "ee": "https://doi.org/10.1145/3195970.3196105", "url": "https://dblp.org/rec/conf/dac/HuaZS18"}, "url": "URL#2160373"}, {"@score": "1", "@id": "2160374", "info": {"authors": {"author": [{"@pid": "74/2101", "text": "Lin Huang"}, {"@pid": "221/2895", "text": "Youmeng Li"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}, {"@pid": "20/5455", "text": "Jiang Hu"}]}, "title": "Using imprecise computing for improved non-preemptive real-time scheduling.", "venue": "DAC", "pages": "71:1-71:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuangLSH18", "doi": "10.1145/3195970.3196134", "ee": "https://doi.org/10.1145/3195970.3196134", "url": "https://dblp.org/rec/conf/dac/HuangLSH18"}, "url": "URL#2160374"}, {"@score": "1", "@id": "2160375", "info": {"authors": {"author": [{"@pid": "150/6386", "text": "Bo-Yuan Huang 0001"}, {"@pid": "17/149", "text": "Sayak Ray"}, {"@pid": "18/2229", "text": "Aarti Gupta"}, {"@pid": "205/6407", "text": "Jason M. Fung"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware.", "venue": "DAC", "pages": "91:1-91:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuangRGFM18", "doi": "10.1145/3195970.3196055", "ee": "https://doi.org/10.1145/3195970.3196055", "url": "https://dblp.org/rec/conf/dac/HuangRGFM18"}, "url": "URL#2160375"}, {"@score": "1", "@id": "2160376", "info": {"authors": {"author": [{"@pid": "173/9349", "text": "Wenqin Huangfu"}, {"@pid": "91/9920", "text": "Shuangchen Li"}, {"@pid": "49/10052-1", "text": "Xing Hu 0001"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "RADAR: a 3D-reRAM based DNA alignment accelerator architecture.", "venue": "DAC", "pages": "59:1-59:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuangfuLH018", "doi": "10.1145/3195970.3196098", "ee": "https://doi.org/10.1145/3195970.3196098", "url": "https://dblp.org/rec/conf/dac/HuangfuLH018"}, "url": "URL#2160376"}, {"@score": "1", "@id": "2160377", "info": {"authors": {"author": [{"@pid": "154/2953", "text": "Siam U. Hussain"}, {"@pid": "157/9224", "text": "Bita Darvish Rouhani"}, {"@pid": "67/4883-2", "text": "Mohammad Ghasemzadeh 0002"}, {"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}]}, "title": "MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers.", "venue": "DAC", "pages": "33:1-33:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HussainRGK18", "doi": "10.1145/3195970.3196074", "ee": "https://doi.org/10.1145/3195970.3196074", "url": "https://dblp.org/rec/conf/dac/HussainRGK18"}, "url": "URL#2160377"}, {"@score": "1", "@id": "2160378", "info": {"authors": {"author": [{"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "08/359", "text": "Chenyu Huang"}, {"@pid": "199/7131", "text": "Deqian Kong"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "Hierarchical hyperdimensional computing for energy efficient classification.", "venue": "DAC", "pages": "108:1-108:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ImaniHKR18", "doi": "10.1145/3195970.3196060", "ee": "https://doi.org/10.1145/3195970.3196060", "url": "https://dblp.org/rec/conf/dac/ImaniHKR18"}, "url": "URL#2160378"}, {"@score": "1", "@id": "2160379", "info": {"authors": {"author": [{"@pid": "132/6759", "text": "Shubham Jain"}, {"@pid": "48/11468", "text": "Swagath Venkataramani"}, {"@pid": "05/6204", "text": "Vijayalakshmi Srinivasan"}, {"@pid": "97/4140", "text": "Jungwook Choi"}, {"@pid": "77/8002", "text": "Pierce Chuang"}, {"@pid": "45/4122", "text": "Leland Chang"}]}, "title": "Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors.", "venue": "DAC", "pages": "38:1-38:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JainVSCCC18", "doi": "10.1145/3195970.3196012", "ee": "https://doi.org/10.1145/3195970.3196012", "url": "https://dblp.org/rec/conf/dac/JainVSCCC18"}, "url": "URL#2160379"}, {"@score": "1", "@id": "2160380", "info": {"authors": {"author": [{"@pid": "184/7870", "text": "Christine Jakobs"}, {"@pid": "66/4583", "text": "Peter Tr\u00f6ger"}, {"@pid": "05/996-1", "text": "Matthias Werner 0001"}, {"@pid": "130/1360", "text": "Philipp Mundhenk"}, {"@pid": "s/KarstenSchmidt3", "text": "Karsten Schmidt 0003"}]}, "title": "Dynamic vehicle software with AUTOCONT.", "venue": "DAC", "pages": "101:1-101:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JakobsT0MS18", "doi": "10.1145/3195970.3196035", "ee": "https://doi.org/10.1145/3195970.3196035", "url": "https://dblp.org/rec/conf/dac/JakobsT0MS18"}, "url": "URL#2160380"}, {"@score": "1", "@id": "2160381", "info": {"authors": {"author": [{"@pid": "203/5643", "text": "Kaige Jia"}, {"@pid": "177/9028", "text": "Zheyu Liu"}, {"@pid": "43/2782-1", "text": "Qi Wei 0001"}, {"@pid": "34/4515", "text": "Fei Qiao"}, {"@pid": "62/4746", "text": "Xinjun Liu"}, {"@pid": "33/4854", "text": "Yi Yang"}, {"@pid": "64/10445-1", "text": "Hua Fan 0001"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors.", "venue": "DAC", "pages": "12:1-12:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JiaLWQLYFY18", "doi": "10.1145/3195970.3196004", "ee": "https://doi.org/10.1145/3195970.3196004", "url": "https://dblp.org/rec/conf/dac/JiaLWQLYFY18"}, "url": "URL#2160381"}, {"@score": "1", "@id": "2160382", "info": {"authors": {"author": [{"@pid": "168/6430", "text": "Shunning Jiang"}, {"@pid": "46/8269", "text": "Berkin Ilbeyi"}, {"@pid": "20/4601", "text": "Christopher Batten"}]}, "title": "Mamba: closing the performance gap in productive hardware development frameworks.", "venue": "DAC", "pages": "60:1-60:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JiangIB18", "doi": "10.1145/3195970.3196073", "ee": "https://doi.org/10.1145/3195970.3196073", "url": "https://dblp.org/rec/conf/dac/JiangIB18"}, "url": "URL#2160382"}, {"@score": "1", "@id": "2160383", "info": {"authors": {"author": [{"@pid": "221/2825", "text": "Hyeonseok Jung"}, {"@pid": "35/5349", "text": "Hoeseok Yang"}]}, "title": "Context-aware dataflow adaptation technique for low-power multi-core embedded systems.", "venue": "DAC", "pages": "174:1-174:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JungY18", "doi": "10.1145/3195970.3196015", "ee": "https://doi.org/10.1145/3195970.3196015", "url": "https://dblp.org/rec/conf/dac/JungY18"}, "url": "URL#2160383"}, {"@score": "1", "@id": "2160384", "info": {"authors": {"author": {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}}, "title": "Reducing time and effort in IC implementation: a roadmap of challenges and solutions.", "venue": "DAC", "pages": "36:1-36:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Kahng18", "doi": "10.1145/3195970.3199854", "ee": "https://doi.org/10.1145/3195970.3199854", "url": "https://dblp.org/rec/conf/dac/Kahng18"}, "url": "URL#2160384"}, {"@score": "1", "@id": "2160385", "info": {"authors": {"author": [{"@pid": "144/4346", "text": "Anil Kanduri"}, {"@pid": "46/4009", "text": "Antonio Miele"}, {"@pid": "41/923", "text": "Amir M. Rahmani"}, {"@pid": "22/660", "text": "Pasi Liljeberg"}, {"@pid": "b/CristianaBolchini", "text": "Cristiana Bolchini"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}]}, "title": "Approximation-aware coordinated power/performance management for heterogeneous multi-cores.", "venue": "DAC", "pages": "68:1-68:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KanduriMRLBD18", "doi": "10.1145/3195970.3195994", "ee": "https://doi.org/10.1145/3195970.3195994", "url": "https://dblp.org/rec/conf/dac/KanduriMRLBD18"}, "url": "URL#2160385"}, {"@score": "1", "@id": "2160386", "info": {"authors": {"author": [{"@pid": "166/9225", "text": "Jintaek Kang"}, {"@pid": "68/7078", "text": "Kwanghyun Chung"}, {"@pid": "45/4951", "text": "Youngmin Yi"}, {"@pid": "h/SoonhoiHa", "text": "Soonhoi Ha"}]}, "title": "NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks.", "venue": "DAC", "pages": "176:1-176:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KangCYH18", "doi": "10.1145/3195970.3196079", "ee": "https://doi.org/10.1145/3195970.3196079", "url": "https://dblp.org/rec/conf/dac/KangCYH18"}, "url": "URL#2160386"}, {"@score": "1", "@id": "2160388", "info": {"authors": {"author": [{"@pid": "42/10288", "text": "Won-Kyung Kang"}, {"@pid": "82/6218", "text": "Sungjoo Yoo"}]}, "title": "Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD.", "venue": "DAC", "pages": "8:1-8:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KangY18", "doi": "10.1145/3195970.3196034", "ee": "https://doi.org/10.1145/3195970.3196034", "url": "https://dblp.org/rec/conf/dac/KangY18"}, "url": "URL#2160388"}, {"@score": "1", "@id": "2160389", "info": {"authors": {"author": [{"@pid": "174/2066", "text": "Manupa Karunaratne"}, {"@pid": "70/1533-2", "text": "Cheng Tan 0002"}, {"@pid": "202/9658", "text": "Aditi Kulkarni Mohite"}, {"@pid": "22/5985", "text": "Tulika Mitra"}, {"@pid": "86/2160", "text": "Li-Shiuan Peh"}]}, "title": "Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs.", "venue": "DAC", "pages": "129:1-129:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KarunaratneTMMP18", "doi": "10.1145/3195970.3196027", "ee": "https://doi.org/10.1145/3195970.3196027", "url": "https://dblp.org/rec/conf/dac/KarunaratneTMMP18"}, "url": "URL#2160389"}, {"@score": "1", "@id": "2160390", "info": {"authors": {"author": [{"@pid": "29/3580", "text": "Brucek Khailany"}, {"@pid": "221/2887", "text": "Evgeni Khmer"}, {"@pid": "76/10051", "text": "Rangharajan Venkatesan"}, {"@pid": "52/10063", "text": "Jason Clemons"}, {"@pid": "73/2231", "text": "Joel S. Emer"}, {"@pid": "85/9849", "text": "Matthew Fojtik"}, {"@pid": "13/11177", "text": "Alicia Klinefelter"}, {"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "28/3818", "text": "Nathaniel Ross Pinckney"}, {"@pid": "133/9941", "text": "Yakun Sophia Shao"}, {"@pid": "39/7863", "text": "Shreesha Srinath"}, {"@pid": "131/5123", "text": "Christopher Torng"}, {"@pid": "135/8437", "text": "Sam Likun Xi"}, {"@pid": "342/9534-2", "text": "Yanqing Zhang 0002"}, {"@pid": "125/7922", "text": "Brian Zimmer"}]}, "title": "A modular digital VLSI flow for high-productivity SoC design.", "venue": "DAC", "pages": "72:1-72:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KhailanyKVCEFKP18", "doi": "10.1145/3195970.3199846", "ee": "https://doi.org/10.1145/3195970.3199846", "url": "https://dblp.org/rec/conf/dac/KhailanyKVCEFKP18"}, "url": "URL#2160390"}, {"@score": "1", "@id": "2160391", "info": {"authors": {"author": [{"@pid": "129/2048", "text": "Heba Khdr"}, {"@pid": "94/10663", "text": "Hussam Amrouch"}, {"@pid": "h/JorgHenkel", "text": "J\u00f6rg Henkel"}]}, "title": "Aging-constrained performance optimization for multi cores.", "venue": "DAC", "pages": "63:1-63:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KhdrAH18", "doi": "10.1145/3195970.3195985", "ee": "https://doi.org/10.1145/3195970.3195985", "url": "https://dblp.org/rec/conf/dac/KhdrAH18"}, "url": "URL#2160391"}, {"@score": "1", "@id": "2160392", "info": {"authors": {"author": [{"@pid": "76/2864-1", "text": "Younghyun Kim 0001"}, {"@pid": "49/8558", "text": "Yongwoo Lee"}]}, "title": "CamPUF: physically unclonable function based on CMOS image sensor fixed pattern noise.", "venue": "DAC", "pages": "66:1-66:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KimL18", "doi": "10.1145/3195970.3196005", "ee": "https://doi.org/10.1145/3195970.3196005", "url": "https://dblp.org/rec/conf/dac/KimL18"}, "url": "URL#2160392"}, {"@score": "1", "@id": "2160393", "info": {"authors": {"author": [{"@pid": "207/7222", "text": "Seonbong Kim"}, {"@pid": "18/5332", "text": "Joon-Sung Yang"}]}, "title": "Optimized I/O determinism for emerging NVM-based NVMe SSD in an enterprise system.", "venue": "DAC", "pages": "56:1-56:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KimY18", "doi": "10.1145/3195970.3196085", "ee": "https://doi.org/10.1145/3195970.3196085", "url": "https://dblp.org/rec/conf/dac/KimY18"}, "url": "URL#2160393"}, {"@score": "1", "@id": "2160394", "info": {"authors": {"author": [{"@pid": "189/5659", "text": "Dmitrii Kirov"}, {"@pid": "75/1989-2", "text": "Pierluigi Nuzzo 0002"}, {"@pid": "55/2279", "text": "Roberto Passerone"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Optimized selection of wireless network topologies and components via efficient pruning of feasible paths.", "venue": "DAC", "pages": "179:1-179:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KirovNPS18", "doi": "10.1145/3195970.3196086", "ee": "https://doi.org/10.1145/3195970.3196086", "url": "https://dblp.org/rec/conf/dac/KirovNPS18"}, "url": "URL#2160394"}, {"@score": "1", "@id": "2160395", "info": {"authors": {"author": [{"@pid": "163/3575", "text": "Bon Woong Ku"}, {"@pid": "97/2274-28", "text": "Yu Liu 0028"}, {"@pid": "169/6253", "text": "Yingyezhe Jin"}, {"@pid": "135/8141", "text": "Sandeep Kumar Samal"}, {"@pid": "83/6353-1", "text": "Peng Li 0001"}, {"@pid": "58/2235", "text": "Sung Kyu Lim"}]}, "title": "Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor.", "venue": "DAC", "pages": "165:1-165:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KuLJSLL18", "doi": "10.1145/3195970.3196024", "ee": "https://doi.org/10.1145/3195970.3196024", "url": "https://dblp.org/rec/conf/dac/KuLJSLL18"}, "url": "URL#2160395"}, {"@score": "1", "@id": "2160396", "info": {"authors": {"author": [{"@pid": "124/7065", "text": "Kiseok Kwon"}, {"@pid": "218/5800", "text": "Alon Amid"}, {"@pid": "150/6303", "text": "Amir Gholami"}, {"@pid": "130/1371", "text": "Bichen Wu"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}]}, "title": "Co-design of deep neural nets and neural net accelerators for embedded vision applications.", "venue": "DAC", "pages": "148:1-148:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KwonAGWAK18", "doi": "10.1145/3195970.3199849", "ee": "https://doi.org/10.1145/3195970.3199849", "url": "https://dblp.org/rec/conf/dac/KwonAGWAK18"}, "url": "URL#2160396"}, {"@score": "1", "@id": "2160397", "info": {"authors": {"author": [{"@pid": "130/9723", "text": "Donghyun Kwon"}, {"@pid": "207/0530", "text": "Kuenwhee Oh"}, {"@pid": "221/2856", "text": "Junmo Park"}, {"@pid": "221/2886", "text": "Seungyong Yang"}, {"@pid": "130/9710", "text": "Yeongpil Cho"}, {"@pid": "17/6702", "text": "Brent ByungHoon Kang"}, {"@pid": "65/3751", "text": "Yunheung Paek"}]}, "title": "Hypernel: a hardware-assisted framework for kernel protection without nested paging.", "venue": "DAC", "pages": "34:1-34:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KwonOPYCKP18", "doi": "10.1145/3195970.3196061", "ee": "https://doi.org/10.1145/3195970.3196061", "url": "https://dblp.org/rec/conf/dac/KwonOPYCKP18"}, "url": "URL#2160397"}, {"@score": "1", "@id": "2160398", "info": {"authors": {"author": [{"@pid": "90/7312", "text": "Haocheng Li"}, {"@pid": "34/8884", "text": "Wing-Kai Chow"}, {"@pid": "163/2323", "text": "Gengjie Chen"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}]}, "title": "Routability-driven and fence-aware legalization for mixed-cell-height circuits.", "venue": "DAC", "pages": "150:1-150:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiCCYY18", "doi": "10.1145/3195970.3196107", "ee": "https://doi.org/10.1145/3195970.3196107", "url": "https://dblp.org/rec/conf/dac/LiCCYY18"}, "url": "URL#2160398"}, {"@score": "1", "@id": "2160399", "info": {"authors": {"author": [{"@pid": "195/4170", "text": "Shiqi Lian"}, {"@pid": "32/2695-1", "text": "Yinhe Han 0001"}, {"@pid": "72/2676-3", "text": "Xiaoming Chen 0003"}, {"@pid": "94/3104-1", "text": "Ying Wang 0001"}, {"@pid": "52/9108", "text": "Hang Xiao"}]}, "title": "Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment.", "venue": "DAC", "pages": "109:1-109:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LianHCWX18", "doi": "10.1145/3195970.3196020", "ee": "https://doi.org/10.1145/3195970.3196020", "url": "https://dblp.org/rec/conf/dac/LianHCWX18"}, "url": "URL#2160399"}, {"@score": "1", "@id": "2160400", "info": {"authors": {"author": [{"@pid": "84/7813", "text": "Han-Yi Lin"}, {"@pid": "46/8795", "text": "Chia-Chun Hung"}, {"@pid": "73/4832", "text": "Pi-Cheng Hsiu"}, {"@pid": "07/3181", "text": "Tei-Wei Kuo"}]}, "title": "Duet: an OLED &amp; GPU co-management scheme for dynamic resolution adaptation.", "venue": "DAC", "pages": "126:1-126:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LinHHK18", "doi": "10.1145/3195970.3196031", "ee": "https://doi.org/10.1145/3195970.3196031", "url": "https://dblp.org/rec/conf/dac/LinHHK18"}, "url": "URL#2160400"}, {"@score": "1", "@id": "2160401", "info": {"authors": {"author": [{"@pid": "177/5557", "text": "Xinhan Lin"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "161/0248", "text": "Fengbin Tu"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "87/9032", "text": "Xiangyu Li"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA.", "venue": "DAC", "pages": "16:1-16:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LinYTLLW18", "doi": "10.1145/3195970.3196067", "ee": "https://doi.org/10.1145/3195970.3196067", "url": "https://dblp.org/rec/conf/dac/LinYTLLW18"}, "url": "URL#2160401"}, {"@score": "1", "@id": "2160403", "info": {"authors": {"author": [{"@pid": "15/6010", "text": "Fuqiang Liu"}, {"@pid": "151/4584", "text": "Chenchen Liu"}]}, "title": "Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks.", "venue": "DAC", "pages": "104:1-104:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuL18", "doi": "10.1145/3195970.3196131", "ee": "https://doi.org/10.1145/3195970.3196131", "url": "https://dblp.org/rec/conf/dac/LiuL18"}, "url": "URL#2160403"}, {"@score": "1", "@id": "2160404", "info": {"authors": {"author": [{"@pid": "34/3258", "text": "Chunfeng Liu"}, {"@pid": "13/2692-5", "text": "Bing Li 0005"}, {"@pid": "63/4181", "text": "Tsung-Yi Ho"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}]}, "title": "Design-for-testability for continuous-flow microfluidic biochips.", "venue": "DAC", "pages": "164:1-164:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuLHCS18", "doi": "10.1145/3195970.3196025", "ee": "https://doi.org/10.1145/3195970.3196025", "url": "https://dblp.org/rec/conf/dac/LiuLHCS18"}, "url": "URL#2160404"}, {"@score": "1", "@id": "2160405", "info": {"authors": {"author": [{"@pid": "182/3820", "text": "Zihao Liu"}, {"@pid": "43/656-23", "text": "Tao Liu 0023"}, {"@pid": "70/11466", "text": "Wujie Wen"}, {"@pid": "96/1994-1", "text": "Lei Jiang 0001"}, {"@pid": "37/5126-1", "text": "Jie Xu 0001"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "53/5678", "text": "Gang Quan"}]}, "title": "DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework.", "venue": "DAC", "pages": "18:1-18:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuLWJXWQ18", "doi": "10.1145/3195970.3196022", "ee": "https://doi.org/10.1145/3195970.3196022", "url": "https://dblp.org/rec/conf/dac/LiuLWJXWQ18"}, "url": "URL#2160405"}, {"@score": "1", "@id": "2160406", "info": {"authors": {"author": [{"@pid": "42/469-5", "text": "Rui Liu 0005"}, {"@pid": "214/9871", "text": "Xiaochen Peng"}, {"@pid": "23/7764", "text": "Xiaoyu Sun"}, {"@pid": "176/6156", "text": "Win-San Khwa"}, {"@pid": "216/3686", "text": "Xin Si"}, {"@pid": "216/3315", "text": "Jia-Jing Chen"}, {"@pid": "216/3900", "text": "Jia-Fang Li"}, {"@pid": "89/6934", "text": "Meng-Fan Chang"}, {"@pid": "60/11358", "text": "Shimeng Yu"}]}, "title": "Parallelizing SRAM arrays with customized bit-cell for binary neural networks.", "venue": "DAC", "pages": "21:1-21:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuPSKSCLCY18", "doi": "10.1145/3195970.3196089", "ee": "https://doi.org/10.1145/3195970.3196089", "url": "https://dblp.org/rec/conf/dac/LiuPSKSCLCY18"}, "url": "URL#2160406"}, {"@score": "1", "@id": "2160407", "info": {"authors": {"author": [{"@pid": "181/2755-2", "text": "Derong Liu 0002"}, {"@pid": "75/6680-3", "text": "Zheng Zhao 0003"}, {"@pid": "w/ZhengWang36", "text": "Zheng Wang 0036"}, {"@pid": "212/7473", "text": "Zhoufeng Ying"}, {"@pid": "53/4318", "text": "Ray T. Chen"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "OPERON: optical-electrical power-efficient route synthesis for on-chip signals.", "venue": "DAC", "pages": "75:1-75:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuZWYCP18", "doi": "10.1145/3195970.3196084", "ee": "https://doi.org/10.1145/3195970.3196084", "url": "https://dblp.org/rec/conf/dac/LiuZWYCP18"}, "url": "URL#2160407"}, {"@score": "1", "@id": "2160408", "info": {"authors": {"author": [{"@pid": "202/5928", "text": "Liqiang Lu"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}]}, "title": "SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs.", "venue": "DAC", "pages": "135:1-135:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Lu018", "doi": "10.1145/3195970.3196120", "ee": "https://doi.org/10.1145/3195970.3196120", "url": "https://dblp.org/rec/conf/dac/Lu018"}, "url": "URL#2160408"}, {"@score": "1", "@id": "2160409", "info": {"authors": {"author": [{"@pid": "63/3960", "text": "Yu-Sheng Lu"}, {"@pid": "02/1806", "text": "Yu-Hsuan Chang"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "WB-trees: a meshed tree representation for FinFET analog layout designs.", "venue": "DAC", "pages": "9:1-9:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LuCC18", "doi": "10.1145/3195970.3196137", "ee": "https://doi.org/10.1145/3195970.3196137", "url": "https://dblp.org/rec/conf/dac/LuCC18"}, "url": "URL#2160409"}, {"@score": "1", "@id": "2160410", "info": {"authors": {"author": [{"@pid": "170/0142", "text": "Chien-Pang Lu"}, {"@pid": "96/1943", "text": "Iris Hui-Ru Jiang"}]}, "title": "COSAT: congestion, obstacle, and slew aware tree construction for multiple power domain design.", "venue": "DAC", "pages": "47:1-47:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LuJ18", "doi": "10.1145/3195970.3196016", "ee": "https://doi.org/10.1145/3195970.3196016", "url": "https://dblp.org/rec/conf/dac/LuJ18"}, "url": "URL#2160410"}, {"@score": "1", "@id": "2160411", "info": {"authors": {"author": [{"@pid": "219/5252", "text": "Shaoheng Luo"}, {"@pid": "05/853", "text": "Cheng Zhuo"}, {"@pid": "96/4884", "text": "Houle Gan"}]}, "title": "Noise-aware DVFS transition sequence optimization for battery-powered IoT devices.", "venue": "DAC", "pages": "27:1-27:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LuoZG18", "doi": "10.1145/3195970.3196080", "ee": "https://doi.org/10.1145/3195970.3196080", "url": "https://dblp.org/rec/conf/dac/LuoZG18"}, "url": "URL#2160411"}, {"@score": "1", "@id": "2160412", "info": {"authors": {"author": [{"@pid": "219/4148", "text": "Wenlong Lyu"}, {"@pid": "29/3081-1", "text": "Fan Yang 0001"}, {"@pid": "79/6099", "text": "Changhao Yan"}, {"@pid": "73/6801", "text": "Dian Zhou"}, {"@pid": "58/5418-1", "text": "Xuan Zeng 0001"}]}, "title": "Multi-objective bayesian optimization for analog/RF circuit synthesis.", "venue": "DAC", "pages": "11:1-11:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Lyu0YZ018", "doi": "10.1145/3195970.3196078", "ee": "https://doi.org/10.1145/3195970.3196078", "url": "https://dblp.org/rec/conf/dac/Lyu0YZ018"}, "url": "URL#2160412"}, {"@score": "1", "@id": "2160413", "info": {"authors": {"author": [{"@pid": "173/4171", "text": "Mohammad Reza Mahmoodi"}, {"@pid": "39/6944", "text": "Dmitri B. Strukov"}]}, "title": "An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology.", "venue": "DAC", "pages": "22:1-22:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MahmoodiS18", "doi": "10.1145/3195970.3195989", "ee": "https://doi.org/10.1145/3195970.3195989", "url": "https://dblp.org/rec/conf/dac/MahmoodiS18"}, "url": "URL#2160413"}, {"@score": "1", "@id": "2160414", "info": {"authors": {"author": [{"@pid": "202/9667", "text": "Mohammadreza Mehrabian"}, {"@pid": "188/1227", "text": "Mohammad Khayatian"}, {"@pid": "221/2855", "text": "Ahmed Mousa"}, {"@pid": "74/1669", "text": "Aviral Shrivastava"}, {"@pid": "89/10385", "text": "Ya-Shian Li-Baboud"}, {"@pid": "46/6423", "text": "Patricia Derler"}, {"@pid": "98/466", "text": "Edward R. Griffor"}, {"@pid": "86/356", "text": "Hugo A. Andrade"}, {"@pid": "175/4652", "text": "Marc Weiss"}, {"@pid": "28/9565", "text": "John C. Eidson"}, {"@pid": "05/10385", "text": "Dhananjay M. Anand"}]}, "title": "An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems.", "venue": "DAC", "pages": "144:1-144:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MehrabianKMSLDG18", "doi": "10.1145/3195970.3196130", "ee": "https://doi.org/10.1145/3195970.3196130", "url": "https://dblp.org/rec/conf/dac/MehrabianKMSLDG18"}, "url": "URL#2160414"}, {"@score": "1", "@id": "2160415", "info": {"authors": {"author": [{"@pid": "05/617", "text": "Markus Miettinen"}, {"@pid": "153/5738", "text": "Thien Duc Nguyen"}, {"@pid": "s/AhmadRezaSadeghi", "text": "Ahmad-Reza Sadeghi"}, {"@pid": "39/2508", "text": "N. Asokan"}]}, "title": "Revisiting context-based authentication in IoT.", "venue": "DAC", "pages": "32:1-32:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MiettinenNSA18", "doi": "10.1145/3195970.3196106", "ee": "https://doi.org/10.1145/3195970.3196106", "url": "https://dblp.org/rec/conf/dac/MiettinenNSA18"}, "url": "URL#2160415"}, {"@score": "1", "@id": "2160416", "info": {"authors": {"author": [{"@pid": "159/8510", "text": "Suzana Milutinovic"}, {"@pid": "97/5544", "text": "Jaume Abella 0001"}, {"@pid": "72/8239", "text": "Enrico Mezzetti"}, {"@pid": "52/1629", "text": "Francisco J. Cazorla"}]}, "title": "Measurement-based cache representativeness on multipath programs.", "venue": "DAC", "pages": "123:1-123:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MilutinovicAMC18", "doi": "10.1145/3195970.3196075", "ee": "https://doi.org/10.1145/3195970.3196075", "url": "https://dblp.org/rec/conf/dac/MilutinovicAMC18"}, "url": "URL#2160416"}, {"@score": "1", "@id": "2160417", "info": {"authors": {"author": [{"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "154/3017", "text": "Ana Petkovska"}, {"@pid": "20/3466", "text": "Mathias Soeken"}, {"@pid": "129/7719", "text": "Luca G. Amar\u00f9"}, {"@pid": "05/968", "text": "Antun Domic"}]}, "title": "Canonical computation without canonical representation.", "venue": "DAC", "pages": "52:1-52:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MishchenkoBPSAD18", "doi": "10.1145/3195970.3196006", "ee": "https://doi.org/10.1145/3195970.3196006", "url": "https://dblp.org/rec/conf/dac/MishchenkoBPSAD18"}, "url": "URL#2160417"}, {"@score": "1", "@id": "2160418", "info": {"authors": {"author": [{"@pid": "221/2868", "text": "Veni Mohan"}, {"@pid": "221/2840", "text": "Akhilesh Iyer"}, {"@pid": "47/7358", "text": "John Sartori"}]}, "title": "Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems.", "venue": "DAC", "pages": "42:1-42:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MohanIS18", "doi": "10.1145/3195970.3196046", "ee": "https://doi.org/10.1145/3195970.3196046", "url": "https://dblp.org/rec/conf/dac/MohanIS18"}, "url": "URL#2160418"}, {"@score": "1", "@id": "2160419", "info": {"authors": {"author": [{"@pid": "221/2846", "text": "Fabio Montagna"}, {"@pid": "48/9350", "text": "Abbas Rahimi"}, {"@pid": "151/0028", "text": "Simone Benatti"}, {"@pid": "43/2815", "text": "Davide Rossi"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}]}, "title": "PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform.", "venue": "DAC", "pages": "111:1-111:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MontagnaRBRB18", "doi": "10.1145/3195970.3196096", "ee": "https://doi.org/10.1145/3195970.3196096", "url": "https://dblp.org/rec/conf/dac/MontagnaRBRB18"}, "url": "URL#2160419"}, {"@score": "1", "@id": "2160420", "info": {"authors": {"author": [{"@pid": "168/2772", "text": "Mischa M\u00f6stl"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "Cross-layer dependency analysis with timing dependence graphs.", "venue": "DAC", "pages": "99:1-99:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MostlE18", "doi": "10.1145/3195970.3196018", "ee": "https://doi.org/10.1145/3195970.3196018", "url": "https://dblp.org/rec/conf/dac/MostlE18"}, "url": "URL#2160420"}, {"@score": "1", "@id": "2160421", "info": {"authors": {"author": [{"@pid": "184/0442", "text": "Artur Mrowca"}, {"@pid": "131/4769", "text": "Thomas Pramsohler"}, {"@pid": "96/4490", "text": "Sebastian Steinhorst"}, {"@pid": "13/1196", "text": "Uwe Baumgarten"}]}, "title": "Automated interpretation and reduction of in-vehicle network traces at a large scale.", "venue": "DAC", "pages": "102:1-102:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MrowcaPSB18", "doi": "10.1145/3195970.3196000", "ee": "https://doi.org/10.1145/3195970.3196000", "url": "https://dblp.org/rec/conf/dac/MrowcaPSB18"}, "url": "URL#2160421"}, {"@score": "1", "@id": "2160422", "info": {"authors": {"author": [{"@pid": "175/8574", "text": "Burhan Ahmad Mudassar"}, {"@pid": "168/6308", "text": "Jong Hwan Ko"}, {"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}]}, "title": "Edge-cloud collaborative processing for intelligent internet of things: a case study on smart surveillance.", "venue": "DAC", "pages": "146:1-146:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MudassarKM18", "doi": "10.1145/3195970.3196036", "ee": "https://doi.org/10.1145/3195970.3196036", "url": "https://dblp.org/rec/conf/dac/MudassarKM18"}, "url": "URL#2160422"}, {"@score": "1", "@id": "2160423", "info": {"authors": {"author": [{"@pid": "156/5565", "text": "Peter Munk"}, {"@pid": "59/8167", "text": "Andreas Abele"}, {"@pid": "56/3704", "text": "Eike Thaden"}, {"@pid": "117/2141", "text": "Arne Nordmann"}, {"@pid": "191/9332", "text": "Rakshith Amarnath"}, {"@pid": "195/3809", "text": "Markus Schweizer"}, {"@pid": "84/4020-1", "text": "Simon Burton 0001"}]}, "title": "Semi-automatic safety analysis and optimization.", "venue": "DAC", "pages": "29:1-29:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MunkATNASB18", "doi": "10.1145/3195970.3199857", "ee": "https://doi.org/10.1145/3195970.3199857", "url": "https://dblp.org/rec/conf/dac/MunkATNASB18"}, "url": "URL#2160423"}, {"@score": "1", "@id": "2160424", "info": {"authors": {"author": [{"@pid": "153/0959", "text": "Johannes Obermaier"}, {"@pid": "120/1045", "text": "Vincent Immler"}, {"@pid": "118/1329", "text": "Matthias Hiller"}, {"@pid": "89/4621", "text": "Georg Sigl"}]}, "title": "A measurement system for capacitive PUF-based security enclosures.", "venue": "DAC", "pages": "64:1-64:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ObermaierIHS18", "doi": "10.1145/3195970.3195976", "ee": "https://doi.org/10.1145/3195970.3195976", "url": "https://dblp.org/rec/conf/dac/ObermaierIHS18"}, "url": "URL#2160424"}, {"@score": "1", "@id": "2160425", "info": {"authors": {"author": [{"@pid": "197/9584", "text": "Geraldo F. Oliveira"}, {"@pid": "221/2862", "text": "Larissa Rozales Gon\u00e7alves"}, {"@pid": "160/4598", "text": "Marcelo Brandalero"}, {"@pid": "02/7021", "text": "Antonio Carlos Schneider Beck"}, {"@pid": "25/5214", "text": "Luigi Carro"}]}, "title": "Employing classification-based algorithms for general-purpose approximate computing.", "venue": "DAC", "pages": "70:1-70:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/OliveiraGBBC18", "doi": "10.1145/3195970.3196043", "ee": "https://doi.org/10.1145/3195970.3196043", "url": "https://dblp.org/rec/conf/dac/OliveiraGBBC18"}, "url": "URL#2160425"}, {"@score": "1", "@id": "2160426", "info": {"authors": {"author": [{"@pid": "15/9843", "text": "Debjit Pal"}, {"@pid": "52/4917", "text": "Abhishek Sharma"}, {"@pid": "61/14", "text": "Sandip Ray"}, {"@pid": "62/5366", "text": "Flavio M. de Paula"}, {"@pid": "70/5718", "text": "Shobha Vasudevan"}]}, "title": "Application level hardware tracing for scaling post-silicon debug.", "venue": "DAC", "pages": "92:1-92:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PalSRPV18", "doi": "10.1145/3195970.3195992", "ee": "https://doi.org/10.1145/3195970.3195992", "url": "https://dblp.org/rec/conf/dac/PalSRPV18"}, "url": "URL#2160426"}, {"@score": "1", "@id": "2160427", "info": {"authors": {"author": [{"@pid": "158/0880", "text": "Poovaiah M. Palangappa"}, {"@pid": "31/26", "text": "Kartik Mohanram"}]}, "title": "CASTLE: compression architecture for secure low latency, low energy, high endurance NVMs.", "venue": "DAC", "pages": "87:1-87:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PalangappaM18", "doi": "10.1145/3195970.3196007", "ee": "https://doi.org/10.1145/3195970.3196007", "url": "https://dblp.org/rec/conf/dac/PalangappaM18"}, "url": "URL#2160427"}, {"@score": "1", "@id": "2160428", "info": {"authors": {"author": [{"@pid": "218/1492", "text": "Daekyu Park"}, {"@pid": "28/11197", "text": "Donghyun Kang"}, {"@pid": "52/3479", "text": "Young Ik Eom"}]}, "title": "OFTL: ordering-aware FTL for maximizing performance of the journaling file system.", "venue": "DAC", "pages": "5:1-5:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ParkKE18", "doi": "10.1145/3195970.3196082", "ee": "https://doi.org/10.1145/3195970.3196082", "url": "https://dblp.org/rec/conf/dac/ParkKE18"}, "url": "URL#2160428"}, {"@score": "1", "@id": "2160429", "info": {"authors": {"author": [{"@pid": "34/10557", "text": "Jungmin Park"}, {"@pid": "15/1040", "text": "Xiaolin Xu"}, {"@pid": "34/756", "text": "Yier Jin"}, {"@pid": "02/8217", "text": "Domenic Forte"}, {"@pid": "t/MohammadTehranipoor", "text": "Mark M. Tehranipoor"}]}, "title": "Power-based side-channel instruction-level disassembler.", "venue": "DAC", "pages": "119:1-119:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ParkXJFT18", "doi": "10.1145/3195970.3196094", "ee": "https://doi.org/10.1145/3195970.3196094", "url": "https://dblp.org/rec/conf/dac/ParkXJFT18"}, "url": "URL#2160429"}, {"@score": "1", "@id": "2160430", "info": {"authors": {"author": [{"@pid": "142/3196", "text": "Anuj Pathania"}, {"@pid": "129/2048", "text": "Heba Khdr"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}, {"@pid": "22/5985", "text": "Tulika Mitra"}, {"@pid": "h/JorgHenkel", "text": "J\u00f6rg Henkel"}]}, "title": "QoS-aware stochastic power management for many-cores.", "venue": "DAC", "pages": "69:1-69:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PathaniaK0MH18", "doi": "10.1145/3195970.3196097", "ee": "https://doi.org/10.1145/3195970.3196097", "url": "https://dblp.org/rec/conf/dac/PathaniaK0MH18"}, "url": "URL#2160430"}, {"@score": "1", "@id": "2160431", "info": {"authors": {"author": [{"@pid": "199/8092", "text": "Satwik Patnaik"}, {"@pid": "14/9264", "text": "Mohammed Ashraf"}, {"@pid": "94/9547", "text": "Johann Knechtel"}, {"@pid": "13/3403", "text": "Ozgur Sinanoglu"}]}, "title": "Raise your game for split manufacturing: restoring the true functionality through BEOL.", "venue": "DAC", "pages": "140:1-140:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PatnaikAKS18", "doi": "10.1145/3195970.3196100", "ee": "https://doi.org/10.1145/3195970.3196100", "url": "https://dblp.org/rec/conf/dac/PatnaikAKS18"}, "url": "URL#2160431"}, {"@score": "1", "@id": "2160432", "info": {"authors": {"author": [{"@pid": "221/2893", "text": "Abhishek Patyal"}, {"@pid": "51/265", "text": "Po-Cheng Pan"}, {"@pid": "233/5529", "text": "K. A. Asha"}, {"@pid": "70/3994", "text": "Hung-Ming Chen"}, {"@pid": "201/5754", "text": "Hao-Yu Chi"}, {"@pid": "74/3882", "text": "Chien-Nan Liu"}]}, "title": "Analog placement with current flow and symmetry constraints using PCP-SP.", "venue": "DAC", "pages": "10:1-10:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PatyalPACCL18", "doi": "10.1145/3195970.3195990", "ee": "https://doi.org/10.1145/3195970.3195990", "url": "https://dblp.org/rec/conf/dac/PatyalPACCL18"}, "url": "URL#2160432"}, {"@score": "1", "@id": "2160433", "info": {"authors": {"author": [{"@pid": "190/7511", "text": "Fulin Peng"}, {"@pid": "79/6099", "text": "Changhao Yan"}, {"@pid": "53/7450", "text": "Chunyang Feng"}, {"@pid": "221/2860", "text": "Jianquan Zheng"}, {"@pid": "15/8083", "text": "Sheng-Guo Wang"}, {"@pid": "73/6801", "text": "Dian Zhou"}, {"@pid": "58/5418-1", "text": "Xuan Zeng 0001"}]}, "title": "A general graph based pessimism reduction framework for design optimization of timing closure.", "venue": "DAC", "pages": "25:1-25:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PengYFZWZ018", "doi": "10.1145/3195970.3195973", "ee": "https://doi.org/10.1145/3195970.3195973", "url": "https://dblp.org/rec/conf/dac/PengYFZWZ018"}, "url": "URL#2160433"}, {"@score": "1", "@id": "2160434", "info": {"authors": {"author": [{"@pid": "28/2305", "text": "Christian Pilato"}, {"@pid": "31/1489-1", "text": "Francesco Regazzoni 0001"}, {"@pid": "26/1589", "text": "Ramesh Karri"}, {"@pid": "94/3807", "text": "Siddharth Garg"}]}, "title": "TAO: techniques for algorithm-level obfuscation during high-level synthesis.", "venue": "DAC", "pages": "155:1-155:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PilatoRKG18", "doi": "10.1145/3195970.3196126", "ee": "https://doi.org/10.1145/3195970.3196126", "url": "https://dblp.org/rec/conf/dac/PilatoRKG18"}, "url": "URL#2160434"}, {"@score": "1", "@id": "2160435", "info": {"authors": {"author": [{"@pid": "42/1004", "text": "Divya Prasad"}, {"@pid": "13/1472", "text": "Saurabh Sinha"}, {"@pid": "63/1307", "text": "Brian Cline"}, {"@pid": "81/334", "text": "Steve Moore"}, {"@pid": "54/2495", "text": "Azad Naeemi"}]}, "title": "Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent&apos;s rule.", "venue": "DAC", "pages": "28:1-28:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PrasadSCMN18", "doi": "10.1145/3195970.3195980", "ee": "https://doi.org/10.1145/3195970.3195980", "url": "https://dblp.org/rec/conf/dac/PrasadSCMN18"}, "url": "URL#2160435"}, {"@score": "1", "@id": "2160436", "info": {"authors": {"author": [{"@pid": "76/5168", "text": "Mateja Putic"}, {"@pid": "48/11468", "text": "Swagath Venkataramani"}, {"@pid": "145/7549", "text": "Schuyler Eldridge"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "21/4612", "text": "Pradip Bose"}, {"@pid": "s/MirceaRStan", "text": "Mircea Stan"}]}, "title": "Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration.", "venue": "DAC", "pages": "14:1-14:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PuticVEBBS18", "doi": "10.1145/3195970.3196033", "ee": "https://doi.org/10.1145/3195970.3196033", "url": "https://dblp.org/rec/conf/dac/PuticVEBBS18"}, "url": "URL#2160436"}, {"@score": "1", "@id": "2160437", "info": {"authors": {"author": [{"@pid": "221/2848", "text": "Ximing Qiao"}, {"@pid": "189/4509", "text": "Xiong Cao"}, {"@pid": "221/2845", "text": "Huanrui Yang"}, {"@pid": "163/3673", "text": "Linghao Song"}, {"@pid": "30/5330-1", "text": "Hai Li 0001"}]}, "title": "Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation.", "venue": "DAC", "pages": "103:1-103:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/QiaoCYSL18", "doi": "10.1145/3195970.3195998", "ee": "https://doi.org/10.1145/3195970.3195998", "url": "https://dblp.org/rec/conf/dac/QiaoCYSL18"}, "url": "URL#2160437"}, {"@score": "1", "@id": "2160438", "info": {"authors": {"author": [{"@pid": "167/7936", "text": "Venkata Yaswanth Raparti"}, {"@pid": "68/2349", "text": "Sudeep Pasricha"}]}, "title": "PARM: power supply noise aware resource management for NoC based multicore systems in the dark silicon era.", "venue": "DAC", "pages": "62:1-62:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RapartiP18", "doi": "10.1145/3195970.3196090", "ee": "https://doi.org/10.1145/3195970.3196090", "url": "https://dblp.org/rec/conf/dac/RapartiP18"}, "url": "URL#2160438"}, {"@score": "1", "@id": "2160439", "info": {"authors": {"author": [{"@pid": "61/14", "text": "Sandip Ray"}, {"@pid": "36/6699-16", "text": "Wen Chen 0016"}, {"@pid": "14/9927", "text": "Rosario Cammarota"}]}, "title": "Protecting the supply chain for automotives and IoTs.", "venue": "DAC", "pages": "89:1-89:4", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Ray0C18", "doi": "10.1145/3195970.3199851", "ee": "https://doi.org/10.1145/3195970.3199851", "url": "https://dblp.org/rec/conf/dac/Ray0C18"}, "url": "URL#2160439"}, {"@score": "1", "@id": "2160440", "info": {"authors": {"author": [{"@pid": "135/8203", "text": "Brandon Reagen"}, {"@pid": "79/8759", "text": "Udit Gupta"}, {"@pid": "174/4187", "text": "Lillian Pentecost"}, {"@pid": "87/9432", "text": "Paul N. Whatmough"}, {"@pid": "72/6528", "text": "Sae Kyu Lee"}, {"@pid": "209/9046", "text": "Niamh Mulholland"}, {"@pid": "30/135", "text": "David M. Brooks"}, {"@pid": "21/5583", "text": "Gu-Yeon Wei"}]}, "title": "Ares: a framework for quantifying the resilience of deep neural networks.", "venue": "DAC", "pages": "17:1-17:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ReagenGPWLMBW18", "doi": "10.1145/3195970.3195997", "ee": "https://doi.org/10.1145/3195970.3195997", "url": "https://dblp.org/rec/conf/dac/ReagenGPWLMBW18"}, "url": "URL#2160440"}, {"@score": "1", "@id": "2160441", "info": {"authors": {"author": [{"@pid": "184/9917", "text": "Valentina Richthammer"}, {"@pid": "137/4283", "text": "Tobias Schwarzer"}, {"@pid": "24/5422", "text": "Stefan Wildermann"}, {"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}, {"@pid": "57/6207", "text": "Michael Gla\u00df"}]}, "title": "Architecture decomposition in system synthesis of heterogeneous many-core systems.", "venue": "DAC", "pages": "175:1-175:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RichthammerSWTG18", "doi": "10.1145/3195970.3195995", "ee": "https://doi.org/10.1145/3195970.3195995", "url": "https://dblp.org/rec/conf/dac/RichthammerSWTG18"}, "url": "URL#2160441"}, {"@score": "1", "@id": "2160442", "info": {"authors": {"author": [{"@pid": "221/2892", "text": "Samuel Rogers"}, {"@pid": "47/3258", "text": "Hamed Tabkhi"}]}, "title": "Locality aware memory assignment and tiling.", "venue": "DAC", "pages": "130:1-130:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RogersT18", "doi": "10.1145/3195970.3196070", "ee": "https://doi.org/10.1145/3195970.3196070", "url": "https://dblp.org/rec/conf/dac/RogersT18"}, "url": "URL#2160442"}, {"@score": "1", "@id": "2160443", "info": {"authors": {"author": [{"@pid": "154/0605", "text": "Felipe da Rosa 0001"}, {"@pid": "194/7224", "text": "Vitor V. Bandeira"}, {"@pid": "r/RAdaLuzReis", "text": "Ricardo Reis 0001"}, {"@pid": "22/1628", "text": "Luciano Ost"}]}, "title": "Extensive evaluation of programming models and ISAs impact on multicore soft error reliability.", "venue": "DAC", "pages": "178:1-178:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RosaBRO18", "doi": "10.1145/3195970.3196050", "ee": "https://doi.org/10.1145/3195970.3196050", "url": "https://dblp.org/rec/conf/dac/RosaBRO18"}, "url": "URL#2160443"}, {"@score": "1", "@id": "2160444", "info": {"authors": {"author": [{"@pid": "157/9224", "text": "Bita Darvish Rouhani"}, {"@pid": "181/9181", "text": "M. Sadegh Riazi"}, {"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}]}, "title": "Deepsecure: scalable provably-secure deep learning.", "venue": "DAC", "pages": "2:1-2:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RouhaniRK18", "doi": "10.1145/3195970.3196023", "ee": "https://doi.org/10.1145/3195970.3196023", "url": "https://dblp.org/rec/conf/dac/RouhaniRK18"}, "url": "URL#2160444"}, {"@score": "1", "@id": "2160445", "info": {"authors": {"author": [{"@pid": "39/5471", "text": "Shankar Sadasivam"}, {"@pid": "29/6497", "text": "Zhuo Chen"}, {"@pid": "80/117", "text": "Jinwon Lee"}, {"@pid": "48/6486", "text": "Rajeev Jain"}]}, "title": "Efficient reinforcement learning for automating human decision-making in SoC design.", "venue": "DAC", "pages": "37:1-37:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SadasivamCLJ18", "doi": "10.1145/3195970.3199855", "ee": "https://doi.org/10.1145/3195970.3199855", "url": "https://dblp.org/rec/conf/dac/SadasivamCLJ18"}, "url": "URL#2160445"}, {"@score": "1", "@id": "2160446", "info": {"authors": {"author": [{"@pid": "157/8958", "text": "Hossein Sayadi"}, {"@pid": "179/3421", "text": "Nisarg Patel"}, {"@pid": "127/9058", "text": "Sai Manoj P. D."}, {"@pid": "83/7356", "text": "Avesta Sasan"}, {"@pid": "99/7115", "text": "Setareh Rafatirad"}, {"@pid": "63/3012", "text": "Houman Homayoun"}]}, "title": "Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification.", "venue": "DAC", "pages": "1:1-1:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SayadiPDSRH18", "doi": "10.1145/3195970.3196047", "ee": "https://doi.org/10.1145/3195970.3196047", "url": "https://dblp.org/rec/conf/dac/SayadiPDSRH18"}, "url": "URL#2160446"}, {"@score": "1", "@id": "2160447", "info": {"authors": {"author": [{"@pid": "171/0887", "text": "Maria A. Serrano"}, {"@pid": "21/595", "text": "Eduardo Qui\u00f1ones"}]}, "title": "Response-time analysis of DAG tasks supporting heterogeneous computing.", "venue": "DAC", "pages": "125:1-125:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SerranoQ18", "doi": "10.1145/3195970.3196104", "ee": "https://doi.org/10.1145/3195970.3196104", "url": "https://dblp.org/rec/conf/dac/SerranoQ18"}, "url": "URL#2160447"}, {"@score": "1", "@id": "2160448", "info": {"authors": {"author": [{"@pid": "188/6204", "text": "Sayeh Sharify"}, {"@pid": "202/1799", "text": "Alberto Delmas Lascorz"}, {"@pid": "220/9008", "text": "Kevin Siu"}, {"@pid": "150/8285", "text": "Patrick Judd"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "Loom: exploiting weight and activation precisions to accelerate convolutional neural networks.", "venue": "DAC", "pages": "20:1-20:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SharifyLSJM18", "doi": "10.1145/3195970.3196072", "ee": "https://doi.org/10.1145/3195970.3196072", "url": "https://dblp.org/rec/conf/dac/SharifyLSJM18"}, "url": "URL#2160448"}, {"@score": "1", "@id": "2160449", "info": {"authors": {"author": [{"@pid": "179/9306", "text": "Xiao Shi"}, {"@pid": "221/2879", "text": "Fengyuan Liu"}, {"@pid": "y/JunYang6", "text": "Jun Yang 0006"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "A fast and robust failure analysis of memory circuits using adaptive importance sampling method.", "venue": "DAC", "pages": "134:1-134:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShiLYH18", "doi": "10.1145/3195970.3195972", "ee": "https://doi.org/10.1145/3195970.3195972", "url": "https://dblp.org/rec/conf/dac/ShiLYH18"}, "url": "URL#2160449"}, {"@score": "1", "@id": "2160450", "info": {"authors": {"author": [{"@pid": "155/5668", "text": "Hyeon Uk Sim"}, {"@pid": "210/4039", "text": "Saken Kenzhegulov"}, {"@pid": "64/5375", "text": "Jongeun Lee"}]}, "title": "DPS: dynamic precision scaling for stochastic computing-based deep neural networks.", "venue": "DAC", "pages": "13:1-13:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SimKL18", "doi": "10.1145/3195970.3196028", "ee": "https://doi.org/10.1145/3195970.3196028", "url": "https://dblp.org/rec/conf/dac/SimKL18"}, "url": "URL#2160450"}, {"@score": "1", "@id": "2160451", "info": {"authors": {"author": [{"@pid": "24/4470-6", "text": "Yang Song 0006"}, {"@pid": "218/1109", "text": "Olivier Alavoine"}, {"@pid": "l/BillLin", "text": "Bill Lin 0001"}]}, "title": "SARA: self-aware resource allocation for heterogeneous MPSoCs.", "venue": "DAC", "pages": "113:1-113:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SongAL18", "doi": "10.1145/3195970.3196110", "ee": "https://doi.org/10.1145/3195970.3196110", "url": "https://dblp.org/rec/conf/dac/SongAL18"}, "url": "URL#2160451"}, {"@score": "1", "@id": "2160452", "info": {"authors": {"author": [{"@pid": "221/2885", "text": "Sanbao Su"}, {"@pid": "44/3684", "text": "Yi Wu"}, {"@pid": "26/1188", "text": "Weikang Qian"}]}, "title": "Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis.", "venue": "DAC", "pages": "54:1-54:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SuWQ18", "doi": "10.1145/3195970.3196038", "ee": "https://doi.org/10.1145/3195970.3196038", "url": "https://dblp.org/rec/conf/dac/SuWQ18"}, "url": "URL#2160452"}, {"@score": "1", "@id": "2160453", "info": {"authors": {"author": [{"@pid": "10/10980", "text": "Lavanya Subramanian"}, {"@pid": "121/3344", "text": "Kaushik Vaidyanathan"}, {"@pid": "221/2867", "text": "Anant Nori"}, {"@pid": "36/1380", "text": "Sreenivas Subramoney"}, {"@pid": "06/4638", "text": "Tanay Karnik"}, {"@pid": "83/5522", "text": "Hong Wang"}]}, "title": "Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems.", "venue": "DAC", "pages": "170:1-170:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SubramanianVNSK18", "doi": "10.1145/3195970.3196008", "ee": "https://doi.org/10.1145/3195970.3196008", "url": "https://dblp.org/rec/conf/dac/SubramanianVNSK18"}, "url": "URL#2160453"}, {"@score": "1", "@id": "2160454", "info": {"authors": {"author": [{"@pid": "177/5908", "text": "Shivam Swami"}, {"@pid": "31/26", "text": "Kartik Mohanram"}]}, "title": "ACME: advanced counter mode encryption for secure non-volatile memories.", "venue": "DAC", "pages": "86:1-86:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SwamiM18", "doi": "10.1145/3195970.3195983", "ee": "https://doi.org/10.1145/3195970.3195983", "url": "https://dblp.org/rec/conf/dac/SwamiM18"}, "url": "URL#2160454"}, {"@score": "1", "@id": "2160455", "info": {"authors": {"author": [{"@pid": "177/5908", "text": "Shivam Swami"}, {"@pid": "163/3571", "text": "Joydeep Rakshit"}, {"@pid": "31/26", "text": "Kartik Mohanram"}]}, "title": "STASH: security architecture for smart hybrid memories.", "venue": "DAC", "pages": "85:1-85:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SwamiRM18", "doi": "10.1145/3195970.3196123", "ee": "https://doi.org/10.1145/3195970.3196123", "url": "https://dblp.org/rec/conf/dac/SwamiRM18"}, "url": "URL#2160455"}, {"@score": "1", "@id": "2160456", "info": {"authors": {"author": [{"@pid": "116/5324", "text": "Aysa Fakheri Tabrizi"}, {"@pid": "149/2685", "text": "Nima Karimpour Darav"}, {"@pid": "47/6190", "text": "Shuchang Xu"}, {"@pid": "176/5744", "text": "Logan Rakai"}, {"@pid": "77/1283", "text": "Ismail Bustany"}, {"@pid": "16/2587", "text": "Andrew A. Kennings"}, {"@pid": "41/1836", "text": "Laleh Behjat"}]}, "title": "A machine learning framework to identify detailed routing short violations from a placed netlist.", "venue": "DAC", "pages": "48:1-48:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TabriziDXRBKB18", "doi": "10.1145/3195970.3195975", "ee": "https://doi.org/10.1145/3195970.3195975", "url": "https://dblp.org/rec/conf/dac/TabriziDXRBKB18"}, "url": "URL#2160456"}, {"@score": "1", "@id": "2160457", "info": {"authors": {"author": [{"@pid": "174/2608", "text": "Farah Naz Taher"}, {"@pid": "156/4590", "text": "Joseph Callenes-Sloan"}, {"@pid": "92/3091", "text": "Benjamin Carri\u00f3n Sch\u00e4fer"}]}, "title": "A machine learning based hard fault recuperation model for approximate hardware accelerators.", "venue": "DAC", "pages": "80:1-80:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TaherCS18", "doi": "10.1145/3195970.3195974", "ee": "https://doi.org/10.1145/3195970.3195974", "url": "https://dblp.org/rec/conf/dac/TaherCS18"}, "url": "URL#2160457"}, {"@score": "1", "@id": "2160458", "info": {"authors": {"author": [{"@pid": "184/4389", "text": "Jack Tang"}, {"@pid": "80/6266-2", "text": "Mohamed Ibrahim 0002"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "Tamper-resistant pin-constrained digital microfluidic biochips.", "venue": "DAC", "pages": "67:1-67:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TangICK18", "doi": "10.1145/3195970.3196125", "ee": "https://doi.org/10.1145/3195970.3196125", "url": "https://dblp.org/rec/conf/dac/TangICK18"}, "url": "URL#2160458"}, {"@score": "1", "@id": "2160459", "info": {"authors": {"author": {"@pid": "09/3568", "text": "Michael Bedford Taylor"}}, "title": "Basejump STL: systemverilog needs a standard template library for hardware design.", "venue": "DAC", "pages": "73:1-73:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Taylor18", "doi": "10.1145/3195970.3199848", "ee": "https://doi.org/10.1145/3195970.3199848", "url": "https://dblp.org/rec/conf/dac/Taylor18"}, "url": "URL#2160459"}, {"@score": "1", "@id": "2160460", "info": {"authors": {"author": [{"@pid": "202/5196", "text": "Subrahmanya Teja"}, {"@pid": "18/1691", "text": "Jaydeep P. Kulkarni"}]}, "title": "Soft-FET: phase transition material assisted soft switching field effect transistor for supply voltage droop mitigation.", "venue": "DAC", "pages": "76:1-76:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TejaK18", "doi": "10.1145/3195970.3196117", "ee": "https://doi.org/10.1145/3195970.3196117", "url": "https://dblp.org/rec/conf/dac/TejaK18"}, "url": "URL#2160460"}, {"@score": "1", "@id": "2160461", "info": {"authors": {"author": [{"@pid": "179/3208", "text": "David Trilla"}, {"@pid": "77/7434", "text": "Carles Hern\u00e1ndez 0001"}, {"@pid": "97/5544", "text": "Jaume Abella 0001"}, {"@pid": "52/1629", "text": "Francisco J. Cazorla"}]}, "title": "Cache side-channel attacks and time-predictability in high-performance critical real-time systems.", "venue": "DAC", "pages": "98:1-98:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TrillaHAC18", "doi": "10.1145/3195970.3196003", "ee": "https://doi.org/10.1145/3195970.3196003", "url": "https://dblp.org/rec/conf/dac/TrillaHAC18"}, "url": "URL#2160461"}, {"@score": "1", "@id": "2160462", "info": {"authors": {"author": [{"@pid": "116/7561", "text": "Amit Ranjan Trivedi"}, {"@pid": "221/2894", "text": "Ahish Shylendra"}]}, "title": "Ultralow power acoustic feature-scoring using gaussian I-V transistors.", "venue": "DAC", "pages": "77:1-77:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TrivediS18", "doi": "10.1145/3195970.3196133", "ee": "https://doi.org/10.1145/3195970.3196133", "url": "https://dblp.org/rec/conf/dac/TrivediS18"}, "url": "URL#2160462"}, {"@score": "1", "@id": "2160463", "info": {"authors": {"author": [{"@pid": "179/3089", "text": "Matina Maria Trompouki"}, {"@pid": "118/0818", "text": "Leonidas Kosmidis"}]}, "title": "Brook auto: high-level certification-friendly programming for GPU-powered automotive systems.", "venue": "DAC", "pages": "100:1-100:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TrompoukiK18", "doi": "10.1145/3195970.3196002", "ee": "https://doi.org/10.1145/3195970.3196002", "url": "https://dblp.org/rec/conf/dac/TrompoukiK18"}, "url": "URL#2160463"}, {"@score": "1", "@id": "2160464", "info": {"authors": {"author": [{"@pid": "65/8358", "text": "Tsun-Ming Tseng"}, {"@pid": "179/2965", "text": "Mengchu Li"}, {"@pid": "221/2863", "text": "Daniel Nestor Freitas"}, {"@pid": "221/2852", "text": "Amy Mongersun"}, {"@pid": "164/8877", "text": "Ismail Emre Araci"}, {"@pid": "63/4181", "text": "Tsung-Yi Ho"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}]}, "title": "Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration.", "venue": "DAC", "pages": "163:1-163:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TsengLFMAHS18", "doi": "10.1145/3195970.3196011", "ee": "https://doi.org/10.1145/3195970.3196011", "url": "https://dblp.org/rec/conf/dac/TsengLFMAHS18"}, "url": "URL#2160464"}, {"@score": "1", "@id": "2160465", "info": {"authors": {"author": [{"@pid": "172/2667", "text": "Cumhur Erkan Tuncali"}, {"@pid": "27/532", "text": "James Kapinski"}, {"@pid": "05/11055", "text": "Hisahiro Ito"}, {"@pid": "42/160", "text": "Jyotirmoy V. Deshmukh"}]}, "title": "Reasoning about safety of learning-enabled components in autonomous cyber-physical systems.", "venue": "DAC", "pages": "30:1-30:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TuncaliKID18", "doi": "10.1145/3195970.3199852", "ee": "https://doi.org/10.1145/3195970.3199852", "url": "https://dblp.org/rec/conf/dac/TuncaliKID18"}, "url": "URL#2160465"}, {"@score": "1", "@id": "2160466", "info": {"authors": {"author": [{"@pid": "218/1191", "text": "Salim Ullah"}, {"@pid": "221/2831", "text": "Sanjeev Sripadraj Murthy"}, {"@pid": "29/414", "text": "Akash Kumar 0001"}]}, "title": "SMApproxlib: library of FPGA-based approximate multipliers.", "venue": "DAC", "pages": "157:1-157:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/UllahM018", "doi": "10.1145/3195970.3196115", "ee": "https://doi.org/10.1145/3195970.3196115", "url": "https://dblp.org/rec/conf/dac/UllahM018"}, "url": "URL#2160466"}, {"@score": "1", "@id": "2160467", "info": {"authors": {"author": [{"@pid": "218/1191", "text": "Salim Ullah"}, {"@pid": "39/10300", "text": "Semeen Rehman"}, {"@pid": "199/8771", "text": "Bharath Srinivas Prabakaran"}, {"@pid": "41/10300", "text": "Florian Kriebel"}, {"@pid": "191/2451", "text": "Muhammad Abdullah Hanif"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}, {"@pid": "29/414", "text": "Akash Kumar 0001"}]}, "title": "Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators.", "venue": "DAC", "pages": "159:1-159:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/UllahRPKH0018", "doi": "10.1145/3195970.3195996", "ee": "https://doi.org/10.1145/3195970.3195996", "url": "https://dblp.org/rec/conf/dac/UllahRPKH0018"}, "url": "URL#2160467"}, {"@score": "1", "@id": "2160468", "info": {"authors": {"author": [{"@pid": "09/11157", "text": "Chundong Wang 0001"}, {"@pid": "21/7660-1", "text": "Sudipta Chattopadhyay 0001"}]}, "title": "LAWN: boosting the performance of NVMM file system through reducing write amplification.", "venue": "DAC", "pages": "6:1-6:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangC18", "doi": "10.1145/3195970.3196066", "ee": "https://doi.org/10.1145/3195970.3196066", "url": "https://dblp.org/rec/conf/dac/WangC18"}, "url": "URL#2160468"}, {"@score": "1", "@id": "2160469", "info": {"authors": {"author": [{"@pid": "177/5410", "text": "Wei-Lin Wang"}, {"@pid": "35/8471", "text": "Tseng-Yi Chen"}, {"@pid": "49/2395", "text": "Yuan-Hao Chang 0001"}, {"@pid": "25/1656", "text": "Hsin-Wen Wei"}, {"@pid": "16/5006", "text": "Wei-Kuan Shih"}]}, "title": "Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices.", "venue": "DAC", "pages": "116:1-116:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangCCWS18", "doi": "10.1145/3195970.3196076", "ee": "https://doi.org/10.1145/3195970.3196076", "url": "https://dblp.org/rec/conf/dac/WangCCWS18"}, "url": "URL#2160469"}, {"@score": "1", "@id": "2160470", "info": {"authors": {"author": [{"@pid": "202/6083-1", "text": "Peiqi Wang 0001"}, {"@pid": "02/291-2", "text": "Yu Ji 0002"}, {"@pid": "202/1780", "text": "Chi Hong"}, {"@pid": "43/6243", "text": "Yongqiang Lyu"}, {"@pid": "21/841-2", "text": "Dongsheng Wang 0002"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory.", "venue": "DAC", "pages": "106:1-106:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangJHLWX18", "doi": "10.1145/3195970.3196116", "ee": "https://doi.org/10.1145/3195970.3196116", "url": "https://dblp.org/rec/conf/dac/WangJHLWX18"}, "url": "URL#2160470"}, {"@score": "1", "@id": "2160471", "info": {"authors": {"author": [{"@pid": "221/2882", "text": "Run-Yi Wang"}, {"@pid": "221/2857", "text": "Chia-Cheng Pai"}, {"@pid": "04/6276", "text": "Jun-Jie Wang"}, {"@pid": "221/2899", "text": "Hsiang-Ting Wen"}, {"@pid": "221/2851", "text": "Yu-Cheng Pai"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}, {"@pid": "l/ChienMoJamesLi", "text": "James Chien-Mo Li"}, {"@pid": "13/2622", "text": "Jie-Hong Roland Jiang"}]}, "title": "Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction.", "venue": "DAC", "pages": "45:1-45:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangPWWPCLJ18", "doi": "10.1145/3195970.3196040", "ee": "https://doi.org/10.1145/3195970.3196040", "url": "https://dblp.org/rec/conf/dac/WangPWWPCLJ18"}, "url": "URL#2160471"}, {"@score": "1", "@id": "2160472", "info": {"authors": {"author": [{"@pid": "180/2731", "text": "Angie Wang"}, {"@pid": "116/2968", "text": "Paul Rigge"}, {"@pid": "131/5113", "text": "Adam M. Izraelevitz"}, {"@pid": "180/8213", "text": "Chick Markley"}, {"@pid": "92/2089", "text": "Jonathan Bachrach"}, {"@pid": "40/6998", "text": "Borivoje Nikolic"}]}, "title": "ACED: a hardware library for generating DSP systems.", "venue": "DAC", "pages": "61:1-61:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangRIMBN18", "doi": "10.1145/3195970.3195981", "ee": "https://doi.org/10.1145/3195970.3195981", "url": "https://dblp.org/rec/conf/dac/WangRIMBN18"}, "url": "URL#2160472"}, {"@score": "1", "@id": "2160473", "info": {"authors": {"author": [{"@pid": "92/5488", "text": "Kosuke Watanabe"}, {"@pid": "49/2420", "text": "Eunsuk Kang"}, {"@pid": "87/11", "text": "Chung-Wei Lin"}, {"@pid": "156/2325", "text": "Shinichi Shiraishi"}]}, "title": "Runtime monitoring for safety of intelligent vehicles.", "venue": "DAC", "pages": "31:1-31:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WatanabeKLS18", "doi": "10.1145/3195970.3199856", "ee": "https://doi.org/10.1145/3195970.3199856", "url": "https://dblp.org/rec/conf/dac/WatanabeKLS18"}, "url": "URL#2160473"}, {"@score": "1", "@id": "2160474", "info": {"authors": {"author": [{"@pid": "57/2759", "text": "Wen Wen"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "Wear leveling for crossbar resistive memory.", "venue": "DAC", "pages": "58:1-58:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WenZY18", "doi": "10.1145/3195970.3196138", "ee": "https://doi.org/10.1145/3195970.3196138", "url": "https://dblp.org/rec/conf/dac/WenZY18"}, "url": "URL#2160474"}, {"@score": "1", "@id": "2160475", "info": {"authors": {"author": [{"@pid": "208/6980", "text": "Perry van Wesel"}, {"@pid": "33/2094", "text": "Julien Schmaltz"}]}, "title": "Formal micro-architectural analysis of on-chip ring networks.", "venue": "DAC", "pages": "94:1-94:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WeselS18", "doi": "10.1145/3195970.3196054", "ee": "https://doi.org/10.1145/3195970.3196054", "url": "https://dblp.org/rec/conf/dac/WeselS18"}, "url": "URL#2160475"}, {"@score": "1", "@id": "2160476", "info": {"authors": {"author": [{"@pid": "137/2944", "text": "Yeong-Jae Woo"}, {"@pid": "86/796", "text": "Sheayun Lee"}, {"@pid": "34/5109", "text": "Sang Lyul Min"}]}, "title": "FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs.", "venue": "DAC", "pages": "115:1-115:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WooLM18", "doi": "10.1145/3195970.3196053", "ee": "https://doi.org/10.1145/3195970.3196053", "url": "https://dblp.org/rec/conf/dac/WooLM18"}, "url": "URL#2160476"}, {"@score": "1", "@id": "2160477", "info": {"authors": {"author": [{"@pid": "90/597", "text": "Chun-Feng Wu"}, {"@pid": "123/7774", "text": "Ming-Chang Yang"}, {"@pid": "49/2395", "text": "Yuan-Hao Chang 0001"}]}, "title": "Improving runtime performance of deduplication system with host-managed SMR storage drives.", "venue": "DAC", "pages": "57:1-57:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WuYC18", "doi": "10.1145/3195970.3196063", "ee": "https://doi.org/10.1145/3195970.3196063", "url": "https://dblp.org/rec/conf/dac/WuYC18"}, "url": "URL#2160477"}, {"@score": "1", "@id": "2160478", "info": {"authors": {"author": [{"@pid": "221/2897", "text": "Athanasios Xygkis"}, {"@pid": "29/3049", "text": "Lazaros Papadopoulos"}, {"@pid": "76/3181", "text": "David Moloney"}, {"@pid": "s/DimitriosSoudris", "text": "Dimitrios Soudris"}, {"@pid": "12/3033", "text": "Sofiane Yous"}]}, "title": "Efficient winograd-based convolution kernel implementation on edge devices.", "venue": "DAC", "pages": "136:1-136:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XygkisPMSY18", "doi": "10.1145/3195970.3196041", "ee": "https://doi.org/10.1145/3195970.3196041", "url": "https://dblp.org/rec/conf/dac/XygkisPMSY18"}, "url": "URL#2160478"}, {"@score": "1", "@id": "2160479", "info": {"authors": {"author": [{"@pid": "192/7527", "text": "Hayato Yamaki"}, {"@pid": "43/2020", "text": "Hiroaki Nishi"}, {"@pid": "74/6159", "text": "Shinobu Miwa"}, {"@pid": "36/539", "text": "Hiroki Honda"}]}, "title": "Data prediction for response flows in packet processing cache.", "venue": "DAC", "pages": "110:1-110:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YamakiNMH18", "doi": "10.1145/3195970.3196021", "ee": "https://doi.org/10.1145/3195970.3196021", "url": "https://dblp.org/rec/conf/dac/YamakiNMH18"}, "url": "URL#2160479"}, {"@score": "1", "@id": "2160480", "info": {"authors": {"author": [{"@pid": "161/0839", "text": "Bonan Yan"}, {"@pid": "189/4509", "text": "Xiong Cao"}, {"@pid": "30/5330-1", "text": "Hai (Helen) Li"}]}, "title": "A neuromorphic design using chaotic mott memristor with relaxation oscillation.", "venue": "DAC", "pages": "167:1-167:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YanCL18", "doi": "10.1145/3195970.3195977", "ee": "https://doi.org/10.1145/3195970.3195977", "url": "https://dblp.org/rec/conf/dac/YanCL18"}, "url": "URL#2160480"}, {"@score": "1", "@id": "2160481", "info": {"authors": {"author": [{"@pid": "17/8386", "text": "Haoyu Yang"}, {"@pid": "221/2849", "text": "Shuhe Li"}, {"@pid": "172/4863", "text": "Yuzhe Ma"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}]}, "title": "GAN-OPC: mask optimization with lithography-guided generative adversarial nets.", "venue": "DAC", "pages": "131:1-131:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YangLMYY18", "doi": "10.1145/3195970.3196056", "ee": "https://doi.org/10.1145/3195970.3196056", "url": "https://dblp.org/rec/conf/dac/YangLMYY18"}, "url": "URL#2160481"}, {"@score": "1", "@id": "2160482", "info": {"authors": {"author": [{"@pid": "177/8607", "text": "Salessawi Ferede Yitbarek"}, {"@pid": "a/ToddMAustin", "text": "Todd M. Austin"}]}, "title": "Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory.", "venue": "DAC", "pages": "35:1-35:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YitbarekA18", "doi": "10.1145/3195970.3196102", "ee": "https://doi.org/10.1145/3195970.3196102", "url": "https://dblp.org/rec/conf/dac/YitbarekA18"}, "url": "URL#2160482"}, {"@score": "1", "@id": "2160483", "info": {"authors": {"author": [{"@pid": "221/2838", "text": "Hai-Juan Yu"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "DSA-friendly detailed routing considering double patterning and DSA template assignments.", "venue": "DAC", "pages": "49:1-49:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YuC18", "doi": "10.1145/3195970.3196030", "ee": "https://doi.org/10.1145/3195970.3196030", "url": "https://dblp.org/rec/conf/dac/YuC18"}, "url": "URL#2160483"}, {"@score": "1", "@id": "2160484", "info": {"authors": {"author": [{"@pid": "144/6124", "text": "Cody Hao Yu"}, {"@pid": "24/4134-4", "text": "Peng Wei 0004"}, {"@pid": "27/7411", "text": "Max Grossman"}, {"@pid": "21/1048-7", "text": "Peng Zhang 0007"}, {"@pid": "s/VivekSarkar", "text": "Vivek Sarkar"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "S2FA: an accelerator automation framework for heterogeneous computing in datacenters.", "venue": "DAC", "pages": "153:1-153:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YuWGZSC18", "doi": "10.1145/3195970.3196109", "ee": "https://doi.org/10.1145/3195970.3196109", "url": "https://dblp.org/rec/conf/dac/YuWGZSC18"}, "url": "URL#2160484"}, {"@score": "1", "@id": "2160485", "info": {"authors": {"author": [{"@pid": "163/3654", "text": "Cunxi Yu"}, {"@pid": "162/9026", "text": "Houping Xiao"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Developing synthesis flows without human knowledge.", "venue": "DAC", "pages": "50:1-50:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YuXM18", "doi": "10.1145/3195970.3196026", "ee": "https://doi.org/10.1145/3195970.3196026", "url": "https://dblp.org/rec/conf/dac/YuXM18"}, "url": "URL#2160485"}, {"@score": "1", "@id": "2160486", "info": {"authors": {"author": [{"@pid": "137/9430", "text": "Shaza Zeitouni"}, {"@pid": "164/2771", "text": "David Gens"}, {"@pid": "s/AhmadRezaSadeghi", "text": "Ahmad-Reza Sadeghi"}]}, "title": "It&apos;s hammer time: how to attack (rowhammer-based) DRAM-PUFs.", "venue": "DAC", "pages": "65:1-65:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZeitouniGS18", "doi": "10.1145/3195970.3196065", "ee": "https://doi.org/10.1145/3195970.3196065", "url": "https://dblp.org/rec/conf/dac/ZeitouniGS18"}, "url": "URL#2160486"}, {"@score": "1", "@id": "2160487", "info": {"authors": {"author": [{"@pid": "219/2962", "text": "Jinyuan Zhai"}, {"@pid": "79/6099", "text": "Changhao Yan"}, {"@pid": "15/8083", "text": "Sheng-Guo Wang"}, {"@pid": "73/6801", "text": "Dian Zhou"}]}, "title": "An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits.", "venue": "DAC", "pages": "132:1-132:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhaiYWZ18", "doi": "10.1145/3195970.3195987", "ee": "https://doi.org/10.1145/3195970.3195987", "url": "https://dblp.org/rec/conf/dac/ZhaiYWZ18"}, "url": "URL#2160487"}, {"@score": "1", "@id": "2160488", "info": {"authors": {"author": [{"@pid": "221/2830", "text": "Aidyn Zhakatayev"}, {"@pid": "221/2869", "text": "Sugil Lee"}, {"@pid": "155/5668", "text": "Hyeon Uk Sim"}, {"@pid": "64/5375", "text": "Jongeun Lee"}]}, "title": "Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks.", "venue": "DAC", "pages": "158:1-158:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhakatayevLSL18", "doi": "10.1145/3195970.3196113", "ee": "https://doi.org/10.1145/3195970.3196113", "url": "https://dblp.org/rec/conf/dac/ZhakatayevLSL18"}, "url": "URL#2160488"}, {"@score": "1", "@id": "2160489", "info": {"authors": {"author": [{"@pid": "179/3068", "text": "Grace Li Zhang"}, {"@pid": "13/2692-5", "text": "Bing Li 0005"}, {"@pid": "81/317", "text": "Masanori Hashimoto"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}]}, "title": "Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units.", "venue": "DAC", "pages": "26:1-26:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Zhang0HS18", "doi": "10.1145/3195970.3196135", "ee": "https://doi.org/10.1145/3195970.3196135", "url": "https://dblp.org/rec/conf/dac/Zhang0HS18"}, "url": "URL#2160489"}, {"@score": "1", "@id": "2160490", "info": {"authors": {"author": [{"@pid": "221/2861", "text": "He-Teng Zhang"}, {"@pid": "13/2622", "text": "Jie-Hong R. Jiang"}]}, "title": "Cost-aware patch generation for multi-target function rectification of engineering change orders.", "venue": "DAC", "pages": "96:1-96:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangJ18", "doi": "10.1145/3195970.3196017", "ee": "https://doi.org/10.1145/3195970.3196017", "url": "https://dblp.org/rec/conf/dac/ZhangJ18"}, "url": "URL#2160490"}, {"@score": "1", "@id": "2160491", "info": {"authors": {"author": [{"@pid": "10/10956-1", "text": "Boyu Zhang 0001"}, {"@pid": "187/8231", "text": "Jonathon Crandall Maga\u00f1a"}, {"@pid": "67/2433", "text": "Azadeh Davoodi"}]}, "title": "Analysis of security of split manufacturing using machine learning.", "venue": "DAC", "pages": "141:1-141:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangMD18", "doi": "10.1145/3195970.3195991", "ee": "https://doi.org/10.1145/3195970.3195991", "url": "https://dblp.org/rec/conf/dac/ZhangMD18"}, "url": "URL#2160491"}, {"@score": "1", "@id": "2160492", "info": {"authors": {"author": [{"@pid": "29/4363-1", "text": "Jeff Zhang 0001"}, {"@pid": "215/3451", "text": "Kartheek Rangineni"}, {"@pid": "202/9564", "text": "Zahra Ghodsi"}, {"@pid": "94/3807", "text": "Siddharth Garg"}]}, "title": "Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators.", "venue": "DAC", "pages": "19:1-19:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangRGG18", "doi": "10.1145/3195970.3196129", "ee": "https://doi.org/10.1145/3195970.3196129", "url": "https://dblp.org/rec/conf/dac/ZhangRGG18"}, "url": "URL#2160492"}, {"@score": "1", "@id": "2160493", "info": {"authors": {"author": [{"@pid": "99/5971-5", "text": "Haibo Zhang 0005"}, {"@pid": "157/0766", "text": "Prasanna Venkatesh Rengasamy"}, {"@pid": "118/8967", "text": "Nachiappan Chidambaram Nachiappan"}, {"@pid": "172/2692-1", "text": "Shulin Zhao 0001"}, {"@pid": "72/3356", "text": "Anand Sivasubramaniam"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}]}, "title": "FLOSS: FLOw sensitive scheduling on mobile platforms.", "venue": "DAC", "pages": "173:1-173:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangRNZSKD18", "doi": "10.1145/3195970.3196052", "ee": "https://doi.org/10.1145/3195970.3196052", "url": "https://dblp.org/rec/conf/dac/ZhangRNZSKD18"}, "url": "URL#2160493"}, {"@score": "1", "@id": "2160494", "info": {"authors": {"author": [{"@pid": "207/3988", "text": "Shixuan Zheng"}, {"@pid": "10/4223", "text": "Yonggang Liu"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "An efficient kernel transformation architecture for binary- and ternary-weight neural network inference.", "venue": "DAC", "pages": "137:1-137:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhengLYLW18", "doi": "10.1145/3195970.3195988", "ee": "https://doi.org/10.1145/3195970.3195988", "url": "https://dblp.org/rec/conf/dac/ZhengLYLW18"}, "url": "URL#2160494"}, {"@score": "1", "@id": "2160495", "info": {"authors": {"author": [{"@pid": "193/3138", "text": "Ziran Zhu"}, {"@pid": "68/9945", "text": "Jianli Chen"}, {"@pid": "53/1962", "text": "Zheng Peng 0002"}, {"@pid": "80/773", "text": "Wenxing Zhu"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "Generalized augmented lagrangian and its applications to VLSI global placement.", "venue": "DAC", "pages": "149:1-149:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhuC0ZC18", "doi": "10.1145/3195970.3196057", "ee": "https://doi.org/10.1145/3195970.3196057", "url": "https://dblp.org/rec/conf/dac/ZhuC0ZC18"}, "url": "URL#2160495"}, {"@score": "1", "@id": "2160496", "info": {"authors": {"author": [{"@pid": "202/9504", "text": "An Zou"}, {"@pid": "131/5131", "text": "Jingwen Leng"}, {"@pid": "69/1798", "text": "Xin He"}, {"@pid": "145/0587", "text": "Yazhou Zu"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}, {"@pid": "36/31-1", "text": "Xuan Zhang 0001"}]}, "title": "Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators.", "venue": "DAC", "pages": "43:1-43:6", "year": "2018", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZouLHZRZ18", "doi": "10.1145/3195970.3196037", "ee": "https://doi.org/10.1145/3195970.3196037", "url": "https://dblp.org/rec/conf/dac/ZouLHZRZ18"}, "url": "URL#2160496"}, {"@score": "1", "@id": "2298484", "info": {"title": "Proceedings of the 55th Annual Design Automation Conference, DAC 2018, San Francisco, CA, USA, June 24-29, 2018", "venue": "DAC", "publisher": "ACM", "year": "2018", "type": "Editorship", "key": "conf/dac/2018", "ee": "http://dl.acm.org/citation.cfm?id=3195970", "url": "https://dblp.org/rec/conf/dac/2018"}, "url": "URL#2298484"}]}}}