;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB #0, 90
	MOV @127, -106
	ADD 210, 60
	ADD 210, 260
	SPL 0, 90
	SUB #12, @260
	SPL 0, #2
	SUB #12, @260
	SUB @0, @2
	CMP -207, <-120
	DJN 0, -902
	MOV @127, -106
	MOV @121, 106
	MOV -4, <-20
	SUB #12, @260
	CMP -207, <-120
	SPL 0, -902
	JMZ <127, -106
	SUB @612, @10
	MOV -107, <-26
	SUB 210, 60
	MOV -1, <-26
	MOV -1, <-26
	SUB #0, 90
	SUB 102, 10
	JMZ <127, -106
	ADD 210, 60
	SUB -207, <-120
	SUB @0, @2
	SUB @124, 106
	SUB @0, @2
	CMP @0, @2
	ADD -500, 9
	MOV @121, 106
	SUB @0, @2
	JMZ <127, -106
	MOV -1, <-26
	SLT #10, <1
	SLT #10, <1
	SPL <880, -90
	MOV -1, <-26
	SPL 0, -902
	MOV -4, <-20
	SUB #12, @260
	DJN <210, #560
