// Seed: 2516112898
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  assign module_1.id_7 = 0;
  output supply0 id_1;
  assign id_1 = -1 || id_3 - 1 / id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd35
) (
    output wire id_0,
    input supply1 id_1,
    input tri0 _id_2,
    input tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 id_7
);
  wor [-1 : id_2] id_9;
  logic [1 : 1] id_10;
  ;
  parameter id_11 = -1'd0;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
