$date
	Mon Nov 20 10:12:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % reset $end
$scope module j1 $end
$var wire 1 & clk $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var wire 1 ) reset $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
1)
0(
0'
0&
1%
0$
0#
0"
x!
$end
#20
0%
0)
1#
1'
1"
1&
#40
0"
0&
#60
0*
0!
1$
1(
0#
0'
1"
1&
#80
1#
1'
0"
0&
#100
1*
1!
1"
1&
