#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f27a2ec26f0 .scope module, "microprocessor_tb" "microprocessor_tb" 2 2;
 .timescale -9 -12;
v0x5f27a303ecf0_0 .var "clk", 0 0;
v0x5f27a303ed90_0 .var "instruction", 31 0;
v0x5f27a303ee50_0 .var "rst", 0 0;
S_0x5f27a2fd6a50 .scope module, "u_microprocessor0" "microprocessor" 2 9, 3 1 0, S_0x5f27a2ec26f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
v0x5f27a303dbf0_0 .net "alu_out_address", 31 0, L_0x5f27a3052b40;  1 drivers
v0x5f27a303dcd0_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  1 drivers
v0x5f27a303dd70_0 .net "data_mem_request", 0 0, v0x5f27a3032ee0_0;  1 drivers
v0x5f27a303dea0_0 .net "data_mem_valid", 0 0, v0x5f27a303c0b0_0;  1 drivers
v0x5f27a303df40_0 .net "data_mem_we_re", 0 0, v0x5f27a30332b0_0;  1 drivers
v0x5f27a303e070_0 .net "instruc_mask_singal", 3 0, v0x5f27a3030f40_0;  1 drivers
v0x5f27a303e1a0_0 .net "instruc_mem_valid", 0 0, v0x5f27a303d940_0;  1 drivers
v0x5f27a303e240_0 .net "instruction", 31 0, v0x5f27a303ed90_0;  1 drivers
v0x5f27a303e2e0_0 .net "instruction_data", 31 0, v0x5f27a303ce20_0;  1 drivers
v0x5f27a303e4c0_0 .net "instruction_mem_request", 0 0, v0x5f27a3031360_0;  1 drivers
v0x5f27a303e5f0_0 .net "instruction_mem_we_re", 0 0, v0x5f27a30315f0_0;  1 drivers
v0x5f27a303e720_0 .net "load_data_out", 31 0, v0x5f27a303b590_0;  1 drivers
v0x5f27a303e7e0_0 .net "load_signal", 0 0, L_0x5f27a3052d30;  1 drivers
v0x5f27a303e880_0 .net "mask", 3 0, L_0x5f27a3052cc0;  1 drivers
v0x5f27a303e940_0 .net "pc_address", 31 0, v0x5f27a3030040_0;  1 drivers
v0x5f27a303ea00_0 .net "rst", 0 0, v0x5f27a303ee50_0;  1 drivers
v0x5f27a303eaa0_0 .net "store_data", 31 0, v0x5f27a30322f0_0;  1 drivers
L_0x5f27a303eef0 .part v0x5f27a3030040_0, 2, 8;
L_0x5f27a3053450 .part L_0x5f27a3052b40, 2, 8;
S_0x5f27a2fd3620 .scope module, "u_core" "core" 3 39, 4 1 0, S_0x5f27a2fd6a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "data_mem_valid";
    .port_info 3 /INPUT 1 "instruc_mem_valid";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 32 "load_data_in";
    .port_info 6 /OUTPUT 1 "load_signal";
    .port_info 7 /OUTPUT 1 "instruction_mem_we_re";
    .port_info 8 /OUTPUT 1 "instruction_mem_request";
    .port_info 9 /OUTPUT 1 "data_mem_we_re";
    .port_info 10 /OUTPUT 1 "data_mem_request";
    .port_info 11 /OUTPUT 4 "mask_singal";
    .port_info 12 /OUTPUT 4 "instruc_mask_singal";
    .port_info 13 /OUTPUT 32 "store_data_out";
    .port_info 14 /OUTPUT 32 "alu_out_address";
    .port_info 15 /OUTPUT 32 "pc_address";
L_0x5f27a3052b40 .functor BUFZ 32, v0x5f27a302b9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5f27a3052cc0 .functor BUFZ 4, v0x5f27a3032580_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5f27a3052d30 .functor BUFZ 1, v0x5f27a302bdd0_0, C4<0>, C4<0>, C4<0>;
v0x5f27a30363c0_0 .net *"_ivl_10", 0 0, L_0x5f27a3051c80;  1 drivers
v0x5f27a30364a0_0 .net *"_ivl_12", 0 0, L_0x5f27a3051d20;  1 drivers
v0x5f27a3036560_0 .net *"_ivl_14", 31 0, L_0x5f27a3051e90;  1 drivers
v0x5f27a3036620_0 .net *"_ivl_2", 0 0, L_0x5f27a3051730;  1 drivers
v0x5f27a30366e0_0 .net *"_ivl_4", 0 0, L_0x5f27a3051830;  1 drivers
v0x5f27a30367f0_0 .net *"_ivl_6", 31 0, L_0x5f27a30519c0;  1 drivers
v0x5f27a30368d0_0 .net "alu_control_decode", 4 0, v0x5f27a3021ad0_0;  1 drivers
v0x5f27a3036a20_0 .net "alu_control_execute", 4 0, L_0x5f27a3051260;  1 drivers
v0x5f27a3036ae0_0 .net "alu_in_a", 31 0, L_0x5f27a3051b20;  1 drivers
v0x5f27a3036c30_0 .net "alu_in_b", 31 0, L_0x5f27a3051f30;  1 drivers
v0x5f27a3036cf0_0 .net "alu_out_address", 31 0, L_0x5f27a3052b40;  alias, 1 drivers
v0x5f27a3036dd0_0 .net "alu_res_out_execute", 31 0, v0x5f27a302de90_0;  1 drivers
v0x5f27a3036e90_0 .net "alu_res_out_memstage", 31 0, v0x5f27a302b9c0_0;  1 drivers
v0x5f27a3036f50_0 .net "alu_res_out_wb", 31 0, v0x5f27a3033d80_0;  1 drivers
v0x5f27a3037010_0 .net "branch_result_decode", 0 0, v0x5f27a3021060_0;  1 drivers
v0x5f27a3037140_0 .net "branch_result_execute", 0 0, L_0x5f27a30510a0;  1 drivers
v0x5f27a30371e0_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a30374a0_0 .net "data_mem_request", 0 0, v0x5f27a3032ee0_0;  alias, 1 drivers
v0x5f27a3037540_0 .net "data_mem_valid", 0 0, v0x5f27a303c0b0_0;  alias, 1 drivers
v0x5f27a30375e0_0 .net "data_mem_we_re", 0 0, v0x5f27a30332b0_0;  alias, 1 drivers
v0x5f27a3037680_0 .net "instruc_mask_singal", 3 0, v0x5f27a3030f40_0;  alias, 1 drivers
v0x5f27a3037720_0 .net "instruc_mem_valid", 0 0, v0x5f27a303d940_0;  alias, 1 drivers
v0x5f27a30377c0_0 .net "instruction", 31 0, v0x5f27a303ce20_0;  alias, 1 drivers
v0x5f27a3037860_0 .net "instruction_decode", 31 0, v0x5f27a302eca0_0;  1 drivers
v0x5f27a3037900_0 .net "instruction_execute", 31 0, L_0x5f27a30515e0;  1 drivers
v0x5f27a30379a0_0 .net "instruction_fetch", 31 0, v0x5f27a3030cc0_0;  1 drivers
v0x5f27a3037a40_0 .net "instruction_mem_request", 0 0, v0x5f27a3031360_0;  alias, 1 drivers
v0x5f27a3037ae0_0 .net "instruction_mem_we_re", 0 0, v0x5f27a30315f0_0;  alias, 1 drivers
v0x5f27a3037b80_0 .net "instruction_memstage", 31 0, v0x5f27a302bb20_0;  1 drivers
v0x5f27a3037c20_0 .net "instruction_wb", 31 0, v0x5f27a3033ee0_0;  1 drivers
v0x5f27a3037d10_0 .net "jalr_decode", 0 0, v0x5f27a3022290_0;  1 drivers
v0x5f27a3037db0_0 .net "jalr_execute", 0 0, L_0x5f27a3050df0;  1 drivers
v0x5f27a3037e50_0 .net "load_data_in", 31 0, v0x5f27a303b590_0;  alias, 1 drivers
v0x5f27a3038170_0 .net "load_decode", 0 0, v0x5f27a3021960_0;  1 drivers
v0x5f27a3038210_0 .net "load_execute", 0 0, L_0x5f27a3050c00;  1 drivers
v0x5f27a30382b0_0 .net "load_memstage", 0 0, v0x5f27a302bdd0_0;  1 drivers
v0x5f27a3038350_0 .net "load_signal", 0 0, L_0x5f27a3052d30;  alias, 1 drivers
v0x5f27a3038410_0 .net "mask", 3 0, v0x5f27a3032580_0;  1 drivers
v0x5f27a3038520_0 .net "mask_singal", 3 0, L_0x5f27a3052cc0;  alias, 1 drivers
v0x5f27a3038600_0 .net "mem_to_reg_decode", 1 0, v0x5f27a3022600_0;  1 drivers
v0x5f27a30386c0_0 .net "mem_to_reg_execute", 1 0, L_0x5f27a30511f0;  1 drivers
v0x5f27a3038780_0 .net "mem_to_reg_memstage", 1 0, L_0x5f27a3052290;  1 drivers
v0x5f27a3038890_0 .net "mem_to_reg_wb", 1 0, L_0x5f27a3052ea0;  1 drivers
v0x5f27a3038950_0 .net "next_sel_address_execute", 31 0, v0x5f27a302d800_0;  1 drivers
v0x5f27a3038a10_0 .net "next_sel_address_memstage", 31 0, L_0x5f27a30526d0;  1 drivers
v0x5f27a3038b20_0 .net "next_sel_address_wb", 31 0, L_0x5f27a3053070;  1 drivers
v0x5f27a3038be0_0 .net "next_sel_decode", 0 0, v0x5f27a30226f0_0;  1 drivers
v0x5f27a3038c80_0 .net "next_sel_execute", 0 0, L_0x5f27a3050ef0;  1 drivers
v0x5f27a3038d20_0 .net "op_b_decode", 31 0, L_0x5f27a304f8a0;  1 drivers
v0x5f27a3038e30_0 .net "op_b_execute", 31 0, L_0x5f27a3051540;  1 drivers
v0x5f27a3038f40_0 .net "op_b_memstage", 31 0, L_0x5f27a3052330;  1 drivers
v0x5f27a3039000_0 .net "opa_mux_out_decode", 31 0, L_0x5f27a30507e0;  1 drivers
v0x5f27a30390c0_0 .net "opa_mux_out_execute", 31 0, v0x5f27a301ef10_0;  1 drivers
v0x5f27a3039180_0 .net "opb_mux_out_decode", 31 0, L_0x5f27a30509a0;  1 drivers
v0x5f27a3039220_0 .net "opb_mux_out_execute", 31 0, v0x5f27a301f450_0;  1 drivers
v0x5f27a30392e0_0 .net "pc_address", 31 0, v0x5f27a3030040_0;  alias, 1 drivers
v0x5f27a30393d0_0 .net "pre_pc_addr_decode", 31 0, v0x5f27a302f340_0;  1 drivers
v0x5f27a3039520_0 .net "pre_pc_addr_execute", 31 0, L_0x5f27a30514d0;  1 drivers
v0x5f27a3039670_0 .net "pre_pc_addr_fetch", 31 0, L_0x5f27a3008fe0;  1 drivers
v0x5f27a3039730_0 .net "pre_pc_addr_memstage", 31 0, L_0x5f27a30524e0;  1 drivers
v0x5f27a30397f0_0 .net "pre_pc_addr_wb", 31 0, L_0x5f27a30533e0;  1 drivers
v0x5f27a30398b0_0 .net "rd_memstage", 4 0, L_0x5f27a3052910;  1 drivers
v0x5f27a3039970_0 .net "rd_wb", 4 0, L_0x5f27a30529b0;  1 drivers
v0x5f27a3039a50_0 .net "rd_wb_data", 31 0, v0x5f27a3035ad0_0;  1 drivers
v0x5f27a3039ba0_0 .net "reg_write_decode", 0 0, v0x5f27a30229c0_0;  1 drivers
v0x5f27a303a0e0_0 .net "reg_write_execute", 0 0, L_0x5f27a3051030;  1 drivers
v0x5f27a303a180_0 .net "reg_write_memstage", 0 0, L_0x5f27a3052020;  1 drivers
v0x5f27a303a220_0 .net "reg_write_wb", 0 0, L_0x5f27a3052da0;  1 drivers
v0x5f27a303a2c0_0 .net "rs1_decode", 4 0, L_0x5f27a3050650;  1 drivers
v0x5f27a303a360_0 .net "rs1_execute", 4 0, v0x5f27a301fde0_0;  1 drivers
v0x5f27a303a400_0 .net "rs2_decode", 4 0, L_0x5f27a30506f0;  1 drivers
v0x5f27a303a4f0_0 .net "rs2_execute", 4 0, v0x5f27a3020080_0;  1 drivers
v0x5f27a303a590_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
v0x5f27a303a630_0 .net "store_data_out", 31 0, v0x5f27a30322f0_0;  alias, 1 drivers
v0x5f27a303a720_0 .net "store_decode", 0 0, v0x5f27a3021a00_0;  1 drivers
v0x5f27a303a7c0_0 .net "store_execute", 0 0, L_0x5f27a3050c70;  1 drivers
v0x5f27a303a860_0 .net "store_memstage", 0 0, L_0x5f27a3052190;  1 drivers
v0x5f27a303a900_0 .net "wrap_load_memstage", 31 0, v0x5f27a30327c0_0;  1 drivers
v0x5f27a303a9c0_0 .net "wrap_load_wb", 31 0, L_0x5f27a30531d0;  1 drivers
L_0x5f27a3051730 .cmp/eq 5, v0x5f27a301fde0_0, L_0x5f27a3052910;
L_0x5f27a3051830 .cmp/eq 5, v0x5f27a301fde0_0, L_0x5f27a30529b0;
L_0x5f27a30519c0 .functor MUXZ 32, v0x5f27a301ef10_0, v0x5f27a3033d80_0, L_0x5f27a3051830, C4<>;
L_0x5f27a3051b20 .functor MUXZ 32, L_0x5f27a30519c0, v0x5f27a302b9c0_0, L_0x5f27a3051730, C4<>;
L_0x5f27a3051c80 .cmp/eq 5, v0x5f27a3020080_0, L_0x5f27a3052910;
L_0x5f27a3051d20 .cmp/eq 5, v0x5f27a3020080_0, L_0x5f27a30529b0;
L_0x5f27a3051e90 .functor MUXZ 32, v0x5f27a301f450_0, v0x5f27a3033d80_0, L_0x5f27a3051d20, C4<>;
L_0x5f27a3051f30 .functor MUXZ 32, L_0x5f27a3051e90, v0x5f27a302b9c0_0, L_0x5f27a3051c80, C4<>;
L_0x5f27a3052910 .part v0x5f27a302bb20_0, 7, 5;
L_0x5f27a30529b0 .part v0x5f27a3033ee0_0, 7, 5;
S_0x5f27a3015050 .scope module, "u_decodepipeline" "decode_pipe" 4 112, 5 1 0, S_0x5f27a2fd3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load_in";
    .port_info 3 /INPUT 1 "store_in";
    .port_info 4 /INPUT 1 "jalr_in";
    .port_info 5 /INPUT 1 "next_sel_in";
    .port_info 6 /INPUT 1 "branch_result_in";
    .port_info 7 /INPUT 1 "reg_write_in";
    .port_info 8 /INPUT 5 "rs1_in";
    .port_info 9 /INPUT 5 "rs2_in";
    .port_info 10 /INPUT 5 "alu_control_in";
    .port_info 11 /INPUT 2 "mem_to_reg_in";
    .port_info 12 /INPUT 32 "opa_mux_in";
    .port_info 13 /INPUT 32 "opb_mux_in";
    .port_info 14 /INPUT 32 "opb_data_in";
    .port_info 15 /INPUT 32 "pre_address_in";
    .port_info 16 /INPUT 32 "instruction_in";
    .port_info 17 /OUTPUT 1 "load";
    .port_info 18 /OUTPUT 1 "store";
    .port_info 19 /OUTPUT 1 "jalr_out";
    .port_info 20 /OUTPUT 1 "next_sel";
    .port_info 21 /OUTPUT 1 "branch_result";
    .port_info 22 /OUTPUT 1 "reg_write_out";
    .port_info 23 /OUTPUT 5 "rs1_out";
    .port_info 24 /OUTPUT 5 "rs2_out";
    .port_info 25 /OUTPUT 5 "alu_control";
    .port_info 26 /OUTPUT 2 "mem_to_reg";
    .port_info 27 /OUTPUT 32 "opa_mux_out";
    .port_info 28 /OUTPUT 32 "opb_mux_out";
    .port_info 29 /OUTPUT 32 "opb_data_out";
    .port_info 30 /OUTPUT 32 "pre_address_out";
    .port_info 31 /OUTPUT 32 "instruction_out";
L_0x5f27a3050c00 .functor BUFZ 1, v0x5f27a301e7f0_0, C4<0>, C4<0>, C4<0>;
L_0x5f27a3050c70 .functor BUFZ 1, v0x5f27a30203e0_0, C4<0>, C4<0>, C4<0>;
L_0x5f27a3050df0 .functor BUFZ 1, v0x5f27a301e5b0_0, C4<0>, C4<0>, C4<0>;
L_0x5f27a3050ef0 .functor BUFZ 1, v0x5f27a301ee50_0, C4<0>, C4<0>, C4<0>;
L_0x5f27a3051030 .functor BUFZ 1, v0x5f27a301fba0_0, C4<0>, C4<0>, C4<0>;
L_0x5f27a30510a0 .functor BUFZ 1, v0x5f27a3009100_0, C4<0>, C4<0>, C4<0>;
L_0x5f27a30511f0 .functor BUFZ 2, v0x5f27a301ea30_0, C4<00>, C4<00>, C4<00>;
L_0x5f27a3051260 .functor BUFZ 5, v0x5f27a2fd4a30_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5f27a3051540 .functor BUFZ 32, v0x5f27a301f1b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5f27a30515e0 .functor BUFZ 32, v0x5f27a301e310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5f27a30514d0 .functor BUFZ 32, v0x5f27a301f6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5f27a2fd4a30_0 .var "alu_con", 4 0;
v0x5f27a2fd8ac0_0 .net "alu_control", 4 0, L_0x5f27a3051260;  alias, 1 drivers
v0x5f27a2fd8bc0_0 .net "alu_control_in", 4 0, v0x5f27a3021ad0_0;  alias, 1 drivers
v0x5f27a3009100_0 .var "branch_res", 0 0;
v0x5f27a30091a0_0 .net "branch_result", 0 0, L_0x5f27a30510a0;  alias, 1 drivers
v0x5f27a2ff3260_0 .net "branch_result_in", 0 0, v0x5f27a3021060_0;  alias, 1 drivers
v0x5f27a2ff3300_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a301e310_0 .var "instruction", 31 0;
v0x5f27a301e3f0_0 .net "instruction_in", 31 0, v0x5f27a302eca0_0;  alias, 1 drivers
v0x5f27a301e4d0_0 .net "instruction_out", 31 0, L_0x5f27a30515e0;  alias, 1 drivers
v0x5f27a301e5b0_0 .var "jalr", 0 0;
v0x5f27a301e670_0 .net "jalr_in", 0 0, v0x5f27a3022290_0;  alias, 1 drivers
v0x5f27a301e730_0 .net "jalr_out", 0 0, L_0x5f27a3050df0;  alias, 1 drivers
v0x5f27a301e7f0_0 .var "l", 0 0;
v0x5f27a301e8b0_0 .net "load", 0 0, L_0x5f27a3050c00;  alias, 1 drivers
v0x5f27a301e970_0 .net "load_in", 0 0, v0x5f27a3021960_0;  alias, 1 drivers
v0x5f27a301ea30_0 .var "mem_reg", 1 0;
v0x5f27a301eb10_0 .net "mem_to_reg", 1 0, L_0x5f27a30511f0;  alias, 1 drivers
v0x5f27a301ebf0_0 .net "mem_to_reg_in", 1 0, v0x5f27a3022600_0;  alias, 1 drivers
v0x5f27a301ecd0_0 .net "next_sel", 0 0, L_0x5f27a3050ef0;  alias, 1 drivers
v0x5f27a301ed90_0 .net "next_sel_in", 0 0, v0x5f27a30226f0_0;  alias, 1 drivers
v0x5f27a301ee50_0 .var "nextsel", 0 0;
v0x5f27a301ef10_0 .var "opa_mux", 31 0;
v0x5f27a301eff0_0 .net "opa_mux_in", 31 0, L_0x5f27a30507e0;  alias, 1 drivers
v0x5f27a301f0d0_0 .net "opa_mux_out", 31 0, v0x5f27a301ef10_0;  alias, 1 drivers
v0x5f27a301f1b0_0 .var "opb_data", 31 0;
v0x5f27a301f290_0 .net "opb_data_in", 31 0, L_0x5f27a304f8a0;  alias, 1 drivers
v0x5f27a301f370_0 .net "opb_data_out", 31 0, L_0x5f27a3051540;  alias, 1 drivers
v0x5f27a301f450_0 .var "opb_mux", 31 0;
v0x5f27a301f530_0 .net "opb_mux_in", 31 0, L_0x5f27a30509a0;  alias, 1 drivers
v0x5f27a301f610_0 .net "opb_mux_out", 31 0, v0x5f27a301f450_0;  alias, 1 drivers
v0x5f27a301f6f0_0 .var "pre_address", 31 0;
v0x5f27a301f7d0_0 .net "pre_address_in", 31 0, v0x5f27a302f340_0;  alias, 1 drivers
v0x5f27a301fac0_0 .net "pre_address_out", 31 0, L_0x5f27a30514d0;  alias, 1 drivers
v0x5f27a301fba0_0 .var "reg_write", 0 0;
v0x5f27a301fc60_0 .net "reg_write_in", 0 0, v0x5f27a30229c0_0;  alias, 1 drivers
v0x5f27a301fd20_0 .net "reg_write_out", 0 0, L_0x5f27a3051030;  alias, 1 drivers
v0x5f27a301fde0_0 .var "rs1", 4 0;
v0x5f27a301fec0_0 .net "rs1_in", 4 0, L_0x5f27a3050650;  alias, 1 drivers
v0x5f27a301ffa0_0 .net "rs1_out", 4 0, v0x5f27a301fde0_0;  alias, 1 drivers
v0x5f27a3020080_0 .var "rs2", 4 0;
v0x5f27a3020160_0 .net "rs2_in", 4 0, L_0x5f27a30506f0;  alias, 1 drivers
v0x5f27a3020240_0 .net "rs2_out", 4 0, v0x5f27a3020080_0;  alias, 1 drivers
v0x5f27a3020320_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
v0x5f27a30203e0_0 .var "s", 0 0;
v0x5f27a30204a0_0 .net "store", 0 0, L_0x5f27a3050c70;  alias, 1 drivers
v0x5f27a3020560_0 .net "store_in", 0 0, v0x5f27a3021a00_0;  alias, 1 drivers
E_0x5f27a2ec7660/0 .event negedge, v0x5f27a3020320_0;
E_0x5f27a2ec7660/1 .event posedge, v0x5f27a2ff3300_0;
E_0x5f27a2ec7660 .event/or E_0x5f27a2ec7660/0, E_0x5f27a2ec7660/1;
S_0x5f27a3015430 .scope module, "u_decodestage" "decode" 4 86, 6 1 0, S_0x5f27a2fd3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 1 "reg_write_en_in";
    .port_info 4 /INPUT 1 "load_control_signal";
    .port_info 5 /INPUT 32 "instruction";
    .port_info 6 /INPUT 32 "pc_address";
    .port_info 7 /INPUT 32 "rd_wb_data";
    .port_info 8 /INPUT 32 "instruction_rd";
    .port_info 9 /OUTPUT 1 "load";
    .port_info 10 /OUTPUT 1 "store";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "next_sel";
    .port_info 13 /OUTPUT 1 "branch_result";
    .port_info 14 /OUTPUT 1 "reg_write_en_out";
    .port_info 15 /OUTPUT 5 "alu_control";
    .port_info 16 /OUTPUT 2 "mem_to_reg";
    .port_info 17 /OUTPUT 5 "rs1";
    .port_info 18 /OUTPUT 5 "rs2";
    .port_info 19 /OUTPUT 32 "opb_data";
    .port_info 20 /OUTPUT 32 "opa_mux_out";
    .port_info 21 /OUTPUT 32 "opb_mux_out";
L_0x5f27a304f8a0 .functor BUFZ 32, L_0x5f27a30501c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5f27a3029350_0 .net "alu_control", 4 0, v0x5f27a3021ad0_0;  alias, 1 drivers
v0x5f27a3029430_0 .net "branch", 0 0, v0x5f27a30218a0_0;  1 drivers
v0x5f27a30294f0_0 .net "branch_result", 0 0, v0x5f27a3021060_0;  alias, 1 drivers
v0x5f27a3029590_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a3029680_0 .net "i_immo", 31 0, v0x5f27a3025550_0;  1 drivers
v0x5f27a30297c0_0 .net "imm_mux_out", 31 0, v0x5f27a3026500_0;  1 drivers
v0x5f27a30298b0_0 .net "imm_sel", 2 0, v0x5f27a3022030_0;  1 drivers
v0x5f27a3029970_0 .net "instruction", 31 0, v0x5f27a302eca0_0;  alias, 1 drivers
v0x5f27a3029a80_0 .net "instruction_rd", 31 0, v0x5f27a3033ee0_0;  alias, 1 drivers
v0x5f27a3029b60_0 .net "jalr", 0 0, v0x5f27a3022290_0;  alias, 1 drivers
v0x5f27a3029c00_0 .net "load", 0 0, v0x5f27a3021960_0;  alias, 1 drivers
v0x5f27a3029ca0_0 .net "load_control_signal", 0 0, L_0x5f27a3050c00;  alias, 1 drivers
v0x5f27a3029d40_0 .net "mem_to_reg", 1 0, v0x5f27a3022600_0;  alias, 1 drivers
v0x5f27a3029e00_0 .net "next_sel", 0 0, v0x5f27a30226f0_0;  alias, 1 drivers
v0x5f27a3029ea0_0 .net "op_a", 31 0, L_0x5f27a304fa00;  1 drivers
v0x5f27a3029f60_0 .net "op_b", 31 0, L_0x5f27a30501c0;  1 drivers
v0x5f27a302a020_0 .net "opa_mux_out", 31 0, L_0x5f27a30507e0;  alias, 1 drivers
v0x5f27a302a1f0_0 .net "opb_data", 31 0, L_0x5f27a304f8a0;  alias, 1 drivers
v0x5f27a302a2b0_0 .net "opb_mux_out", 31 0, L_0x5f27a30509a0;  alias, 1 drivers
v0x5f27a302a350_0 .net "operand_a", 0 0, v0x5f27a30227c0_0;  1 drivers
v0x5f27a302a3f0_0 .net "operand_b", 0 0, v0x5f27a3022860_0;  1 drivers
v0x5f27a302a490_0 .net "pc_address", 31 0, v0x5f27a302f340_0;  alias, 1 drivers
v0x5f27a302a5a0_0 .net "rd_wb_data", 31 0, v0x5f27a3035ad0_0;  alias, 1 drivers
v0x5f27a302a660_0 .net "reg_write_en_in", 0 0, L_0x5f27a3052da0;  alias, 1 drivers
v0x5f27a302a700_0 .net "reg_write_en_out", 0 0, v0x5f27a30229c0_0;  alias, 1 drivers
v0x5f27a302a7a0_0 .net "rs1", 4 0, L_0x5f27a3050650;  alias, 1 drivers
v0x5f27a302a840_0 .net "rs2", 4 0, L_0x5f27a30506f0;  alias, 1 drivers
v0x5f27a302a8e0_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
v0x5f27a302a9d0_0 .net "s_immo", 31 0, v0x5f27a3025710_0;  1 drivers
v0x5f27a302aac0_0 .net "sb_immo", 31 0, v0x5f27a30257b0_0;  1 drivers
v0x5f27a302abb0_0 .net "store", 0 0, v0x5f27a3021a00_0;  alias, 1 drivers
v0x5f27a302ac50_0 .net "u_immo", 31 0, v0x5f27a3025890_0;  1 drivers
v0x5f27a302ad60_0 .net "uj_immo", 31 0, v0x5f27a30259c0_0;  1 drivers
v0x5f27a302b080_0 .net "valid", 0 0, v0x5f27a303c0b0_0;  alias, 1 drivers
L_0x5f27a304f0f0 .part v0x5f27a302eca0_0, 0, 7;
L_0x5f27a304f190 .part v0x5f27a302eca0_0, 12, 3;
L_0x5f27a304f230 .part v0x5f27a302eca0_0, 25, 7;
L_0x5f27a3050400 .part v0x5f27a302eca0_0, 15, 5;
L_0x5f27a30504d0 .part v0x5f27a302eca0_0, 20, 5;
L_0x5f27a3050570 .part v0x5f27a3033ee0_0, 7, 5;
L_0x5f27a3050650 .part v0x5f27a302eca0_0, 15, 5;
L_0x5f27a30506f0 .part v0x5f27a302eca0_0, 20, 5;
L_0x5f27a3050b60 .part v0x5f27a302eca0_0, 12, 3;
S_0x5f27a30140d0 .scope module, "u_branch0" "branch" 6 112, 7 1 0, S_0x5f27a3015430;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "op_a";
    .port_info 1 /INPUT 32 "op_b";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "result";
v0x5f27a3020d00_0 .net "en", 0 0, v0x5f27a30218a0_0;  alias, 1 drivers
v0x5f27a3020de0_0 .net "fun3", 2 0, L_0x5f27a3050b60;  1 drivers
v0x5f27a3020ec0_0 .net "op_a", 31 0, L_0x5f27a304fa00;  alias, 1 drivers
v0x5f27a3020f80_0 .net "op_b", 31 0, L_0x5f27a30501c0;  alias, 1 drivers
v0x5f27a3021060_0 .var "result", 0 0;
E_0x5f27a2ec79e0 .event edge, v0x5f27a3020d00_0, v0x5f27a3020de0_0, v0x5f27a3020ec0_0, v0x5f27a3020f80_0;
S_0x5f27a2ebdb10 .scope module, "u_cu0" "controlunit" 6 35, 8 1 0, S_0x5f27a3015430;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "fun3";
    .port_info 2 /INPUT 7 "fun7";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 1 "load_control";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 3 "imm_sel";
    .port_info 7 /OUTPUT 1 "operand_b";
    .port_info 8 /OUTPUT 1 "operand_a";
    .port_info 9 /OUTPUT 2 "mem_to_reg";
    .port_info 10 /OUTPUT 1 "Load";
    .port_info 11 /OUTPUT 1 "jalr_out";
    .port_info 12 /OUTPUT 1 "Store";
    .port_info 13 /OUTPUT 1 "Branch";
    .port_info 14 /OUTPUT 1 "mem_en";
    .port_info 15 /OUTPUT 1 "next_sel";
    .port_info 16 /OUTPUT 5 "alu_control";
v0x5f27a3023b90_0 .net "Branch", 0 0, v0x5f27a30218a0_0;  alias, 1 drivers
v0x5f27a3023c50_0 .net "Load", 0 0, v0x5f27a3021960_0;  alias, 1 drivers
v0x5f27a3023d60_0 .net "Store", 0 0, v0x5f27a3021a00_0;  alias, 1 drivers
v0x5f27a3023e50_0 .net "alu_control", 4 0, v0x5f27a3021ad0_0;  alias, 1 drivers
v0x5f27a3023f40_0 .net "auipc", 0 0, v0x5f27a3023130_0;  1 drivers
v0x5f27a3024080_0 .net "branch", 0 0, v0x5f27a3023220_0;  1 drivers
v0x5f27a3024170_0 .net "fun3", 2 0, L_0x5f27a304f190;  1 drivers
v0x5f27a3024210_0 .net "fun7", 6 0, L_0x5f27a304f230;  1 drivers
v0x5f27a30242b0_0 .net "i_type", 0 0, v0x5f27a30232f0_0;  1 drivers
v0x5f27a3024350_0 .net "imm_sel", 2 0, v0x5f27a3022030_0;  alias, 1 drivers
v0x5f27a30243f0_0 .net "jal", 0 0, v0x5f27a30233f0_0;  1 drivers
v0x5f27a30244e0_0 .net "jalr", 0 0, v0x5f27a30234c0_0;  1 drivers
v0x5f27a30245d0_0 .net "jalr_out", 0 0, v0x5f27a3022290_0;  alias, 1 drivers
v0x5f27a30246c0_0 .net "load", 0 0, v0x5f27a30235b0_0;  1 drivers
v0x5f27a30247b0_0 .net "load_control", 0 0, L_0x5f27a3050c00;  alias, 1 drivers
v0x5f27a3024850_0 .net "lui", 0 0, v0x5f27a3023770_0;  1 drivers
v0x5f27a3024940_0 .net "mem_en", 0 0, v0x5f27a3022540_0;  1 drivers
v0x5f27a30249e0_0 .net "mem_to_reg", 1 0, v0x5f27a3022600_0;  alias, 1 drivers
v0x5f27a3024ad0_0 .net "next_sel", 0 0, v0x5f27a30226f0_0;  alias, 1 drivers
v0x5f27a3024bc0_0 .net "opcode", 6 0, L_0x5f27a304f0f0;  1 drivers
v0x5f27a3024c60_0 .net "operand_a", 0 0, v0x5f27a30227c0_0;  alias, 1 drivers
v0x5f27a3024d00_0 .net "operand_b", 0 0, v0x5f27a3022860_0;  alias, 1 drivers
v0x5f27a3024da0_0 .net "r_type", 0 0, v0x5f27a30238b0_0;  1 drivers
v0x5f27a3024e90_0 .net "reg_write", 0 0, v0x5f27a30229c0_0;  alias, 1 drivers
v0x5f27a3024f80_0 .net "store", 0 0, v0x5f27a3023980_0;  1 drivers
v0x5f27a3025070_0 .net "valid", 0 0, v0x5f27a303c0b0_0;  alias, 1 drivers
S_0x5f27a30213e0 .scope module, "u_controldec0" "control_decoder" 8 47, 9 1 0, S_0x5f27a2ebdb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "fun3";
    .port_info 1 /INPUT 7 "fun7";
    .port_info 2 /INPUT 1 "i_type";
    .port_info 3 /INPUT 1 "r_type";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 1 "store";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "jal";
    .port_info 8 /INPUT 1 "jalr";
    .port_info 9 /INPUT 1 "lui";
    .port_info 10 /INPUT 1 "auipc";
    .port_info 11 /INPUT 1 "load_control";
    .port_info 12 /OUTPUT 1 "Load";
    .port_info 13 /OUTPUT 1 "Store";
    .port_info 14 /OUTPUT 1 "jalr_out";
    .port_info 15 /OUTPUT 2 "mem_to_reg";
    .port_info 16 /OUTPUT 1 "reg_write";
    .port_info 17 /OUTPUT 1 "mem_en";
    .port_info 18 /OUTPUT 1 "operand_b";
    .port_info 19 /OUTPUT 1 "operand_a";
    .port_info 20 /OUTPUT 3 "imm_sel";
    .port_info 21 /OUTPUT 1 "Branch";
    .port_info 22 /OUTPUT 1 "next_sel";
    .port_info 23 /OUTPUT 5 "alu_control";
v0x5f27a30218a0_0 .var "Branch", 0 0;
v0x5f27a3021960_0 .var "Load", 0 0;
v0x5f27a3021a00_0 .var "Store", 0 0;
v0x5f27a3021ad0_0 .var "alu_control", 4 0;
v0x5f27a3021ba0_0 .net "auipc", 0 0, v0x5f27a3023130_0;  alias, 1 drivers
v0x5f27a3021c90_0 .net "branch", 0 0, v0x5f27a3023220_0;  alias, 1 drivers
v0x5f27a3021d30_0 .net "fun3", 2 0, L_0x5f27a304f190;  alias, 1 drivers
v0x5f27a3021dd0_0 .net "fun7", 6 0, L_0x5f27a304f230;  alias, 1 drivers
v0x5f27a3021eb0_0 .net "fun_7", 0 0, L_0x5f27a304f050;  1 drivers
v0x5f27a3021f70_0 .net "i_type", 0 0, v0x5f27a30232f0_0;  alias, 1 drivers
v0x5f27a3022030_0 .var "imm_sel", 2 0;
v0x5f27a3022110_0 .net "jal", 0 0, v0x5f27a30233f0_0;  alias, 1 drivers
v0x5f27a30221d0_0 .net "jalr", 0 0, v0x5f27a30234c0_0;  alias, 1 drivers
v0x5f27a3022290_0 .var "jalr_out", 0 0;
v0x5f27a3022330_0 .net "load", 0 0, v0x5f27a30235b0_0;  alias, 1 drivers
v0x5f27a30223d0_0 .net "load_control", 0 0, L_0x5f27a3050c00;  alias, 1 drivers
v0x5f27a30224a0_0 .net "lui", 0 0, v0x5f27a3023770_0;  alias, 1 drivers
v0x5f27a3022540_0 .var "mem_en", 0 0;
v0x5f27a3022600_0 .var "mem_to_reg", 1 0;
v0x5f27a30226f0_0 .var "next_sel", 0 0;
v0x5f27a30227c0_0 .var "operand_a", 0 0;
v0x5f27a3022860_0 .var "operand_b", 0 0;
v0x5f27a3022900_0 .net "r_type", 0 0, v0x5f27a30238b0_0;  alias, 1 drivers
v0x5f27a30229c0_0 .var "reg_write", 0 0;
v0x5f27a3022a90_0 .net "store", 0 0, v0x5f27a3023980_0;  alias, 1 drivers
E_0x5f27a2eb0190/0 .event edge, v0x5f27a3022900_0, v0x5f27a3021f70_0, v0x5f27a3022330_0, v0x5f27a3022110_0;
E_0x5f27a2eb0190/1 .event edge, v0x5f27a30221d0_0, v0x5f27a30224a0_0, v0x5f27a3021ba0_0, v0x5f27a301e8b0_0;
E_0x5f27a2eb0190/2 .event edge, v0x5f27a3021c90_0, v0x5f27a3022a90_0, v0x5f27a3021d30_0, v0x5f27a3021dd0_0;
E_0x5f27a2eb0190/3 .event edge, v0x5f27a3021eb0_0;
E_0x5f27a2eb0190 .event/or E_0x5f27a2eb0190/0, E_0x5f27a2eb0190/1, E_0x5f27a2eb0190/2, E_0x5f27a2eb0190/3;
L_0x5f27a304f050 .part L_0x5f27a304f230, 5, 1;
S_0x5f27a3022e30 .scope module, "u_typedec0" "type_decoder" 8 32, 10 1 0, S_0x5f27a2ebdb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "r_type";
    .port_info 2 /OUTPUT 1 "i_type";
    .port_info 3 /OUTPUT 1 "load";
    .port_info 4 /OUTPUT 1 "store";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "jal";
    .port_info 7 /OUTPUT 1 "jalr";
    .port_info 8 /OUTPUT 1 "lui";
    .port_info 9 /OUTPUT 1 "auipc";
    .port_info 10 /INPUT 1 "valid";
    .port_info 11 /INPUT 1 "load_signal_controller";
v0x5f27a3023130_0 .var "auipc", 0 0;
v0x5f27a3023220_0 .var "branch", 0 0;
v0x5f27a30232f0_0 .var "i_type", 0 0;
v0x5f27a30233f0_0 .var "jal", 0 0;
v0x5f27a30234c0_0 .var "jalr", 0 0;
v0x5f27a30235b0_0 .var "load", 0 0;
v0x5f27a3023680_0 .net "load_signal_controller", 0 0, L_0x5f27a3050c00;  alias, 1 drivers
v0x5f27a3023770_0 .var "lui", 0 0;
v0x5f27a3023810_0 .net "opcode", 6 0, L_0x5f27a304f0f0;  alias, 1 drivers
v0x5f27a30238b0_0 .var "r_type", 0 0;
v0x5f27a3023980_0 .var "store", 0 0;
v0x5f27a3023a50_0 .net "valid", 0 0, v0x5f27a303c0b0_0;  alias, 1 drivers
E_0x5f27a301b2a0 .event edge, v0x5f27a3023810_0, v0x5f27a3023a50_0, v0x5f27a301e8b0_0;
S_0x5f27a30252b0 .scope module, "u_imm_gen0" "immediategen" 6 56, 11 1 0, S_0x5f27a3015430;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "i_imme";
    .port_info 2 /OUTPUT 32 "s_imme";
    .port_info 3 /OUTPUT 32 "sb_imme";
    .port_info 4 /OUTPUT 32 "uj_imme";
    .port_info 5 /OUTPUT 32 "u_imme";
v0x5f27a3025550_0 .var "i_imme", 31 0;
v0x5f27a3025650_0 .net "instr", 31 0, v0x5f27a302eca0_0;  alias, 1 drivers
v0x5f27a3025710_0 .var "s_imme", 31 0;
v0x5f27a30257b0_0 .var "sb_imme", 31 0;
v0x5f27a3025890_0 .var "u_imme", 31 0;
v0x5f27a30259c0_0 .var "uj_imme", 31 0;
E_0x5f27a301b500 .event edge, v0x5f27a301e3f0_0;
S_0x5f27a3025ba0 .scope module, "u_mux0" "mux3_8" 6 66, 12 1 0, S_0x5f27a3015430;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 32 "f";
    .port_info 6 /INPUT 32 "g";
    .port_info 7 /INPUT 32 "h";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v0x5f27a3025ef0_0 .net "a", 31 0, v0x5f27a3025550_0;  alias, 1 drivers
v0x5f27a3025fd0_0 .net "b", 31 0, v0x5f27a3025710_0;  alias, 1 drivers
v0x5f27a3026070_0 .net "c", 31 0, v0x5f27a30257b0_0;  alias, 1 drivers
v0x5f27a3026110_0 .net "d", 31 0, v0x5f27a30259c0_0;  alias, 1 drivers
v0x5f27a30261b0_0 .net "e", 31 0, v0x5f27a3025890_0;  alias, 1 drivers
o0x7f44b488fff8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5f27a30262a0_0 .net "f", 31 0, o0x7f44b488fff8;  0 drivers
o0x7f44b4890028 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5f27a3026340_0 .net "g", 31 0, o0x7f44b4890028;  0 drivers
o0x7f44b4890058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5f27a3026420_0 .net "h", 31 0, o0x7f44b4890058;  0 drivers
v0x5f27a3026500_0 .var "out", 31 0;
v0x5f27a30265e0_0 .net "sel", 2 0, v0x5f27a3022030_0;  alias, 1 drivers
E_0x5f27a301b4c0/0 .event edge, v0x5f27a3022030_0, v0x5f27a3025550_0, v0x5f27a3025710_0, v0x5f27a30257b0_0;
E_0x5f27a301b4c0/1 .event edge, v0x5f27a30259c0_0, v0x5f27a3025890_0, v0x5f27a30262a0_0, v0x5f27a3026340_0;
E_0x5f27a301b4c0/2 .event edge, v0x5f27a3026420_0;
E_0x5f27a301b4c0 .event/or E_0x5f27a301b4c0/0, E_0x5f27a301b4c0/1, E_0x5f27a301b4c0/2;
S_0x5f27a30267e0 .scope module, "u_mux1" "mux" 6 95, 13 1 0, S_0x5f27a3015430;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5f27a3026a10_0 .net "a", 31 0, L_0x5f27a304fa00;  alias, 1 drivers
v0x5f27a3026af0_0 .net "b", 31 0, v0x5f27a302f340_0;  alias, 1 drivers
v0x5f27a3026b90_0 .net "out", 31 0, L_0x5f27a30507e0;  alias, 1 drivers
v0x5f27a3026c60_0 .net "sel", 0 0, v0x5f27a30227c0_0;  alias, 1 drivers
L_0x5f27a30507e0 .functor MUXZ 32, L_0x5f27a304fa00, v0x5f27a302f340_0, v0x5f27a30227c0_0, C4<>;
S_0x5f27a3026d90 .scope module, "u_mux2" "mux" 6 104, 13 1 0, S_0x5f27a3015430;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5f27a3026f70_0 .net "a", 31 0, L_0x5f27a30501c0;  alias, 1 drivers
v0x5f27a3027080_0 .net "b", 31 0, v0x5f27a3026500_0;  alias, 1 drivers
v0x5f27a3027150_0 .net "out", 31 0, L_0x5f27a30509a0;  alias, 1 drivers
v0x5f27a3027250_0 .net "sel", 0 0, v0x5f27a3022860_0;  alias, 1 drivers
L_0x5f27a30509a0 .functor MUXZ 32, L_0x5f27a30501c0, v0x5f27a3026500_0, v0x5f27a3022860_0, C4<>;
S_0x5f27a3027380 .scope module, "u_regfile0" "registerfile" 6 77, 14 1 0, S_0x5f27a3015430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "data";
    .port_info 7 /OUTPUT 32 "op_a";
    .port_info 8 /OUTPUT 32 "op_b";
v0x5f27a3027690_0 .net *"_ivl_0", 31 0, L_0x5f27a304f3e0;  1 drivers
v0x5f27a3027790_0 .net *"_ivl_10", 6 0, L_0x5f27a304f610;  1 drivers
L_0x7f44b4845138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f27a3027870_0 .net *"_ivl_13", 1 0, L_0x7f44b4845138;  1 drivers
L_0x7f44b4845180 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x5f27a3027930_0 .net/2u *"_ivl_14", 6 0, L_0x7f44b4845180;  1 drivers
v0x5f27a3027a10_0 .net *"_ivl_16", 6 0, L_0x5f27a304f800;  1 drivers
L_0x7f44b48451c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f27a3027b40_0 .net/2u *"_ivl_18", 31 0, L_0x7f44b48451c8;  1 drivers
v0x5f27a3027c20_0 .net *"_ivl_22", 31 0, L_0x5f27a304fb80;  1 drivers
L_0x7f44b4845210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f27a3027d00_0 .net *"_ivl_25", 26 0, L_0x7f44b4845210;  1 drivers
L_0x7f44b4845258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f27a3027de0_0 .net/2u *"_ivl_26", 31 0, L_0x7f44b4845258;  1 drivers
v0x5f27a3027ec0_0 .net *"_ivl_28", 0 0, L_0x5f27a304fd00;  1 drivers
L_0x7f44b48450a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f27a3027f80_0 .net *"_ivl_3", 26 0, L_0x7f44b48450a8;  1 drivers
v0x5f27a3028060_0 .net *"_ivl_30", 31 0, L_0x5f27a304fe40;  1 drivers
v0x5f27a3028140_0 .net *"_ivl_32", 6 0, L_0x5f27a304fee0;  1 drivers
L_0x7f44b48452a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f27a3028220_0 .net *"_ivl_35", 1 0, L_0x7f44b48452a0;  1 drivers
L_0x7f44b48452e8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x5f27a3028300_0 .net/2u *"_ivl_36", 6 0, L_0x7f44b48452e8;  1 drivers
v0x5f27a30283e0_0 .net *"_ivl_38", 6 0, L_0x5f27a3050030;  1 drivers
L_0x7f44b48450f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f27a30284c0_0 .net/2u *"_ivl_4", 31 0, L_0x7f44b48450f0;  1 drivers
L_0x7f44b4845330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f27a30286b0_0 .net/2u *"_ivl_40", 31 0, L_0x7f44b4845330;  1 drivers
v0x5f27a3028790_0 .net *"_ivl_6", 0 0, L_0x5f27a304f4a0;  1 drivers
v0x5f27a3028850_0 .net *"_ivl_8", 31 0, L_0x5f27a304f570;  1 drivers
v0x5f27a3028930_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a30289d0_0 .net "data", 31 0, v0x5f27a3035ad0_0;  alias, 1 drivers
v0x5f27a3028a90_0 .net "en", 0 0, L_0x5f27a3052da0;  alias, 1 drivers
v0x5f27a3028b50_0 .var/i "i", 31 0;
v0x5f27a3028c30_0 .net "op_a", 31 0, L_0x5f27a304fa00;  alias, 1 drivers
v0x5f27a3028cf0_0 .net "op_b", 31 0, L_0x5f27a30501c0;  alias, 1 drivers
v0x5f27a3028e00_0 .net "rd", 4 0, L_0x5f27a3050570;  1 drivers
v0x5f27a3028ee0 .array "register", 1 31, 31 0;
v0x5f27a3028fa0_0 .net "rs1", 4 0, L_0x5f27a3050400;  1 drivers
v0x5f27a3029080_0 .net "rs2", 4 0, L_0x5f27a30504d0;  1 drivers
v0x5f27a3029160_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
L_0x5f27a304f3e0 .concat [ 5 27 0 0], L_0x5f27a3050400, L_0x7f44b48450a8;
L_0x5f27a304f4a0 .cmp/ne 32, L_0x5f27a304f3e0, L_0x7f44b48450f0;
L_0x5f27a304f570 .array/port v0x5f27a3028ee0, L_0x5f27a304f800;
L_0x5f27a304f610 .concat [ 5 2 0 0], L_0x5f27a3050400, L_0x7f44b4845138;
L_0x5f27a304f800 .arith/sub 7, L_0x5f27a304f610, L_0x7f44b4845180;
L_0x5f27a304fa00 .functor MUXZ 32, L_0x7f44b48451c8, L_0x5f27a304f570, L_0x5f27a304f4a0, C4<>;
L_0x5f27a304fb80 .concat [ 5 27 0 0], L_0x5f27a30504d0, L_0x7f44b4845210;
L_0x5f27a304fd00 .cmp/ne 32, L_0x5f27a304fb80, L_0x7f44b4845258;
L_0x5f27a304fe40 .array/port v0x5f27a3028ee0, L_0x5f27a3050030;
L_0x5f27a304fee0 .concat [ 5 2 0 0], L_0x5f27a30504d0, L_0x7f44b48452a0;
L_0x5f27a3050030 .arith/sub 7, L_0x5f27a304fee0, L_0x7f44b48452e8;
L_0x5f27a30501c0 .functor MUXZ 32, L_0x7f44b4845330, L_0x5f27a304fe40, L_0x5f27a304fd00, C4<>;
S_0x5f27a302b430 .scope module, "u_executepipeline" "execute_pipe" 4 163, 15 1 0, S_0x5f27a2fd3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load_in";
    .port_info 3 /INPUT 1 "store_in";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "opb_datain";
    .port_info 6 /INPUT 32 "alu_res";
    .port_info 7 /INPUT 2 "mem_reg_in";
    .port_info 8 /INPUT 32 "next_sel_addr";
    .port_info 9 /INPUT 32 "pre_address_in";
    .port_info 10 /INPUT 32 "instruction_in";
    .port_info 11 /OUTPUT 1 "reg_write_out";
    .port_info 12 /OUTPUT 1 "load_out";
    .port_info 13 /OUTPUT 1 "store_out";
    .port_info 14 /OUTPUT 32 "opb_dataout";
    .port_info 15 /OUTPUT 32 "alu_res_out";
    .port_info 16 /OUTPUT 2 "mem_reg_out";
    .port_info 17 /OUTPUT 32 "next_sel_address";
    .port_info 18 /OUTPUT 32 "pre_address_out";
    .port_info 19 /OUTPUT 32 "instruction_out";
L_0x5f27a3052020 .functor BUFZ 1, v0x5f27a302c9b0_0, C4<0>, C4<0>, C4<0>;
L_0x5f27a3052190 .functor BUFZ 1, v0x5f27a302cc50_0, C4<0>, C4<0>, C4<0>;
L_0x5f27a3052290 .functor BUFZ 2, v0x5f27a302bff0_0, C4<00>, C4<00>, C4<00>;
L_0x5f27a3052330 .functor BUFZ 32, v0x5f27a302c4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5f27a30524e0 .functor BUFZ 32, v0x5f27a302c750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5f27a30526d0 .functor BUFZ 32, v0x5f27a302c410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5f27a302b800_0 .net "alu_res", 31 0, v0x5f27a302de90_0;  alias, 1 drivers
v0x5f27a302b8e0_0 .net "alu_res_out", 31 0, v0x5f27a302b9c0_0;  alias, 1 drivers
v0x5f27a302b9c0_0 .var "alu_result", 31 0;
v0x5f27a302ba80_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a302bb20_0 .var "instruction", 31 0;
v0x5f27a302bc50_0 .net "instruction_in", 31 0, L_0x5f27a30515e0;  alias, 1 drivers
v0x5f27a302bd10_0 .net "instruction_out", 31 0, v0x5f27a302bb20_0;  alias, 1 drivers
v0x5f27a302bdd0_0 .var "load", 0 0;
v0x5f27a302be90_0 .net "load_in", 0 0, L_0x5f27a3050c00;  alias, 1 drivers
v0x5f27a302bf30_0 .net "load_out", 0 0, v0x5f27a302bdd0_0;  alias, 1 drivers
v0x5f27a302bff0_0 .var "mem_reg", 1 0;
v0x5f27a302c0d0_0 .net "mem_reg_in", 1 0, L_0x5f27a30511f0;  alias, 1 drivers
v0x5f27a302c190_0 .net "mem_reg_out", 1 0, L_0x5f27a3052290;  alias, 1 drivers
v0x5f27a302c250_0 .net "next_sel_addr", 31 0, v0x5f27a302d800_0;  alias, 1 drivers
v0x5f27a302c330_0 .net "next_sel_address", 31 0, L_0x5f27a30526d0;  alias, 1 drivers
v0x5f27a302c410_0 .var "nextsel_addr", 31 0;
v0x5f27a302c4f0_0 .var "opb_data", 31 0;
v0x5f27a302c5d0_0 .net "opb_datain", 31 0, L_0x5f27a3051540;  alias, 1 drivers
v0x5f27a302c690_0 .net "opb_dataout", 31 0, L_0x5f27a3052330;  alias, 1 drivers
v0x5f27a302c750_0 .var "pre_address", 31 0;
v0x5f27a302c830_0 .net "pre_address_in", 31 0, L_0x5f27a30514d0;  alias, 1 drivers
v0x5f27a302c8f0_0 .net "pre_address_out", 31 0, L_0x5f27a30524e0;  alias, 1 drivers
v0x5f27a302c9b0_0 .var "reg_write", 0 0;
v0x5f27a302ca70_0 .net "reg_write_in", 0 0, L_0x5f27a3051030;  alias, 1 drivers
v0x5f27a302cb10_0 .net "reg_write_out", 0 0, L_0x5f27a3052020;  alias, 1 drivers
v0x5f27a302cbb0_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
v0x5f27a302cc50_0 .var "store", 0 0;
v0x5f27a302cd10_0 .net "store_in", 0 0, L_0x5f27a3050c70;  alias, 1 drivers
v0x5f27a302cdb0_0 .net "store_out", 0 0, L_0x5f27a3052190;  alias, 1 drivers
S_0x5f27a302d180 .scope module, "u_executestage" "execute" 4 153, 16 1 0, S_0x5f27a2fd3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /INPUT 32 "pc_address";
    .port_info 4 /OUTPUT 32 "alu_res_out";
    .port_info 5 /OUTPUT 32 "next_sel_address";
v0x5f27a302e030_0 .net "a_i", 31 0, L_0x5f27a3051b20;  alias, 1 drivers
v0x5f27a302e110_0 .net "alu_control", 4 0, L_0x5f27a3051260;  alias, 1 drivers
v0x5f27a302e200_0 .net "alu_res_out", 31 0, v0x5f27a302de90_0;  alias, 1 drivers
v0x5f27a302e2f0_0 .net "b_i", 31 0, L_0x5f27a3051f30;  alias, 1 drivers
v0x5f27a302e3b0_0 .net "next_sel_address", 31 0, v0x5f27a302d800_0;  alias, 1 drivers
v0x5f27a302e4f0_0 .net "pc_address", 31 0, L_0x5f27a30514d0;  alias, 1 drivers
S_0x5f27a302d3f0 .scope module, "u_adder0" "adder" 16 20, 17 1 0, S_0x5f27a302d180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "adder_out";
v0x5f27a302d6d0_0 .net "a", 31 0, L_0x5f27a30514d0;  alias, 1 drivers
v0x5f27a302d800_0 .var "adder_out", 31 0;
E_0x5f27a302d650 .event edge, v0x5f27a301fac0_0;
S_0x5f27a302d900 .scope module, "u_alu0" "alu" 16 12, 18 1 0, S_0x5f27a302d180;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /INPUT 5 "op_i";
    .port_info 3 /OUTPUT 32 "res_o";
v0x5f27a302db50_0 .net "a_i", 31 0, L_0x5f27a3051b20;  alias, 1 drivers
v0x5f27a302dc50_0 .net "b_i", 31 0, L_0x5f27a3051f30;  alias, 1 drivers
v0x5f27a302dd30_0 .net "op_i", 4 0, L_0x5f27a3051260;  alias, 1 drivers
v0x5f27a302ddd0_0 .var "res_64", 63 0;
v0x5f27a302de90_0 .var "res_o", 31 0;
E_0x5f27a302dae0 .event edge, v0x5f27a2fd8ac0_0, v0x5f27a302db50_0, v0x5f27a302dc50_0, v0x5f27a302ddd0_0;
S_0x5f27a302e6b0 .scope module, "u_fetchpipeline" "fetch_pipe" 4 72, 19 1 0, S_0x5f27a2fd3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pre_address_pc";
    .port_info 3 /INPUT 32 "instruction_fetch";
    .port_info 4 /INPUT 1 "next_select";
    .port_info 5 /INPUT 1 "branch_result";
    .port_info 6 /INPUT 1 "jalr";
    .port_info 7 /INPUT 1 "load";
    .port_info 8 /OUTPUT 32 "pre_address_out";
    .port_info 9 /OUTPUT 32 "instruction";
v0x5f27a302e9e0_0 .net "branch_result", 0 0, v0x5f27a3021060_0;  alias, 1 drivers
v0x5f27a302eaa0_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a302eb60_0 .var "flush_pipeline", 0 0;
v0x5f27a302ec00_0 .var "flush_pipeline2", 0 0;
v0x5f27a302eca0_0 .var "instruc", 31 0;
v0x5f27a302ed80_0 .net "instruction", 31 0, v0x5f27a302eca0_0;  alias, 1 drivers
v0x5f27a302ee40_0 .net "instruction_fetch", 31 0, v0x5f27a3030cc0_0;  alias, 1 drivers
v0x5f27a302ef20_0 .net "jalr", 0 0, v0x5f27a3022290_0;  alias, 1 drivers
v0x5f27a302f050_0 .net "load", 0 0, v0x5f27a3021960_0;  alias, 1 drivers
v0x5f27a302f210_0 .net "next_select", 0 0, v0x5f27a30226f0_0;  alias, 1 drivers
v0x5f27a302f340_0 .var "pre_address", 31 0;
v0x5f27a302f420_0 .net "pre_address_out", 31 0, v0x5f27a302f340_0;  alias, 1 drivers
v0x5f27a302f4e0_0 .net "pre_address_pc", 31 0, L_0x5f27a3008fe0;  alias, 1 drivers
v0x5f27a302f5c0_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
S_0x5f27a302f830 .scope module, "u_fetchstage" "fetch" 4 52, 20 1 0, S_0x5f27a2fd3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "next_sel";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 1 "jalr";
    .port_info 6 /INPUT 1 "branch_reselt";
    .port_info 7 /INPUT 32 "next_address";
    .port_info 8 /INPUT 32 "address_in";
    .port_info 9 /INPUT 32 "instruction_fetch";
    .port_info 10 /OUTPUT 1 "we_re";
    .port_info 11 /OUTPUT 1 "request";
    .port_info 12 /OUTPUT 4 "mask";
    .port_info 13 /OUTPUT 32 "address_out";
    .port_info 14 /OUTPUT 32 "instruction";
    .port_info 15 /OUTPUT 32 "pre_address_pc";
L_0x7f44b4845060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f27a3030960_0 .net "address_in", 31 0, L_0x7f44b4845060;  1 drivers
v0x5f27a3030a60_0 .net "address_out", 31 0, v0x5f27a3030040_0;  alias, 1 drivers
v0x5f27a3030b50_0 .net "branch_reselt", 0 0, L_0x5f27a30510a0;  alias, 1 drivers
v0x5f27a3030c20_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a3030cc0_0 .var "instruction", 31 0;
v0x5f27a3030d60_0 .net "instruction_fetch", 31 0, v0x5f27a303ce20_0;  alias, 1 drivers
v0x5f27a3030e00_0 .net "jalr", 0 0, L_0x5f27a3050df0;  alias, 1 drivers
v0x5f27a3030ea0_0 .net "load", 0 0, v0x5f27a3021960_0;  alias, 1 drivers
v0x5f27a3030f40_0 .var "mask", 3 0;
v0x5f27a30310b0_0 .net "next_address", 31 0, v0x5f27a302de90_0;  alias, 1 drivers
v0x5f27a3031200_0 .net "next_sel", 0 0, L_0x5f27a3050ef0;  alias, 1 drivers
v0x5f27a30312a0_0 .net "pre_address_pc", 31 0, L_0x5f27a3008fe0;  alias, 1 drivers
v0x5f27a3031360_0 .var "request", 0 0;
v0x5f27a3031420_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
v0x5f27a30314c0_0 .net "valid", 0 0, v0x5f27a303c0b0_0;  alias, 1 drivers
v0x5f27a30315f0_0 .var "we_re", 0 0;
E_0x5f27a302d310 .event edge, v0x5f27a3030d60_0;
E_0x5f27a302fc20 .event edge, v0x5f27a301e970_0, v0x5f27a3023a50_0;
S_0x5f27a302fc80 .scope module, "u_pc0" "pc" 20 22, 21 1 0, S_0x5f27a302f830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "next_sel";
    .port_info 5 /INPUT 1 "dmem_valid";
    .port_info 6 /INPUT 1 "branch_reselt";
    .port_info 7 /INPUT 32 "next_address";
    .port_info 8 /INPUT 32 "address_in";
    .port_info 9 /OUTPUT 32 "address_out";
    .port_info 10 /OUTPUT 32 "pre_address_pc";
L_0x5f27a3008fe0 .functor BUFZ 32, v0x5f27a3030610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f44b4845018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f27a302ff40_0 .net "address_in", 31 0, L_0x7f44b4845018;  1 drivers
v0x5f27a3030040_0 .var "address_out", 31 0;
v0x5f27a3030120_0 .net "branch_reselt", 0 0, L_0x5f27a30510a0;  alias, 1 drivers
v0x5f27a30301c0_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a3030260_0 .net "dmem_valid", 0 0, v0x5f27a303c0b0_0;  alias, 1 drivers
v0x5f27a3030300_0 .net "jalr", 0 0, L_0x5f27a3050df0;  alias, 1 drivers
v0x5f27a30303a0_0 .net "load", 0 0, v0x5f27a3021960_0;  alias, 1 drivers
v0x5f27a3030440_0 .net "next_address", 31 0, v0x5f27a302de90_0;  alias, 1 drivers
v0x5f27a30304e0_0 .net "next_sel", 0 0, L_0x5f27a3050ef0;  alias, 1 drivers
v0x5f27a3030610_0 .var "pre_address", 31 0;
v0x5f27a30306b0_0 .net "pre_address_pc", 31 0, L_0x5f27a3008fe0;  alias, 1 drivers
v0x5f27a3030780_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
S_0x5f27a3031940 .scope module, "u_memorystage" "memory_stage" 4 187, 22 1 0, S_0x5f27a2fd3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "store";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 1 "data_valid";
    .port_info 5 /INPUT 32 "op_b";
    .port_info 6 /INPUT 32 "alu_out_address";
    .port_info 7 /INPUT 32 "instruction";
    .port_info 8 /INPUT 32 "wrap_load_in";
    .port_info 9 /OUTPUT 1 "we_re";
    .port_info 10 /OUTPUT 1 "request";
    .port_info 11 /OUTPUT 4 "mask";
    .port_info 12 /OUTPUT 32 "store_data_out";
    .port_info 13 /OUTPUT 32 "wrap_load_out";
v0x5f27a30329e0_0 .net "alu_out_address", 31 0, v0x5f27a302b9c0_0;  alias, 1 drivers
v0x5f27a3032ac0_0 .net "data_valid", 0 0, v0x5f27a303c0b0_0;  alias, 1 drivers
v0x5f27a3032b60_0 .net "instruction", 31 0, v0x5f27a302bb20_0;  alias, 1 drivers
v0x5f27a3032c60_0 .net "load", 0 0, v0x5f27a302bdd0_0;  alias, 1 drivers
v0x5f27a3032d00_0 .net "mask", 3 0, v0x5f27a3032580_0;  alias, 1 drivers
v0x5f27a3032df0_0 .net "op_b", 31 0, L_0x5f27a3052330;  alias, 1 drivers
v0x5f27a3032ee0_0 .var "request", 0 0;
v0x5f27a3032f80_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
v0x5f27a3033020_0 .net "store", 0 0, L_0x5f27a3052190;  alias, 1 drivers
v0x5f27a3033150_0 .net "store_data_out", 31 0, v0x5f27a30322f0_0;  alias, 1 drivers
v0x5f27a3033210_0 .net "valid", 0 0, v0x5f27a303d940_0;  alias, 1 drivers
v0x5f27a30332b0_0 .var "we_re", 0 0;
v0x5f27a3033370_0 .net "wrap_load_in", 31 0, v0x5f27a303b590_0;  alias, 1 drivers
v0x5f27a3033430_0 .net "wrap_load_out", 31 0, v0x5f27a30327c0_0;  alias, 1 drivers
E_0x5f27a3031cb0 .event edge, v0x5f27a3033210_0, v0x5f27a302bf30_0, v0x5f27a302cdb0_0;
L_0x5f27a3052770 .part v0x5f27a302b9c0_0, 0, 2;
L_0x5f27a3052840 .part v0x5f27a302bb20_0, 12, 3;
S_0x5f27a3031d30 .scope module, "u_wrap_mem0" "wrappermem" 22 20, 23 1 0, S_0x5f27a3031940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /INPUT 2 "byteadd";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /INPUT 1 "mem_en";
    .port_info 4 /INPUT 1 "Load";
    .port_info 5 /INPUT 1 "data_valid";
    .port_info 6 /INPUT 32 "wrap_load_in";
    .port_info 7 /OUTPUT 4 "masking";
    .port_info 8 /OUTPUT 32 "data_o";
    .port_info 9 /OUTPUT 32 "wrap_load_out";
v0x5f27a30320d0_0 .net "Load", 0 0, v0x5f27a302bdd0_0;  alias, 1 drivers
v0x5f27a3032190_0 .net "byteadd", 1 0, L_0x5f27a3052770;  1 drivers
v0x5f27a3032250_0 .net "data_i", 31 0, L_0x5f27a3052330;  alias, 1 drivers
v0x5f27a30322f0_0 .var "data_o", 31 0;
v0x5f27a30323b0_0 .net "data_valid", 0 0, v0x5f27a303c0b0_0;  alias, 1 drivers
v0x5f27a30324a0_0 .net "fun3", 2 0, L_0x5f27a3052840;  1 drivers
v0x5f27a3032580_0 .var "masking", 3 0;
v0x5f27a3032660_0 .net "mem_en", 0 0, L_0x5f27a3052190;  alias, 1 drivers
v0x5f27a3032700_0 .net "wrap_load_in", 31 0, v0x5f27a303b590_0;  alias, 1 drivers
v0x5f27a30327c0_0 .var "wrap_load_out", 31 0;
E_0x5f27a3032030/0 .event edge, v0x5f27a302cdb0_0, v0x5f27a30324a0_0, v0x5f27a3032190_0, v0x5f27a302c690_0;
E_0x5f27a3032030/1 .event edge, v0x5f27a302bf30_0, v0x5f27a3023a50_0, v0x5f27a3032700_0;
E_0x5f27a3032030 .event/or E_0x5f27a3032030/0, E_0x5f27a3032030/1;
S_0x5f27a30336f0 .scope module, "u_memstagepipeline" "memory_pipe" 4 211, 24 1 0, S_0x5f27a2fd3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 2 "mem_reg_in";
    .port_info 4 /INPUT 32 "wrap_load_in";
    .port_info 5 /INPUT 32 "alu_res";
    .port_info 6 /INPUT 32 "next_sel_addr";
    .port_info 7 /INPUT 32 "instruction_in";
    .port_info 8 /INPUT 32 "pre_address_in";
    .port_info 9 /OUTPUT 1 "reg_write_out";
    .port_info 10 /OUTPUT 32 "alu_res_out";
    .port_info 11 /OUTPUT 2 "mem_reg_out";
    .port_info 12 /OUTPUT 32 "next_sel_address";
    .port_info 13 /OUTPUT 32 "wrap_load_out";
    .port_info 14 /OUTPUT 32 "instruction_out";
    .port_info 15 /OUTPUT 32 "pre_address_out";
L_0x5f27a3052da0 .functor BUFZ 1, v0x5f27a30349d0_0, C4<0>, C4<0>, C4<0>;
L_0x5f27a3052ea0 .functor BUFZ 2, v0x5f27a30341e0_0, C4<00>, C4<00>, C4<00>;
L_0x5f27a3053070 .functor BUFZ 32, v0x5f27a3034660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5f27a30531d0 .functor BUFZ 32, v0x5f27a3034db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5f27a30533e0 .functor BUFZ 32, v0x5f27a30348f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5f27a3033b70_0 .net "alu_res", 31 0, v0x5f27a302b9c0_0;  alias, 1 drivers
v0x5f27a3033ca0_0 .net "alu_res_out", 31 0, v0x5f27a3033d80_0;  alias, 1 drivers
v0x5f27a3033d80_0 .var "alu_result", 31 0;
v0x5f27a3033e40_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a3033ee0_0 .var "instruction", 31 0;
v0x5f27a3034010_0 .net "instruction_in", 31 0, v0x5f27a302bb20_0;  alias, 1 drivers
v0x5f27a3034120_0 .net "instruction_out", 31 0, v0x5f27a3033ee0_0;  alias, 1 drivers
v0x5f27a30341e0_0 .var "mem_reg", 1 0;
v0x5f27a30342a0_0 .net "mem_reg_in", 1 0, L_0x5f27a3052290;  alias, 1 drivers
v0x5f27a30343f0_0 .net "mem_reg_out", 1 0, L_0x5f27a3052ea0;  alias, 1 drivers
v0x5f27a30344b0_0 .net "next_sel_addr", 31 0, L_0x5f27a30526d0;  alias, 1 drivers
v0x5f27a30345a0_0 .net "next_sel_address", 31 0, L_0x5f27a3053070;  alias, 1 drivers
v0x5f27a3034660_0 .var "nextsel_addr", 31 0;
v0x5f27a3034740_0 .net "pre_address_in", 31 0, L_0x5f27a30524e0;  alias, 1 drivers
v0x5f27a3034830_0 .net "pre_address_out", 31 0, L_0x5f27a30533e0;  alias, 1 drivers
v0x5f27a30348f0_0 .var "pre_address_pc", 31 0;
v0x5f27a30349d0_0 .var "reg_write", 0 0;
v0x5f27a3034ba0_0 .net "reg_write_in", 0 0, L_0x5f27a3052020;  alias, 1 drivers
v0x5f27a3034c70_0 .net "reg_write_out", 0 0, L_0x5f27a3052da0;  alias, 1 drivers
o0x7f44b4892ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5f27a3034d10_0 .net "rst", 0 0, o0x7f44b4892ae8;  0 drivers
v0x5f27a3034db0_0 .var "wrap_load", 31 0;
v0x5f27a3034e90_0 .net "wrap_load_in", 31 0, v0x5f27a30327c0_0;  alias, 1 drivers
v0x5f27a3034fa0_0 .net "wrap_load_out", 31 0, L_0x5f27a30531d0;  alias, 1 drivers
E_0x5f27a3033af0 .event posedge, v0x5f27a2ff3300_0;
S_0x5f27a3035280 .scope module, "u_wbstage" "write_back" 4 230, 25 1 0, S_0x5f27a2fd3620;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "mem_to_reg";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 32 "data_mem_out";
    .port_info 3 /INPUT 32 "next_sel_address";
    .port_info 4 /OUTPUT 32 "rd_sel_mux_out";
v0x5f27a3035dd0_0 .net "alu_out", 31 0, v0x5f27a3033d80_0;  alias, 1 drivers
v0x5f27a3035f00_0 .net "data_mem_out", 31 0, L_0x5f27a30531d0;  alias, 1 drivers
v0x5f27a3036010_0 .net "mem_to_reg", 1 0, L_0x5f27a3052ea0;  alias, 1 drivers
v0x5f27a3036100_0 .net "next_sel_address", 31 0, L_0x5f27a3053070;  alias, 1 drivers
v0x5f27a3036210_0 .net "rd_sel_mux_out", 31 0, v0x5f27a3035ad0_0;  alias, 1 drivers
S_0x5f27a3035460 .scope module, "u_mux2" "mux2_4" 25 11, 26 1 0, S_0x5f27a3035280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
v0x5f27a3035780_0 .net "a", 31 0, v0x5f27a3033d80_0;  alias, 1 drivers
v0x5f27a3035860_0 .net "b", 31 0, L_0x5f27a30531d0;  alias, 1 drivers
v0x5f27a3035930_0 .net "c", 31 0, L_0x5f27a3053070;  alias, 1 drivers
o0x7f44b4892e78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5f27a3035a30_0 .net "d", 31 0, o0x7f44b4892e78;  0 drivers
v0x5f27a3035ad0_0 .var "out", 31 0;
v0x5f27a3035c30_0 .net "sel", 1 0, L_0x5f27a3052ea0;  alias, 1 drivers
E_0x5f27a30356f0/0 .event edge, v0x5f27a30343f0_0, v0x5f27a3033ca0_0, v0x5f27a3034fa0_0, v0x5f27a30345a0_0;
E_0x5f27a30356f0/1 .event edge, v0x5f27a3035a30_0;
E_0x5f27a30356f0 .event/or E_0x5f27a30356f0/0, E_0x5f27a30356f0/1;
S_0x5f27a303ad10 .scope module, "u_data_memory" "data_mem_top" 3 60, 27 1 0, S_0x5f27a2fd6a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we_re";
    .port_info 3 /INPUT 1 "request";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 4 "mask";
    .port_info 6 /INPUT 8 "address";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 1 "valid";
    .port_info 9 /OUTPUT 32 "data_out";
P_0x5f27a303af10 .param/l "INIT_MEM" 0 27 2, +C4<00000000000000000000000000000000>;
v0x5f27a303bae0_0 .net "address", 7 0, L_0x5f27a3053450;  1 drivers
v0x5f27a303bbc0_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a303bc60_0 .net "data_in", 31 0, v0x5f27a30322f0_0;  alias, 1 drivers
v0x5f27a303bd00_0 .net "data_out", 31 0, v0x5f27a303b590_0;  alias, 1 drivers
v0x5f27a303be30_0 .net "load", 0 0, L_0x5f27a3052d30;  alias, 1 drivers
v0x5f27a303bed0_0 .net "mask", 3 0, L_0x5f27a3052cc0;  alias, 1 drivers
v0x5f27a303bf70_0 .net "request", 0 0, v0x5f27a3032ee0_0;  alias, 1 drivers
v0x5f27a303c010_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
v0x5f27a303c0b0_0 .var "valid", 0 0;
v0x5f27a303c2f0_0 .net "we_re", 0 0, v0x5f27a30332b0_0;  alias, 1 drivers
S_0x5f27a303b0b0 .scope module, "u_memory" "memory" 27 28, 28 1 0, S_0x5f27a303ad10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we_re";
    .port_info 2 /INPUT 1 "request";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 4 "mask";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x5f27a303b290 .param/l "INIT_MEM" 0 28 2, +C4<00000000000000000000000000000000>;
v0x5f27a303b330_0 .net "address", 7 0, L_0x5f27a3053450;  alias, 1 drivers
v0x5f27a303b430_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a303b4f0_0 .net "data_in", 31 0, v0x5f27a30322f0_0;  alias, 1 drivers
v0x5f27a303b590_0 .var "data_out", 31 0;
v0x5f27a303b630_0 .net "mask", 3 0, L_0x5f27a3052cc0;  alias, 1 drivers
v0x5f27a303b740 .array "mem", 255 0, 31 0;
v0x5f27a303b7e0_0 .net "request", 0 0, v0x5f27a3032ee0_0;  alias, 1 drivers
v0x5f27a303b8d0_0 .net "we_re", 0 0, v0x5f27a30332b0_0;  alias, 1 drivers
S_0x5f27a303c530 .scope module, "u_instruction_memory" "instruc_mem_top" 3 26, 29 1 0, S_0x5f27a2fd6a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we_re";
    .port_info 3 /INPUT 1 "request";
    .port_info 4 /INPUT 4 "mask";
    .port_info 5 /INPUT 8 "address";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 1 "valid";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5f27a303c6c0 .param/l "INIT_MEM" 0 29 2, +C4<00000000000000000000000000000001>;
v0x5f27a303d450_0 .net "address", 7 0, L_0x5f27a303eef0;  1 drivers
v0x5f27a303d530_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a303d5d0_0 .net "data_in", 31 0, v0x5f27a303ed90_0;  alias, 1 drivers
v0x5f27a303d670_0 .net "data_out", 31 0, v0x5f27a303ce20_0;  alias, 1 drivers
v0x5f27a303d710_0 .net "mask", 3 0, v0x5f27a3030f40_0;  alias, 1 drivers
v0x5f27a303d800_0 .net "request", 0 0, v0x5f27a3031360_0;  alias, 1 drivers
v0x5f27a303d8a0_0 .net "rst", 0 0, v0x5f27a303ee50_0;  alias, 1 drivers
v0x5f27a303d940_0 .var "valid", 0 0;
v0x5f27a303da30_0 .net "we_re", 0 0, v0x5f27a30315f0_0;  alias, 1 drivers
S_0x5f27a303c890 .scope module, "u_memory" "memory" 29 27, 28 1 0, S_0x5f27a303c530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we_re";
    .port_info 2 /INPUT 1 "request";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 4 "mask";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x5f27a303ca70 .param/l "INIT_MEM" 0 28 2, +C4<00000000000000000000000000000001>;
v0x5f27a303cbc0_0 .net "address", 7 0, L_0x5f27a303eef0;  alias, 1 drivers
v0x5f27a303ccc0_0 .net "clk", 0 0, v0x5f27a303ecf0_0;  alias, 1 drivers
v0x5f27a303cd80_0 .net "data_in", 31 0, v0x5f27a303ed90_0;  alias, 1 drivers
v0x5f27a303ce20_0 .var "data_out", 31 0;
v0x5f27a303cf30_0 .net "mask", 3 0, v0x5f27a3030f40_0;  alias, 1 drivers
v0x5f27a303d090 .array "mem", 255 0, 31 0;
v0x5f27a303d150_0 .net "request", 0 0, v0x5f27a3031360_0;  alias, 1 drivers
v0x5f27a303d240_0 .net "we_re", 0 0, v0x5f27a30315f0_0;  alias, 1 drivers
    .scope S_0x5f27a303c890;
T_0 ;
    %vpi_call 28 18 "$readmemh", "tb/instr.mem", v0x5f27a303d090 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5f27a303c890;
T_1 ;
    %wait E_0x5f27a3033af0;
    %load/vec4 v0x5f27a303d150_0;
    %load/vec4 v0x5f27a303d240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5f27a303cf30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5f27a303cd80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5f27a303cbc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a303d090, 0, 4;
T_1.2 ;
    %load/vec4 v0x5f27a303cf30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5f27a303cd80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5f27a303cbc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a303d090, 4, 5;
T_1.4 ;
    %load/vec4 v0x5f27a303cf30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5f27a303cd80_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5f27a303cbc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a303d090, 4, 5;
T_1.6 ;
    %load/vec4 v0x5f27a303cf30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x5f27a303cd80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5f27a303cbc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a303d090, 4, 5;
T_1.8 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5f27a303d150_0;
    %load/vec4 v0x5f27a303d240_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x5f27a303cbc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5f27a303d090, 4;
    %assign/vec4 v0x5f27a303ce20_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5f27a303c530;
T_2 ;
    %wait E_0x5f27a2ec7660;
    %load/vec4 v0x5f27a303d8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a303d940_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5f27a303d800_0;
    %assign/vec4 v0x5f27a303d940_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f27a302fc80;
T_3 ;
    %wait E_0x5f27a2ec7660;
    %load/vec4 v0x5f27a3030780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a3030040_0, 0;
    %load/vec4 v0x5f27a3030040_0;
    %assign/vec4 v0x5f27a3030610_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5f27a3030040_0;
    %assign/vec4 v0x5f27a3030610_0, 0;
    %load/vec4 v0x5f27a30304e0_0;
    %load/vec4 v0x5f27a3030120_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5f27a3030440_0;
    %assign/vec4 v0x5f27a3030040_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5f27a3030300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5f27a3030440_0;
    %assign/vec4 v0x5f27a3030040_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5f27a30303a0_0;
    %load/vec4 v0x5f27a3030260_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x5f27a3030040_0;
    %assign/vec4 v0x5f27a3030040_0, 0;
    %load/vec4 v0x5f27a30306b0_0;
    %assign/vec4 v0x5f27a3030610_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5f27a3030040_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5f27a3030040_0, 0;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5f27a302f830;
T_4 ;
    %wait E_0x5f27a302fc20;
    %load/vec4 v0x5f27a3030ea0_0;
    %load/vec4 v0x5f27a30314c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f27a3030f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30315f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3031360_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f27a3030f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30315f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a3031360_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5f27a302f830;
T_5 ;
    %wait E_0x5f27a302d310;
    %load/vec4 v0x5f27a3030d60_0;
    %store/vec4 v0x5f27a3030cc0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5f27a302e6b0;
T_6 ;
    %wait E_0x5f27a2ec7660;
    %load/vec4 v0x5f27a302f5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302f340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a302eb60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5f27a302f210_0;
    %load/vec4 v0x5f27a302e9e0_0;
    %or;
    %load/vec4 v0x5f27a302ef20_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302f340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302eca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f27a302eb60_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5f27a302eb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302f340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a302eb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f27a302ec00_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5f27a302ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302f340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302eca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a302ec00_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x5f27a302f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x5f27a302f420_0;
    %assign/vec4 v0x5f27a302f340_0, 0;
    %load/vec4 v0x5f27a302ed80_0;
    %assign/vec4 v0x5f27a302eca0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5f27a302f4e0_0;
    %assign/vec4 v0x5f27a302f340_0, 0;
    %load/vec4 v0x5f27a302ee40_0;
    %assign/vec4 v0x5f27a302eca0_0, 0;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5f27a3022e30;
T_7 ;
    %wait E_0x5f27a301b2a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30238b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30232f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3023980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30235b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3023220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3023130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30233f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30234c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3023770_0, 0, 1;
    %load/vec4 v0x5f27a3023810_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30238b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30232f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3023980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30235b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3023220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3023130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30233f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30234c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3023770_0, 0, 1;
    %jmp T_7.10;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a30238b0_0, 0, 1;
    %jmp T_7.10;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a30232f0_0, 0, 1;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a3023980_0, 0, 1;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x5f27a3023a50_0;
    %load/vec4 v0x5f27a3023680_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30235b0_0, 0, 1;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a30235b0_0, 0, 1;
T_7.12 ;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a3023220_0, 0, 1;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a3023130_0, 0, 1;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a30233f0_0, 0, 1;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a30234c0_0, 0, 1;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a3023770_0, 0, 1;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5f27a30213e0;
T_8 ;
    %wait E_0x5f27a2eb0190;
    %load/vec4 v0x5f27a3022900_0;
    %load/vec4 v0x5f27a3021f70_0;
    %or;
    %load/vec4 v0x5f27a3022330_0;
    %or;
    %load/vec4 v0x5f27a3022110_0;
    %or;
    %load/vec4 v0x5f27a30221d0_0;
    %or;
    %load/vec4 v0x5f27a30224a0_0;
    %or;
    %load/vec4 v0x5f27a3021ba0_0;
    %or;
    %load/vec4 v0x5f27a30223d0_0;
    %or;
    %store/vec4 v0x5f27a30229c0_0, 0, 1;
    %load/vec4 v0x5f27a3021c90_0;
    %load/vec4 v0x5f27a3022110_0;
    %or;
    %load/vec4 v0x5f27a3021ba0_0;
    %or;
    %store/vec4 v0x5f27a30227c0_0, 0, 1;
    %load/vec4 v0x5f27a3021f70_0;
    %load/vec4 v0x5f27a3022330_0;
    %or;
    %load/vec4 v0x5f27a3022a90_0;
    %or;
    %load/vec4 v0x5f27a3021c90_0;
    %or;
    %load/vec4 v0x5f27a3022110_0;
    %or;
    %load/vec4 v0x5f27a30221d0_0;
    %or;
    %load/vec4 v0x5f27a30224a0_0;
    %or;
    %load/vec4 v0x5f27a3021ba0_0;
    %or;
    %store/vec4 v0x5f27a3022860_0, 0, 1;
    %load/vec4 v0x5f27a3022330_0;
    %store/vec4 v0x5f27a3021960_0, 0, 1;
    %load/vec4 v0x5f27a3022a90_0;
    %store/vec4 v0x5f27a3021a00_0, 0, 1;
    %load/vec4 v0x5f27a3021c90_0;
    %store/vec4 v0x5f27a30218a0_0, 0, 1;
    %load/vec4 v0x5f27a3022110_0;
    %store/vec4 v0x5f27a30226f0_0, 0, 1;
    %load/vec4 v0x5f27a30221d0_0;
    %store/vec4 v0x5f27a3022290_0, 0, 1;
    %load/vec4 v0x5f27a3022a90_0;
    %store/vec4 v0x5f27a3022540_0, 0, 1;
    %load/vec4 v0x5f27a3022900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f27a3022600_0, 0, 2;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.27;
T_8.26 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.28, 8;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.29;
T_8.28 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.30, 8;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.31;
T_8.30 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.32, 8;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.33;
T_8.32 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.34, 8;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.35;
T_8.34 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021dd0_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.36, 8;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
T_8.36 ;
T_8.35 ;
T_8.33 ;
T_8.31 ;
T_8.29 ;
T_8.27 ;
T_8.25 ;
T_8.23 ;
T_8.21 ;
T_8.19 ;
T_8.17 ;
T_8.15 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5f27a3021f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.38, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f27a3022030_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f27a3022600_0, 0, 2;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.40, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.41;
T_8.40 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.42, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.43;
T_8.42 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.44, 8;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.45;
T_8.44 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.46, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.47;
T_8.46 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.48, 8;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.49;
T_8.48 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.50, 8;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.51;
T_8.50 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021eb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.52, 8;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.53;
T_8.52 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.54, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.55;
T_8.54 ;
    %load/vec4 v0x5f27a3021d30_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f27a3021eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.56, 8;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
T_8.56 ;
T_8.55 ;
T_8.53 ;
T_8.51 ;
T_8.49 ;
T_8.47 ;
T_8.45 ;
T_8.43 ;
T_8.41 ;
    %jmp T_8.39;
T_8.38 ;
    %load/vec4 v0x5f27a3022a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.58, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5f27a3022030_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f27a3022600_0, 0, 2;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.60, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.61;
T_8.60 ;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.62, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.63;
T_8.62 ;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.64, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
T_8.64 ;
T_8.63 ;
T_8.61 ;
    %jmp T_8.59;
T_8.58 ;
    %load/vec4 v0x5f27a3022330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.66, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f27a3022030_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5f27a3022600_0, 0, 2;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.68, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.69;
T_8.68 ;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.70, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.71;
T_8.70 ;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_8.72, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.73;
T_8.72 ;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_8.74, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.75;
T_8.74 ;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.76, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.77;
T_8.76 ;
    %load/vec4 v0x5f27a3021d30_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.78, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
T_8.78 ;
T_8.77 ;
T_8.75 ;
T_8.73 ;
T_8.71 ;
T_8.69 ;
    %jmp T_8.67;
T_8.66 ;
    %load/vec4 v0x5f27a3021c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.80, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f27a3022600_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5f27a3022030_0, 0, 3;
    %jmp T_8.81;
T_8.80 ;
    %load/vec4 v0x5f27a3022110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.82, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5f27a3022600_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5f27a3022030_0, 0, 3;
T_8.82 ;
T_8.81 ;
T_8.67 ;
T_8.59 ;
T_8.39 ;
T_8.1 ;
    %load/vec4 v0x5f27a30221d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.84, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f27a3022600_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f27a3022030_0, 0, 3;
    %jmp T_8.85;
T_8.84 ;
    %load/vec4 v0x5f27a30224a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.86, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f27a3022600_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5f27a3022030_0, 0, 3;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %jmp T_8.87;
T_8.86 ;
    %load/vec4 v0x5f27a3021ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.88, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f27a3022600_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5f27a3021ad0_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5f27a3022030_0, 0, 3;
T_8.88 ;
T_8.87 ;
T_8.85 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5f27a30252b0;
T_9 ;
    %wait E_0x5f27a301b500;
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a3025550_0, 0, 32;
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a3025710_0, 0, 32;
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30257b0_0, 0, 32;
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30259c0_0, 0, 32;
    %load/vec4 v0x5f27a3025650_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5f27a3025890_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5f27a3025ba0;
T_10 ;
    %wait E_0x5f27a301b4c0;
    %load/vec4 v0x5f27a30265e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x5f27a3025ef0_0;
    %store/vec4 v0x5f27a3026500_0, 0, 32;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x5f27a3025fd0_0;
    %store/vec4 v0x5f27a3026500_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x5f27a3026070_0;
    %store/vec4 v0x5f27a3026500_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x5f27a3026110_0;
    %store/vec4 v0x5f27a3026500_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x5f27a30261b0_0;
    %store/vec4 v0x5f27a3026500_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x5f27a30262a0_0;
    %store/vec4 v0x5f27a3026500_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x5f27a3026340_0;
    %store/vec4 v0x5f27a3026500_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x5f27a3026420_0;
    %store/vec4 v0x5f27a3026500_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5f27a3027380;
T_11 ;
    %wait E_0x5f27a2ec7660;
    %load/vec4 v0x5f27a3029160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f27a3028b50_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5f27a3028b50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f27a3028b50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a3028ee0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f27a3028b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5f27a3028b50_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5f27a3028a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x5f27a30289d0_0;
    %load/vec4 v0x5f27a3028e00_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a3028ee0, 0, 4;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5f27a30140d0;
T_12 ;
    %wait E_0x5f27a2ec79e0;
    %load/vec4 v0x5f27a3020d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5f27a3020de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x5f27a3020ec0_0;
    %load/vec4 v0x5f27a3020f80_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_12.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.10, 8;
T_12.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.10, 8;
 ; End of false expr.
    %blend;
T_12.10;
    %pad/s 1;
    %store/vec4 v0x5f27a3021060_0, 0, 1;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x5f27a3020ec0_0;
    %load/vec4 v0x5f27a3020f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_12.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.12, 8;
T_12.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.12, 8;
 ; End of false expr.
    %blend;
T_12.12;
    %pad/s 1;
    %store/vec4 v0x5f27a3021060_0, 0, 1;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x5f27a3020ec0_0;
    %load/vec4 v0x5f27a3020f80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_12.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.14, 8;
T_12.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.14, 8;
 ; End of false expr.
    %blend;
T_12.14;
    %pad/s 1;
    %store/vec4 v0x5f27a3021060_0, 0, 1;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x5f27a3020f80_0;
    %load/vec4 v0x5f27a3020ec0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_12.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.16, 8;
T_12.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.16, 8;
 ; End of false expr.
    %blend;
T_12.16;
    %pad/s 1;
    %store/vec4 v0x5f27a3021060_0, 0, 1;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x5f27a3020ec0_0;
    %load/vec4 v0x5f27a3020f80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %pad/s 1;
    %store/vec4 v0x5f27a3021060_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x5f27a3020f80_0;
    %load/vec4 v0x5f27a3020ec0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %pad/s 1;
    %store/vec4 v0x5f27a3021060_0, 0, 1;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3021060_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5f27a3015050;
T_13 ;
    %wait E_0x5f27a2ec7660;
    %load/vec4 v0x5f27a3020320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a301e7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a30203e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a301e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a301ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a3009100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f27a301ea30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5f27a2fd4a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a301ef10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a301f450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a301f1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a301f6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a301e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a301fba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5f27a301fde0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5f27a3020080_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5f27a301e970_0;
    %assign/vec4 v0x5f27a301e7f0_0, 0;
    %load/vec4 v0x5f27a3020560_0;
    %assign/vec4 v0x5f27a30203e0_0, 0;
    %load/vec4 v0x5f27a301e670_0;
    %assign/vec4 v0x5f27a301e5b0_0, 0;
    %load/vec4 v0x5f27a301ed90_0;
    %assign/vec4 v0x5f27a301ee50_0, 0;
    %load/vec4 v0x5f27a2ff3260_0;
    %assign/vec4 v0x5f27a3009100_0, 0;
    %load/vec4 v0x5f27a301ebf0_0;
    %assign/vec4 v0x5f27a301ea30_0, 0;
    %load/vec4 v0x5f27a2fd8bc0_0;
    %assign/vec4 v0x5f27a2fd4a30_0, 0;
    %load/vec4 v0x5f27a301eff0_0;
    %assign/vec4 v0x5f27a301ef10_0, 0;
    %load/vec4 v0x5f27a301f530_0;
    %assign/vec4 v0x5f27a301f450_0, 0;
    %load/vec4 v0x5f27a301f290_0;
    %assign/vec4 v0x5f27a301f1b0_0, 0;
    %load/vec4 v0x5f27a301f7d0_0;
    %assign/vec4 v0x5f27a301f6f0_0, 0;
    %load/vec4 v0x5f27a301e3f0_0;
    %assign/vec4 v0x5f27a301e310_0, 0;
    %load/vec4 v0x5f27a301fc60_0;
    %assign/vec4 v0x5f27a301fba0_0, 0;
    %load/vec4 v0x5f27a301fec0_0;
    %assign/vec4 v0x5f27a301fde0_0, 0;
    %load/vec4 v0x5f27a3020160_0;
    %assign/vec4 v0x5f27a3020080_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5f27a302d900;
T_14 ;
    %wait E_0x5f27a302dae0;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %add;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %sub;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x5f27a302db50_0;
    %ix/getv 4, v0x5f27a302dc50_0;
    %shiftl 4;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 5, 0, 5;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %xor;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 6, 0, 5;
    %jmp/0xz  T_14.12, 4;
    %load/vec4 v0x5f27a302db50_0;
    %ix/getv 4, v0x5f27a302dc50_0;
    %shiftr 4;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_14.14, 4;
    %load/vec4 v0x5f27a302db50_0;
    %ix/getv 4, v0x5f27a302dc50_0;
    %shiftr 4;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 8, 0, 5;
    %jmp/0xz  T_14.16, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %or;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 9, 0, 5;
    %jmp/0xz  T_14.18, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %and;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_14.20, 4;
    %load/vec4 v0x5f27a302dc50_0;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.21;
T_14.20 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_14.22, 4;
    %load/vec4 v0x5f27a302db50_0;
    %pad/u 64;
    %load/vec4 v0x5f27a302dc50_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5f27a302ddd0_0, 0, 64;
    %load/vec4 v0x5f27a302ddd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.23;
T_14.22 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_14.24, 4;
    %load/vec4 v0x5f27a302db50_0;
    %pad/s 64;
    %load/vec4 v0x5f27a302dc50_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5f27a302ddd0_0, 0, 64;
    %load/vec4 v0x5f27a302ddd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.25;
T_14.24 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 18, 0, 5;
    %jmp/0xz  T_14.26, 4;
    %load/vec4 v0x5f27a302db50_0;
    %pad/u 64;
    %load/vec4 v0x5f27a302dc50_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5f27a302ddd0_0, 0, 64;
    %load/vec4 v0x5f27a302ddd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.27;
T_14.26 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 19, 0, 5;
    %jmp/0xz  T_14.28, 4;
    %load/vec4 v0x5f27a302db50_0;
    %pad/u 64;
    %load/vec4 v0x5f27a302dc50_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5f27a302ddd0_0, 0, 64;
    %load/vec4 v0x5f27a302ddd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.29;
T_14.28 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 20, 0, 5;
    %jmp/0xz  T_14.30, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %div/s;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.31;
T_14.30 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_14.32, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %div;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.33;
T_14.32 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_14.34, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %mod/s;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.35;
T_14.34 ;
    %load/vec4 v0x5f27a302dd30_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_14.36, 4;
    %load/vec4 v0x5f27a302db50_0;
    %load/vec4 v0x5f27a302dc50_0;
    %mod;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
    %jmp T_14.37;
T_14.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f27a302de90_0, 0, 32;
T_14.37 ;
T_14.35 ;
T_14.33 ;
T_14.31 ;
T_14.29 ;
T_14.27 ;
T_14.25 ;
T_14.23 ;
T_14.21 ;
T_14.19 ;
T_14.17 ;
T_14.15 ;
T_14.13 ;
T_14.11 ;
T_14.9 ;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5f27a302d3f0;
T_15 ;
    %wait E_0x5f27a302d650;
    %load/vec4 v0x5f27a302d6d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5f27a302d800_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5f27a302b430;
T_16 ;
    %wait E_0x5f27a2ec7660;
    %load/vec4 v0x5f27a302cbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a302bdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a302cc50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f27a302bff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302c4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302c750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302bb20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302b9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a302c410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a302c9b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5f27a302be90_0;
    %assign/vec4 v0x5f27a302bdd0_0, 0;
    %load/vec4 v0x5f27a302cd10_0;
    %assign/vec4 v0x5f27a302cc50_0, 0;
    %load/vec4 v0x5f27a302c0d0_0;
    %assign/vec4 v0x5f27a302bff0_0, 0;
    %load/vec4 v0x5f27a302c5d0_0;
    %assign/vec4 v0x5f27a302c4f0_0, 0;
    %load/vec4 v0x5f27a302c830_0;
    %assign/vec4 v0x5f27a302c750_0, 0;
    %load/vec4 v0x5f27a302bc50_0;
    %assign/vec4 v0x5f27a302bb20_0, 0;
    %load/vec4 v0x5f27a302b800_0;
    %assign/vec4 v0x5f27a302b9c0_0, 0;
    %load/vec4 v0x5f27a302c250_0;
    %assign/vec4 v0x5f27a302c410_0, 0;
    %load/vec4 v0x5f27a302ca70_0;
    %assign/vec4 v0x5f27a302c9b0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5f27a3031d30;
T_17 ;
    %wait E_0x5f27a3032030;
    %load/vec4 v0x5f27a3032660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5f27a3032580_0, 0, 4;
    %load/vec4 v0x5f27a30324a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x5f27a3032190_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5f27a3032580_0, 0, 4;
    %load/vec4 v0x5f27a3032250_0;
    %store/vec4 v0x5f27a30322f0_0, 0, 32;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5f27a3032580_0, 0, 4;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30322f0_0, 0, 32;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5f27a3032580_0, 0, 4;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30322f0_0, 0, 32;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5f27a3032580_0, 0, 4;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30322f0_0, 0, 32;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
T_17.2 ;
    %load/vec4 v0x5f27a30324a0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_17.9, 4;
    %load/vec4 v0x5f27a3032190_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %jmp T_17.14;
T_17.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5f27a3032580_0, 0, 4;
    %load/vec4 v0x5f27a3032250_0;
    %store/vec4 v0x5f27a30322f0_0, 0, 32;
    %jmp T_17.14;
T_17.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5f27a3032580_0, 0, 4;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30322f0_0, 0, 32;
    %jmp T_17.14;
T_17.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5f27a3032580_0, 0, 4;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5f27a3032250_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30322f0_0, 0, 32;
    %jmp T_17.14;
T_17.14 ;
    %pop/vec4 1;
T_17.9 ;
    %load/vec4 v0x5f27a30324a0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.15, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5f27a3032580_0, 0, 4;
    %load/vec4 v0x5f27a3032250_0;
    %store/vec4 v0x5f27a30322f0_0, 0, 32;
T_17.15 ;
T_17.0 ;
    %load/vec4 v0x5f27a30320d0_0;
    %load/vec4 v0x5f27a30323b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.17, 8;
    %load/vec4 v0x5f27a30324a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.19, 4;
    %load/vec4 v0x5f27a3032190_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %jmp T_17.25;
T_17.21 ;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.25;
T_17.22 ;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.25;
T_17.23 ;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.25;
T_17.25 ;
    %pop/vec4 1;
T_17.19 ;
    %load/vec4 v0x5f27a30324a0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_17.26, 4;
    %load/vec4 v0x5f27a3032190_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.30, 6;
    %jmp T_17.31;
T_17.28 ;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.31;
T_17.29 ;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 1, 23, 6;
    %replicate 16;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.31;
T_17.30 ;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.31;
T_17.31 ;
    %pop/vec4 1;
T_17.26 ;
    %load/vec4 v0x5f27a30324a0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.32, 4;
    %load/vec4 v0x5f27a3032700_0;
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
T_17.32 ;
    %load/vec4 v0x5f27a30324a0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_17.34, 4;
    %load/vec4 v0x5f27a3032190_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %jmp T_17.40;
T_17.36 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.40;
T_17.37 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.40;
T_17.38 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.40;
T_17.39 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.40;
T_17.40 ;
    %pop/vec4 1;
T_17.34 ;
    %load/vec4 v0x5f27a30324a0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_17.41, 4;
    %load/vec4 v0x5f27a3032190_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.44, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.45, 6;
    %jmp T_17.46;
T_17.43 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.46;
T_17.44 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.46;
T_17.45 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5f27a3032700_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
    %jmp T_17.46;
T_17.46 ;
    %pop/vec4 1;
T_17.41 ;
    %load/vec4 v0x5f27a30324a0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_17.47, 4;
    %load/vec4 v0x5f27a3032700_0;
    %store/vec4 v0x5f27a30327c0_0, 0, 32;
T_17.47 ;
T_17.17 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5f27a3031940;
T_18 ;
    %wait E_0x5f27a3031cb0;
    %load/vec4 v0x5f27a3033210_0;
    %nor/r;
    %load/vec4 v0x5f27a3032c60_0;
    %nor/r;
    %and;
    %load/vec4 v0x5f27a3033020_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a3032ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a30332b0_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5f27a3032c60_0;
    %load/vec4 v0x5f27a3033020_0;
    %or;
    %store/vec4 v0x5f27a3032ee0_0, 0, 1;
    %load/vec4 v0x5f27a3033020_0;
    %store/vec4 v0x5f27a30332b0_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5f27a30336f0;
T_19 ;
    %wait E_0x5f27a3033af0;
    %load/vec4 v0x5f27a3034d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f27a30341e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a3033d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a3034660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a3034db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a3033ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a30349d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f27a30348f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5f27a30342a0_0;
    %assign/vec4 v0x5f27a30341e0_0, 0;
    %load/vec4 v0x5f27a3033b70_0;
    %assign/vec4 v0x5f27a3033d80_0, 0;
    %load/vec4 v0x5f27a30344b0_0;
    %assign/vec4 v0x5f27a3034660_0, 0;
    %load/vec4 v0x5f27a3034e90_0;
    %assign/vec4 v0x5f27a3034db0_0, 0;
    %load/vec4 v0x5f27a3034010_0;
    %assign/vec4 v0x5f27a3033ee0_0, 0;
    %load/vec4 v0x5f27a3034ba0_0;
    %assign/vec4 v0x5f27a30349d0_0, 0;
    %load/vec4 v0x5f27a3034740_0;
    %assign/vec4 v0x5f27a30348f0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5f27a3035460;
T_20 ;
    %wait E_0x5f27a30356f0;
    %load/vec4 v0x5f27a3035c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x5f27a3035780_0;
    %store/vec4 v0x5f27a3035ad0_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x5f27a3035860_0;
    %store/vec4 v0x5f27a3035ad0_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x5f27a3035930_0;
    %store/vec4 v0x5f27a3035ad0_0, 0, 32;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x5f27a3035a30_0;
    %store/vec4 v0x5f27a3035ad0_0, 0, 32;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5f27a303b0b0;
T_21 ;
    %end;
    .thread T_21;
    .scope S_0x5f27a303b0b0;
T_22 ;
    %wait E_0x5f27a3033af0;
    %load/vec4 v0x5f27a303b7e0_0;
    %load/vec4 v0x5f27a303b8d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5f27a303b630_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5f27a303b4f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5f27a303b330_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a303b740, 0, 4;
T_22.2 ;
    %load/vec4 v0x5f27a303b630_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x5f27a303b4f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5f27a303b330_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a303b740, 4, 5;
T_22.4 ;
    %load/vec4 v0x5f27a303b630_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x5f27a303b4f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5f27a303b330_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a303b740, 4, 5;
T_22.6 ;
    %load/vec4 v0x5f27a303b630_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x5f27a303b4f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5f27a303b330_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f27a303b740, 4, 5;
T_22.8 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5f27a303b7e0_0;
    %load/vec4 v0x5f27a303b8d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x5f27a303b330_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5f27a303b740, 4;
    %assign/vec4 v0x5f27a303b590_0, 0;
T_22.10 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5f27a303ad10;
T_23 ;
    %wait E_0x5f27a2ec7660;
    %load/vec4 v0x5f27a303c010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f27a303c0b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5f27a303be30_0;
    %assign/vec4 v0x5f27a303c0b0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5f27a2ec26f0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a303ecf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a303ee50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f27a303ee50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f27a303ee50_0, 0, 1;
    %delay 140000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x5f27a2ec26f0;
T_25 ;
    %vpi_call 2 28 "$dumpfile", "temp/microprocessor.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f27a2ec26f0 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x5f27a2ec26f0;
T_26 ;
    %delay 5000, 0;
    %load/vec4 v0x5f27a303ecf0_0;
    %inv;
    %store/vec4 v0x5f27a303ecf0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/tb/Microprocessor_tb.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/Microprocessor.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/Core.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/decode_pipe.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/Decode.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/branch.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/control_unit.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/control_decoder.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/type_decoder.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/immediate_gen.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/mux3_8.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/mux1_2.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/register_file.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/execute_pipe.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/Execute.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/adder.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/alu.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/fetch_pipe.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/Fetch.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/program_counter.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/Memory.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/wrapper_memory.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/memstage_pipe.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/Write_back.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/mux2_4.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/data_memory_top.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/memory.v";
    "/home/arham/rv32i-pipeline-processor/rv32im-pipeline-processor/src/instruc_mem_top.v";
