
*** Running vivado
    with args -log top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Shared_Softwares/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 290.703 ; gain = 19.176
Command: synth_design -top top_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 376.242 ; gain = 78.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/hdl/top_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/hdl/top.v:13]
INFO: [Synth 8-638] synthesizing module 'top_lcd_display_0_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/synth/top_lcd_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ipshared/08d3/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ipshared/08d3/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0_clk_wiz' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0_clk_wiz.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0_clk_wiz.v:118]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Shared_Softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 19.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 106.250000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (1#1) [D:/Shared_Softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Shared_Softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [D:/Shared_Softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Shared_Softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (3#1) [D:/Shared_Softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Shared_Softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (4#1) [D:/Shared_Softwares/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0_clk_wiz' (5#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (6#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_data_combine_module_1_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_data_combine_module_1_0/synth/system_data_combine_module_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'data_combine_module' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:5]
INFO: [Synth 8-256] done synthesizing module 'data_combine_module' (7#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_data_combine_module_1_0' (8#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_data_combine_module_1_0/synth/system_data_combine_module_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_lcd_control_module_1_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_lcd_control_module_1_0/synth/system_lcd_control_module_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'lcd_control_module' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/7ffb/lcd_control_module.v:5]
	Parameter desktop bound to: 24'b011010110110100111010110 
	Parameter bar_data bound to: 24'b001100000100001010001110 
	Parameter char_row_0 bound to: 120 - type: integer 
	Parameter char_column_0 bound to: 208 - type: integer 
	Parameter char_row_1 bound to: 120 - type: integer 
	Parameter char_column_1 bound to: 224 - type: integer 
	Parameter char_row_2 bound to: 120 - type: integer 
	Parameter char_column_2 bound to: 240 - type: integer 
	Parameter char_row_3 bound to: 120 - type: integer 
	Parameter char_column_3 bound to: 256 - type: integer 
	Parameter char_row_4 bound to: 120 - type: integer 
	Parameter char_column_4 bound to: 176 - type: integer 
	Parameter char_row_5 bound to: 120 - type: integer 
	Parameter char_column_5 bound to: 192 - type: integer 
	Parameter char_row_6 bound to: 120 - type: integer 
	Parameter char_column_6 bound to: 272 - type: integer 
	Parameter red_RGB bound to: 24'b110001100010111100101111 
	Parameter white_RGB bound to: 24'b111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'lcd_control_module' (9#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/7ffb/lcd_control_module.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_lcd_control_module_1_0' (10#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_lcd_control_module_1_0/synth/system_lcd_control_module_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_rom_3_7' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_7/synth/system_rom_3_7.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_3_7.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_7/synth/system_rom_3_7.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_3_7' (14#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_7/synth/system_rom_3_7.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_3_6' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_6/synth/system_rom_3_6.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_3_6.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_6/synth/system_rom_3_6.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_3_6' (15#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_6/synth/system_rom_3_6.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_dist_mem_gen_0_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_dist_mem_gen_0_0_1/synth/system_dist_mem_gen_0_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_dist_mem_gen_0_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_dist_mem_gen_0_0_1/synth/system_dist_mem_gen_0_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_dist_mem_gen_0_0' (16#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_dist_mem_gen_0_0_1/synth/system_dist_mem_gen_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_2_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_2_0/synth/system_rom_2_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_2_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_2_0/synth/system_rom_2_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_2_0' (17#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_2_0/synth/system_rom_2_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_3_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_0/synth/system_rom_3_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_3_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_0/synth/system_rom_3_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_3_0' (18#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_0/synth/system_rom_3_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_3_1' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_1/synth/system_rom_3_1.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_3_1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_1/synth/system_rom_3_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_3_1' (19#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_1/synth/system_rom_3_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_3_2' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_2/synth/system_rom_3_2.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_3_2.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_2/synth/system_rom_3_2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_3_2' (20#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_2/synth/system_rom_3_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_3_3' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_3/synth/system_rom_3_3.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_3_3.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_3/synth/system_rom_3_3.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_3_3' (21#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_3/synth/system_rom_3_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_3_4' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_4/synth/system_rom_3_4.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_3_4.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_4/synth/system_rom_3_4.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_3_4' (22#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_4/synth/system_rom_3_4.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_3_5' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_5/synth/system_rom_3_5.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_3_5.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_5/synth/system_rom_3_5.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_3_5' (23#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_3_5/synth/system_rom_3_5.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_R_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_0/synth/system_rom_R_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_R_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_0/synth/system_rom_R_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_R_0' (24#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_0/synth/system_rom_R_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_R_1' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_1/synth/system_rom_R_1.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_R_1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_1/synth/system_rom_R_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_R_1' (25#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_1/synth/system_rom_R_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_0_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_0_0/synth/system_rom_0_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_0_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_0_0/synth/system_rom_0_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_0_0' (26#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_0_0/synth/system_rom_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_R_2' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_2/synth/system_rom_R_2.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_R_2.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_2/synth/system_rom_R_2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_R_2' (27#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_2/synth/system_rom_R_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_omega_1' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_omega_1/synth/system_rom_omega_1.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_omega_1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_omega_1/synth/system_rom_omega_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_omega_1' (28#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_omega_1/synth/system_rom_omega_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_omega_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_omega_0/synth/system_rom_omega_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_omega_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_omega_0/synth/system_rom_omega_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_omega_0' (29#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_omega_0/synth/system_rom_omega_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_rom_R_3' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_3/synth/system_rom_R_3.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: system_rom_R_3.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_11' declared at 'c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/ec0d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_11' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_3/synth/system_rom_R_3.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'system_rom_R_3' (30#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_rom_R_3/synth/system_rom_R_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_sync_module_1_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_sync_module_1_0/synth/system_sync_module_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'sync_module' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/0c9a/sync_module.v:1]
	Parameter LinePeriod bound to: 525 - type: integer 
	Parameter H_SyncPulse bound to: 41 - type: integer 
	Parameter H_BackPorch bound to: 2 - type: integer 
	Parameter H_ActivePix bound to: 480 - type: integer 
	Parameter H_FrontPorch bound to: 2 - type: integer 
	Parameter Hde_start bound to: 43 - type: integer 
	Parameter Hde_end bound to: 523 - type: integer 
	Parameter FramePeriod bound to: 286 - type: integer 
	Parameter V_SyncPulse bound to: 10 - type: integer 
	Parameter V_BackPorch bound to: 2 - type: integer 
	Parameter V_ActivePix bound to: 272 - type: integer 
	Parameter V_FrontPorch bound to: 2 - type: integer 
	Parameter Vde_start bound to: 12 - type: integer 
	Parameter Vde_end bound to: 284 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_module' (31#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/0c9a/sync_module.v:1]
INFO: [Synth 8-256] done synthesizing module 'system_sync_module_1_0' (32#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_sync_module_1_0/synth/system_sync_module_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system' (33#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ipshared/08d3/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (34#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ipshared/08d3/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'top_lcd_display_0_0' (35#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/synth/top_lcd_display_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'top_test_0_0' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_test_0_0/synth/top_test_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'test' [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/imports/new/test.v:23]
INFO: [Synth 8-256] done synthesizing module 'test' (36#1) [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/imports/new/test.v:23]
INFO: [Synth 8-256] done synthesizing module 'top_test_0_0' (37#1) [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_test_0_0/synth/top_test_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'top' (38#1) [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/hdl/top.v:13]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (39#1) [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/hdl/top_wrapper.v:12]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[31]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[30]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[29]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[28]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[27]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[26]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[25]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[24]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[23]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[22]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[21]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[20]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[19]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[18]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[17]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[16]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[15]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[14]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[13]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[12]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[11]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[10]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[9]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[8]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port clk
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom__parameterized31 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_11_synth__parameterized15 has unconnected port qdpo[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 435.098 ; gain = 137.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 435.098 ; gain = 137.734
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0.xdc] for cell 'top_i/lcd_display_0/inst/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0.xdc] for cell 'top_i/lcd_display_0/inst/system_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/constrs_1/imports/new/lcd.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/constrs_1/imports/new/lcd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/constrs_1/imports/new/lcd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0_late.xdc] for cell 'top_i/lcd_display_0/inst/system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0_late.xdc] for cell 'top_i/lcd_display_0/inst/system_i/clk_wiz_0/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 724.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 724.844 ; gain = 427.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 724.844 ; gain = 427.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/clk_wiz_0/inst. (constraint file  C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/data_combine_module_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/lcd_control_module_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_C. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_L. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_R. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_equal. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_mH. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_nF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/rom_omega. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/lcd_display_0/inst/system_i/sync_module_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/test_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 724.844 ; gain = 427.480
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'char_m_6_reg' and it is trimmed from '8' to '5' bits. [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/7ffb/lcd_control_module.v:226]
INFO: [Synth 8-5546] ROM "count_v" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_0_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:188]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_1_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:189]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_2_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_3_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:191]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_4_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:192]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_5_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:193]
WARNING: [Synth 8-327] inferring latch for variable 'rom_data_6_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'rom_0_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:199]
WARNING: [Synth 8-327] inferring latch for variable 'rom_1_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:200]
WARNING: [Synth 8-327] inferring latch for variable 'rom_2_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'rom_3_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:202]
WARNING: [Synth 8-327] inferring latch for variable 'rom_4_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:203]
WARNING: [Synth 8-327] inferring latch for variable 'rom_5_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:204]
WARNING: [Synth 8-327] inferring latch for variable 'rom_6_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:205]
WARNING: [Synth 8-327] inferring latch for variable 'rom_7_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:206]
WARNING: [Synth 8-327] inferring latch for variable 'rom_8_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:207]
WARNING: [Synth 8-327] inferring latch for variable 'rom_9_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:208]
WARNING: [Synth 8-327] inferring latch for variable 'rom_R_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:263]
WARNING: [Synth 8-327] inferring latch for variable 'rom_C_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:264]
WARNING: [Synth 8-327] inferring latch for variable 'rom_L_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:265]
WARNING: [Synth 8-327] inferring latch for variable 'rom_equal_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'rom_omega_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:275]
WARNING: [Synth 8-327] inferring latch for variable 'rom_nF_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:276]
WARNING: [Synth 8-327] inferring latch for variable 'rom_mH_addr_reg' [c:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/top/ip/top_lcd_display_0_0/sources_1/bd/system/ipshared/2ac1/data_combine_module.v:277]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 724.844 ; gain = 427.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 15    
	   7 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system_clk_wiz_0_0_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module data_combine_module 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module lcd_control_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 15    
	   7 Input      8 Bit        Muxes := 3     
Module sync_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/count_v" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 724.844 ; gain = 427.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                           | Depth x Width | Implemented As | 
+---------------------+------------------------------------------------------+---------------+----------------+
|rom                  | rom[31]                                              | 32x15         | LUT            | 
|rom                  | rom[31]                                              | 32x13         | LUT            | 
|rom                  | rom[31]                                              | 32x15         | LUT            | 
|rom                  | rom[31]                                              | 32x15         | LUT            | 
|rom                  | rom[31]                                              | 32x16         | LUT            | 
|rom                  | rom[31]                                              | 32x15         | LUT            | 
|rom                  | rom[31]                                              | 32x15         | LUT            | 
|rom                  | rom[31]                                              | 32x15         | LUT            | 
|rom                  | rom[31]                                              | 32x15         | LUT            | 
|rom                  | rom[31]                                              | 32x15         | LUT            | 
|rom                  | rom[31]                                              | 32x16         | LUT            | 
|rom                  | rom[31]                                              | 32x16         | LUT            | 
|rom                  | rom[31]                                              | 32x16         | LUT            | 
|rom                  | rom[31]                                              | 32x16         | LUT            | 
|rom                  | rom[31]                                              | 32x32         | LUT            | 
|rom                  | rom[31]                                              | 32x32         | LUT            | 
|rom                  | rom[31]                                              | 32x26         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[31] | 32x15         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[31] | 32x13         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[31] | 32x15         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[31] | 32x15         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[31] | 32x16         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[31] | 32x15         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[31] | 32x15         | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[31] | 32x15         | LUT            | 
+---------------------+------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 724.844 ; gain = 427.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 724.844 ; gain = 427.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 729.043 ; gain = 431.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 729.043 ; gain = 431.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 729.043 ; gain = 431.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 729.043 ; gain = 431.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 729.043 ; gain = 431.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 729.043 ; gain = 431.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 729.043 ; gain = 431.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |BUFGCE     |     1|
|3     |BUFH       |     1|
|4     |LUT1       |     6|
|5     |LUT2       |    42|
|6     |LUT3       |    24|
|7     |LUT4       |    42|
|8     |LUT5       |   238|
|9     |LUT6       |   430|
|10    |MMCME2_ADV |     1|
|11    |FDRE       |    95|
|12    |LD         |    85|
|13    |LDC        |   128|
|14    |IBUF       |     1|
|15    |OBUF       |    28|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------+--------------------------------------------+------+
|      |Instance                                    |Module                                      |Cells |
+------+--------------------------------------------+--------------------------------------------+------+
|1     |top                                         |                                            |  1124|
|2     |  top_i                                     |top                                         |  1095|
|3     |    lcd_display_0                           |top_lcd_display_0_0                         |  1095|
|4     |      inst                                  |system_wrapper                              |  1095|
|5     |        system_i                            |system                                      |  1095|
|6     |          clk_wiz_0                         |system_clk_wiz_0_0                          |    12|
|7     |            inst                            |system_clk_wiz_0_0_clk_wiz                  |    12|
|8     |          data_combine_module_1             |system_data_combine_module_1_0              |   610|
|9     |            inst                            |data_combine_module                         |   609|
|10    |          lcd_control_module_1              |system_lcd_control_module_1_0               |   189|
|11    |            inst                            |lcd_control_module                          |   148|
|12    |          rom_0                             |system_rom_3_7                              |     8|
|13    |            U0                              |dist_mem_gen_v8_0_11                        |     8|
|14    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth                  |     8|
|15    |                \gen_rom.rom_inst           |rom                                         |     8|
|16    |          rom_1                             |system_rom_3_6                              |     6|
|17    |            U0                              |dist_mem_gen_v8_0_11__parameterized1        |     6|
|18    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized0  |     6|
|19    |                \gen_rom.rom_inst           |rom__parameterized1                         |     6|
|20    |          rom_2                             |system_dist_mem_gen_0_0                     |    13|
|21    |            U0                              |dist_mem_gen_v8_0_11__parameterized3        |    13|
|22    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized1  |    13|
|23    |                \gen_rom.rom_inst           |rom__parameterized3                         |    13|
|24    |          rom_3                             |system_rom_2_0                              |    13|
|25    |            U0                              |dist_mem_gen_v8_0_11__parameterized5        |    13|
|26    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized2  |    13|
|27    |                \gen_rom.rom_inst           |rom__parameterized5                         |    13|
|28    |          rom_4                             |system_rom_3_0                              |    11|
|29    |            U0                              |dist_mem_gen_v8_0_11__parameterized7        |    11|
|30    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized3  |    11|
|31    |                \gen_rom.rom_inst           |rom__parameterized7                         |    11|
|32    |          rom_5                             |system_rom_3_1                              |    11|
|33    |            U0                              |dist_mem_gen_v8_0_11__parameterized9        |    11|
|34    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized4  |    11|
|35    |                \gen_rom.rom_inst           |rom__parameterized9                         |    11|
|36    |          rom_6                             |system_rom_3_2                              |    13|
|37    |            U0                              |dist_mem_gen_v8_0_11__parameterized11       |    13|
|38    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized5  |    13|
|39    |                \gen_rom.rom_inst           |rom__parameterized11                        |    13|
|40    |          rom_7                             |system_rom_3_3                              |    11|
|41    |            U0                              |dist_mem_gen_v8_0_11__parameterized13       |    11|
|42    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized6  |    11|
|43    |                \gen_rom.rom_inst           |rom__parameterized13                        |    11|
|44    |          rom_8                             |system_rom_3_4                              |    13|
|45    |            U0                              |dist_mem_gen_v8_0_11__parameterized15       |    13|
|46    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized7  |    13|
|47    |                \gen_rom.rom_inst           |rom__parameterized15                        |    13|
|48    |          rom_9                             |system_rom_3_5                              |    13|
|49    |            U0                              |dist_mem_gen_v8_0_11__parameterized17       |    13|
|50    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized8  |    13|
|51    |                \gen_rom.rom_inst           |rom__parameterized17                        |    13|
|52    |          rom_C                             |system_rom_R_0                              |    13|
|53    |            U0                              |dist_mem_gen_v8_0_11__parameterized19       |    13|
|54    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized9  |    13|
|55    |                \gen_rom.rom_inst           |rom__parameterized19                        |    13|
|56    |          rom_L                             |system_rom_R_1                              |     9|
|57    |            U0                              |dist_mem_gen_v8_0_11__parameterized21       |     9|
|58    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized10 |     9|
|59    |                \gen_rom.rom_inst           |rom__parameterized21                        |     9|
|60    |          rom_R                             |system_rom_0_0                              |    11|
|61    |            U0                              |dist_mem_gen_v8_0_11__parameterized23       |    11|
|62    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized11 |    11|
|63    |                \gen_rom.rom_inst           |rom__parameterized23                        |    11|
|64    |          rom_equal                         |system_rom_R_2                              |     1|
|65    |            U0                              |dist_mem_gen_v8_0_11__parameterized25       |     1|
|66    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized12 |     1|
|67    |                \gen_rom.rom_inst           |rom__parameterized25                        |     1|
|68    |          rom_mH                            |system_rom_omega_1                          |    11|
|69    |            U0                              |dist_mem_gen_v8_0_11__parameterized27       |    11|
|70    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized13 |    11|
|71    |                \gen_rom.rom_inst           |rom__parameterized27                        |    11|
|72    |          rom_nF                            |system_rom_omega_0                          |    18|
|73    |            U0                              |dist_mem_gen_v8_0_11__parameterized29       |    18|
|74    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized14 |    18|
|75    |                \gen_rom.rom_inst           |rom__parameterized29                        |    18|
|76    |          rom_omega                         |system_rom_R_3                              |    12|
|77    |            U0                              |dist_mem_gen_v8_0_11__parameterized31       |    12|
|78    |              \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_11_synth__parameterized15 |    12|
|79    |                \gen_rom.rom_inst           |rom__parameterized31                        |    12|
|80    |          sync_module_1                     |system_sync_module_1_0                      |    97|
|81    |            inst                            |sync_module                                 |    96|
|82    |    test_0                                  |top_test_0_0                                |     0|
+------+--------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 729.043 ; gain = 431.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1575 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 729.043 ; gain = 141.934
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 729.043 ; gain = 431.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  LD => LDCE: 85 instances
  LDC => LDCE: 128 instances

111 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 729.457 ; gain = 438.754
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.runs/synth_1/top_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 729.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 13:18:12 2017...
