
shadow-flight-OBC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004dcc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08004f6c  08004f6c  00005f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005058  08005058  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005058  08005058  00006058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005060  08005060  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005060  08005060  00006060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005064  08005064  00006064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005068  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042ac  20000060  080050c8  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000430c  080050c8  0000730c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017921  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000354e  00000000  00000000  0001e9b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  00021f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000119b  00000000  00000000  00023570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ce6  00000000  00000000  0002470b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a0e5  00000000  00000000  0003c3f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b8a0  00000000  00000000  000564d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f1d76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006440  00000000  00000000  000f1dbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  000f81fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004f54 	.word	0x08004f54

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08004f54 	.word	0x08004f54

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <command_engine_create_queues>:
TaskHandle_t uart_command_processor_task_handle = NULL;

/*
 * @brief create shared queues
 */
uint8_t command_engine_create_queues() {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
	uint8_t queue_create_status = 0;
 80005c2:	2300      	movs	r3, #0
 80005c4:	71fb      	strb	r3, [r7, #7]

	// todo use JSON structured command
	uart_command_queue = xQueueCreate(5, sizeof(command));
 80005c6:	2200      	movs	r2, #0
 80005c8:	2132      	movs	r1, #50	@ 0x32
 80005ca:	2005      	movs	r0, #5
 80005cc:	f002 fe36 	bl	800323c <xQueueGenericCreate>
 80005d0:	4603      	mov	r3, r0
 80005d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000610 <command_engine_create_queues+0x54>)
 80005d4:	6013      	str	r3, [r2, #0]
	uart_response_queue = xQueueCreate(5, sizeof(uart_command_response));
 80005d6:	2200      	movs	r2, #0
 80005d8:	2132      	movs	r1, #50	@ 0x32
 80005da:	2005      	movs	r0, #5
 80005dc:	f002 fe2e 	bl	800323c <xQueueGenericCreate>
 80005e0:	4603      	mov	r3, r0
 80005e2:	4a0c      	ldr	r2, [pc, #48]	@ (8000614 <command_engine_create_queues+0x58>)
 80005e4:	6013      	str	r3, [r2, #0]

	/* check if queue creation OK */
	if(uart_command_queue == NULL) {
 80005e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000610 <command_engine_create_queues+0x54>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d103      	bne.n	80005f6 <command_engine_create_queues+0x3a>
		queue_create_status |= (1 << 0);
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	71fb      	strb	r3, [r7, #7]
	}

	if(uart_response_queue == NULL) {
 80005f6:	4b07      	ldr	r3, [pc, #28]	@ (8000614 <command_engine_create_queues+0x58>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d103      	bne.n	8000606 <command_engine_create_queues+0x4a>
		queue_create_status |= (1 << 1);
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	f043 0302 	orr.w	r3, r3, #2
 8000604:	71fb      	strb	r3, [r7, #7]
	}

	/* 0 -> OK, 1, commandqueue_failed, 2 -> response_queue_failed, 3, all_failed */
	return queue_create_status;
 8000606:	79fb      	ldrb	r3, [r7, #7]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	2000007c 	.word	0x2000007c
 8000614:	20000080 	.word	0x20000080

08000618 <command_engine_create_tasks>:

/*
 * create tasks
 * todo: check task create status
 */
uint8_t command_engine_create_tasks() {
 8000618:	b5b0      	push	{r4, r5, r7, lr}
 800061a:	b090      	sub	sp, #64	@ 0x40
 800061c:	af00      	add	r7, sp, #0
	uint8_t task_create_status = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

//#if UART_TESTING_EN
	osThreadDef(uart_receive_command, uart_receive_command_task, osPriorityNormal, 0, COMMAND_ENGINE_TASK_STACK_DEPTH);
 8000624:	4b1e      	ldr	r3, [pc, #120]	@ (80006a0 <command_engine_create_tasks+0x88>)
 8000626:	f107 0420 	add.w	r4, r7, #32
 800062a:	461d      	mov	r5, r3
 800062c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000630:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000634:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uart_receive_command_task_handle = osThreadCreate(osThread(uart_receive_command), NULL);
 8000638:	f107 0320 	add.w	r3, r7, #32
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f002 fc7d 	bl	8002f3e <osThreadCreate>
 8000644:	4603      	mov	r3, r0
 8000646:	4a17      	ldr	r2, [pc, #92]	@ (80006a4 <command_engine_create_tasks+0x8c>)
 8000648:	6013      	str	r3, [r2, #0]

	osThreadDef(uart_command_processor, uart_command_processor_task, osPriorityNormal, 0, COMMAND_ENGINE_TASK_STACK_DEPTH);
 800064a:	4b17      	ldr	r3, [pc, #92]	@ (80006a8 <command_engine_create_tasks+0x90>)
 800064c:	1d3c      	adds	r4, r7, #4
 800064e:	461d      	mov	r5, r3
 8000650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000654:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000658:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uart_command_processor_task_handle = osThreadCreate(osThread(uart_command_processor), NULL);
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f002 fc6c 	bl	8002f3e <osThreadCreate>
 8000666:	4603      	mov	r3, r0
 8000668:	4a10      	ldr	r2, [pc, #64]	@ (80006ac <command_engine_create_tasks+0x94>)
 800066a:	6013      	str	r3, [r2, #0]

	/* do the check */
	if(uart_receive_command_task_handle == NULL) {
 800066c:	4b0d      	ldr	r3, [pc, #52]	@ (80006a4 <command_engine_create_tasks+0x8c>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d105      	bne.n	8000680 <command_engine_create_tasks+0x68>
		task_create_status |= (1 << 0); // todo: create proper bit masks
 8000674:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	}

	if(uart_command_processor_task_handle == NULL) {
 8000680:	4b0a      	ldr	r3, [pc, #40]	@ (80006ac <command_engine_create_tasks+0x94>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d105      	bne.n	8000694 <command_engine_create_tasks+0x7c>
		task_create_status |= (1 << 1);
 8000688:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800068c:	f043 0302 	orr.w	r3, r3, #2
 8000690:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	}

//#endif

	return task_create_status;
 8000694:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f

}
 8000698:	4618      	mov	r0, r3
 800069a:	3740      	adds	r7, #64	@ 0x40
 800069c:	46bd      	mov	sp, r7
 800069e:	bdb0      	pop	{r4, r5, r7, pc}
 80006a0:	08004f84 	.word	0x08004f84
 80006a4:	20000084 	.word	0x20000084
 80006a8:	08004fb8 	.word	0x08004fb8
 80006ac:	20000088 	.word	0x20000088

080006b0 <uart_receive_command_task>:
#if UART_TESTING_EN

/*
 * receive command from uart and send to processing
 */
void uart_receive_command_task(void const* args) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08a      	sub	sp, #40	@ 0x28
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
	//char rx_buffer[30];
	char tx_buffer[30];
	uint8_t d = 89;
 80006b8:	2359      	movs	r3, #89	@ 0x59
 80006ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	for(;;) {
		//HAL_UART_Receive

		/* simulate a response */
		sprintf(tx_buffer, "%d\r\n", d);
 80006be:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80006c2:	f107 0308 	add.w	r3, r7, #8
 80006c6:	490b      	ldr	r1, [pc, #44]	@ (80006f4 <uart_receive_command_task+0x44>)
 80006c8:	4618      	mov	r0, r3
 80006ca:	f003 ffa3 	bl	8004614 <siprintf>
		HAL_UART_Transmit(&huart6, (uint8_t*)tx_buffer, strlen(tx_buffer), HAL_TX_TIMEOUT);
 80006ce:	f107 0308 	add.w	r3, r7, #8
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff fd84 	bl	80001e0 <strlen>
 80006d8:	4603      	mov	r3, r0
 80006da:	b29a      	uxth	r2, r3
 80006dc:	f107 0108 	add.w	r1, r7, #8
 80006e0:	2364      	movs	r3, #100	@ 0x64
 80006e2:	4805      	ldr	r0, [pc, #20]	@ (80006f8 <uart_receive_command_task+0x48>)
 80006e4:	f002 f850 	bl	8002788 <HAL_UART_Transmit>

		vTaskDelay(pdMS_TO_TICKS(4));
 80006e8:	2004      	movs	r0, #4
 80006ea:	f002 ff99 	bl	8003620 <vTaskDelay>
		sprintf(tx_buffer, "%d\r\n", d);
 80006ee:	bf00      	nop
 80006f0:	e7e5      	b.n	80006be <uart_receive_command_task+0xe>
 80006f2:	bf00      	nop
 80006f4:	08004fd4 	.word	0x08004fd4
 80006f8:	200003d4 	.word	0x200003d4

080006fc <uart_command_processor_task>:

	}
}

/* process the received command */
void uart_command_processor_task(void const* args) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]

	for(;;) {
		vTaskDelay(pdMS_TO_TICKS(1));
 8000704:	2001      	movs	r0, #1
 8000706:	f002 ff8b 	bl	8003620 <vTaskDelay>
 800070a:	e7fb      	b.n	8000704 <uart_command_processor_task+0x8>

0800070c <command_engine_start>:
#endif

/*
 * start the command engine
 */
void command_engine_start() {
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
	/* create semaphores and mutexes */

	/* create queues */
	command_engine_create_queues();
 8000710:	f7ff ff54 	bl	80005bc <command_engine_create_queues>

	/* create tasks */
	command_engine_create_tasks();
 8000714:	f7ff ff80 	bl	8000618 <command_engine_create_tasks>

}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}

0800071c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800071c:	b480      	push	{r7}
 800071e:	b085      	sub	sp, #20
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <vApplicationGetIdleTaskMemory+0x2c>)
 800072c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800072e:	68bb      	ldr	r3, [r7, #8]
 8000730:	4a06      	ldr	r2, [pc, #24]	@ (800074c <vApplicationGetIdleTaskMemory+0x30>)
 8000732:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	2280      	movs	r2, #128	@ 0x80
 8000738:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800073a:	bf00      	nop
 800073c:	3714      	adds	r7, #20
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	2000008c 	.word	0x2000008c
 800074c:	200000e0 	.word	0x200000e0

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b5b0      	push	{r4, r5, r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000756:	f000 fc41 	bl	8000fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800075a:	f000 f825 	bl	80007a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075e:	f000 f93b 	bl	80009d8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000762:	f000 f881 	bl	8000868 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000766:	f000 f8ad 	bl	80008c4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800076a:	f000 f8e1 	bl	8000930 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800076e:	f000 f909 	bl	8000984 <MX_USART6_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000772:	4b0b      	ldr	r3, [pc, #44]	@ (80007a0 <main+0x50>)
 8000774:	1d3c      	adds	r4, r7, #4
 8000776:	461d      	mov	r5, r3
 8000778:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800077a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800077c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000780:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	2100      	movs	r1, #0
 8000788:	4618      	mov	r0, r3
 800078a:	f002 fbd8 	bl	8002f3e <osThreadCreate>
 800078e:	4603      	mov	r3, r0
 8000790:	4a04      	ldr	r2, [pc, #16]	@ (80007a4 <main+0x54>)
 8000792:	6013      	str	r3, [r2, #0]

//  osThreadDef(dumm_data, x_task_dummy_data, osPriorityNormal, 0, 1024);			/// create all tasks
//  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);

  /* initialize the command engine */
  command_engine_start();
 8000794:	f7ff ffba 	bl	800070c <command_engine_start>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000798:	f002 fbca 	bl	8002f30 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800079c:	bf00      	nop
 800079e:	e7fd      	b.n	800079c <main+0x4c>
 80007a0:	08004fe8 	.word	0x08004fe8
 80007a4:	2000041c 	.word	0x2000041c

080007a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b094      	sub	sp, #80	@ 0x50
 80007ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ae:	f107 0320 	add.w	r3, r7, #32
 80007b2:	2230      	movs	r2, #48	@ 0x30
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f003 ff4e 	bl	8004658 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007bc:	f107 030c 	add.w	r3, r7, #12
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007cc:	2300      	movs	r3, #0
 80007ce:	60bb      	str	r3, [r7, #8]
 80007d0:	4b23      	ldr	r3, [pc, #140]	@ (8000860 <SystemClock_Config+0xb8>)
 80007d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007d4:	4a22      	ldr	r2, [pc, #136]	@ (8000860 <SystemClock_Config+0xb8>)
 80007d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007da:	6413      	str	r3, [r2, #64]	@ 0x40
 80007dc:	4b20      	ldr	r3, [pc, #128]	@ (8000860 <SystemClock_Config+0xb8>)
 80007de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007e4:	60bb      	str	r3, [r7, #8]
 80007e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007e8:	2300      	movs	r3, #0
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000864 <SystemClock_Config+0xbc>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000864 <SystemClock_Config+0xbc>)
 80007f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007fa:	6013      	str	r3, [r2, #0]
 80007fc:	4b19      	ldr	r3, [pc, #100]	@ (8000864 <SystemClock_Config+0xbc>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000808:	2302      	movs	r3, #2
 800080a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800080c:	2301      	movs	r3, #1
 800080e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000810:	2310      	movs	r3, #16
 8000812:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000814:	2300      	movs	r3, #0
 8000816:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000818:	f107 0320 	add.w	r3, r7, #32
 800081c:	4618      	mov	r0, r3
 800081e:	f000 ffe3 	bl	80017e8 <HAL_RCC_OscConfig>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000828:	f000 f98e 	bl	8000b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800082c:	230f      	movs	r3, #15
 800082e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000830:	2300      	movs	r3, #0
 8000832:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000834:	2300      	movs	r3, #0
 8000836:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000838:	2300      	movs	r3, #0
 800083a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800083c:	2300      	movs	r3, #0
 800083e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f001 fa46 	bl	8001cd8 <HAL_RCC_ClockConfig>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000852:	f000 f979 	bl	8000b48 <Error_Handler>
  }
}
 8000856:	bf00      	nop
 8000858:	3750      	adds	r7, #80	@ 0x50
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800
 8000864:	40007000 	.word	0x40007000

08000868 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800086c:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <MX_I2C1_Init+0x50>)
 800086e:	4a13      	ldr	r2, [pc, #76]	@ (80008bc <MX_I2C1_Init+0x54>)
 8000870:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000872:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <MX_I2C1_Init+0x50>)
 8000874:	4a12      	ldr	r2, [pc, #72]	@ (80008c0 <MX_I2C1_Init+0x58>)
 8000876:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000878:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <MX_I2C1_Init+0x50>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800087e:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <MX_I2C1_Init+0x50>)
 8000880:	2200      	movs	r2, #0
 8000882:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000884:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <MX_I2C1_Init+0x50>)
 8000886:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800088a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800088c:	4b0a      	ldr	r3, [pc, #40]	@ (80008b8 <MX_I2C1_Init+0x50>)
 800088e:	2200      	movs	r2, #0
 8000890:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000892:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <MX_I2C1_Init+0x50>)
 8000894:	2200      	movs	r2, #0
 8000896:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000898:	4b07      	ldr	r3, [pc, #28]	@ (80008b8 <MX_I2C1_Init+0x50>)
 800089a:	2200      	movs	r2, #0
 800089c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800089e:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <MX_I2C1_Init+0x50>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008a4:	4804      	ldr	r0, [pc, #16]	@ (80008b8 <MX_I2C1_Init+0x50>)
 80008a6:	f000 fe5b 	bl	8001560 <HAL_I2C_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008b0:	f000 f94a 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	200002e0 	.word	0x200002e0
 80008bc:	40005400 	.word	0x40005400
 80008c0:	000186a0 	.word	0x000186a0

080008c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008c8:	4b17      	ldr	r3, [pc, #92]	@ (8000928 <MX_SPI1_Init+0x64>)
 80008ca:	4a18      	ldr	r2, [pc, #96]	@ (800092c <MX_SPI1_Init+0x68>)
 80008cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008ce:	4b16      	ldr	r3, [pc, #88]	@ (8000928 <MX_SPI1_Init+0x64>)
 80008d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008d6:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <MX_SPI1_Init+0x64>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008dc:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <MX_SPI1_Init+0x64>)
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008e2:	4b11      	ldr	r3, [pc, #68]	@ (8000928 <MX_SPI1_Init+0x64>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <MX_SPI1_Init+0x64>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000928 <MX_SPI1_Init+0x64>)
 80008f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000928 <MX_SPI1_Init+0x64>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <MX_SPI1_Init+0x64>)
 80008fe:	2200      	movs	r2, #0
 8000900:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000902:	4b09      	ldr	r3, [pc, #36]	@ (8000928 <MX_SPI1_Init+0x64>)
 8000904:	2200      	movs	r2, #0
 8000906:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000908:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <MX_SPI1_Init+0x64>)
 800090a:	2200      	movs	r2, #0
 800090c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800090e:	4b06      	ldr	r3, [pc, #24]	@ (8000928 <MX_SPI1_Init+0x64>)
 8000910:	220a      	movs	r2, #10
 8000912:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000914:	4804      	ldr	r0, [pc, #16]	@ (8000928 <MX_SPI1_Init+0x64>)
 8000916:	f001 fbf1 	bl	80020fc <HAL_SPI_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000920:	f000 f912 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000924:	bf00      	nop
 8000926:	bd80      	pop	{r7, pc}
 8000928:	20000334 	.word	0x20000334
 800092c:	40013000 	.word	0x40013000

08000930 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000934:	4b11      	ldr	r3, [pc, #68]	@ (800097c <MX_USART1_UART_Init+0x4c>)
 8000936:	4a12      	ldr	r2, [pc, #72]	@ (8000980 <MX_USART1_UART_Init+0x50>)
 8000938:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800093a:	4b10      	ldr	r3, [pc, #64]	@ (800097c <MX_USART1_UART_Init+0x4c>)
 800093c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000940:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <MX_USART1_UART_Init+0x4c>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <MX_USART1_UART_Init+0x4c>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	@ (800097c <MX_USART1_UART_Init+0x4c>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b09      	ldr	r3, [pc, #36]	@ (800097c <MX_USART1_UART_Init+0x4c>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b08      	ldr	r3, [pc, #32]	@ (800097c <MX_USART1_UART_Init+0x4c>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <MX_USART1_UART_Init+0x4c>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000966:	4805      	ldr	r0, [pc, #20]	@ (800097c <MX_USART1_UART_Init+0x4c>)
 8000968:	f001 febe 	bl	80026e8 <HAL_UART_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000972:	f000 f8e9 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	2000038c 	.word	0x2000038c
 8000980:	40011000 	.word	0x40011000

08000984 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000988:	4b11      	ldr	r3, [pc, #68]	@ (80009d0 <MX_USART6_UART_Init+0x4c>)
 800098a:	4a12      	ldr	r2, [pc, #72]	@ (80009d4 <MX_USART6_UART_Init+0x50>)
 800098c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800098e:	4b10      	ldr	r3, [pc, #64]	@ (80009d0 <MX_USART6_UART_Init+0x4c>)
 8000990:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000994:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000996:	4b0e      	ldr	r3, [pc, #56]	@ (80009d0 <MX_USART6_UART_Init+0x4c>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800099c:	4b0c      	ldr	r3, [pc, #48]	@ (80009d0 <MX_USART6_UART_Init+0x4c>)
 800099e:	2200      	movs	r2, #0
 80009a0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80009a2:	4b0b      	ldr	r3, [pc, #44]	@ (80009d0 <MX_USART6_UART_Init+0x4c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80009a8:	4b09      	ldr	r3, [pc, #36]	@ (80009d0 <MX_USART6_UART_Init+0x4c>)
 80009aa:	220c      	movs	r2, #12
 80009ac:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ae:	4b08      	ldr	r3, [pc, #32]	@ (80009d0 <MX_USART6_UART_Init+0x4c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b4:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <MX_USART6_UART_Init+0x4c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80009ba:	4805      	ldr	r0, [pc, #20]	@ (80009d0 <MX_USART6_UART_Init+0x4c>)
 80009bc:	f001 fe94 	bl	80026e8 <HAL_UART_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80009c6:	f000 f8bf 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	200003d4 	.word	0x200003d4
 80009d4:	40011400 	.word	0x40011400

080009d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08a      	sub	sp, #40	@ 0x28
 80009dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
 80009ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	613b      	str	r3, [r7, #16]
 80009f2:	4b44      	ldr	r3, [pc, #272]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	4a43      	ldr	r2, [pc, #268]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 80009f8:	f043 0304 	orr.w	r3, r3, #4
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fe:	4b41      	ldr	r3, [pc, #260]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	f003 0304 	and.w	r3, r3, #4
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a12:	4a3c      	ldr	r2, [pc, #240]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1a:	4b3a      	ldr	r3, [pc, #232]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
 8000a2a:	4b36      	ldr	r3, [pc, #216]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2e:	4a35      	ldr	r2, [pc, #212]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a36:	4b33      	ldr	r3, [pc, #204]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
 8000a46:	4b2f      	ldr	r3, [pc, #188]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	4a2e      	ldr	r2, [pc, #184]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a4c:	f043 0302 	orr.w	r3, r3, #2
 8000a50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a52:	4b2c      	ldr	r3, [pc, #176]	@ (8000b04 <MX_GPIO_Init+0x12c>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	f003 0302 	and.w	r3, r3, #2
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GREEN_GPIO_Port, USER_LED_GREEN_Pin, GPIO_PIN_RESET);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a64:	4828      	ldr	r0, [pc, #160]	@ (8000b08 <MX_GPIO_Init+0x130>)
 8000a66:	f000 fd61 	bl	800152c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPS_ACTIVATE_Pin|FLASH_CS_Pin, GPIO_PIN_RESET);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2111      	movs	r1, #17
 8000a6e:	4827      	ldr	r0, [pc, #156]	@ (8000b0c <MX_GPIO_Init+0x134>)
 8000a70:	f000 fd5c 	bl	800152c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN_Pin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8000a74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 8000a82:	f107 0314 	add.w	r3, r7, #20
 8000a86:	4619      	mov	r1, r3
 8000a88:	481f      	ldr	r0, [pc, #124]	@ (8000b08 <MX_GPIO_Init+0x130>)
 8000a8a:	f000 fbcb 	bl	8001224 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_LED_GREEN_Pin */
  GPIO_InitStruct.Pin = USER_LED_GREEN_Pin;
 8000a8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a94:	2301      	movs	r3, #1
 8000a96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USER_LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4818      	ldr	r0, [pc, #96]	@ (8000b08 <MX_GPIO_Init+0x130>)
 8000aa8:	f000 fbbc 	bl	8001224 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPS_ACTIVATE_Pin FLASH_CS_Pin */
  GPIO_InitStruct.Pin = GPS_ACTIVATE_Pin|FLASH_CS_Pin;
 8000aac:	2311      	movs	r3, #17
 8000aae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4812      	ldr	r0, [pc, #72]	@ (8000b0c <MX_GPIO_Init+0x134>)
 8000ac4:	f000 fbae 	bl	8001224 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPS_PPS_Pin MAG_INT_Pin */
  GPIO_InitStruct.Pin = GPS_PPS_Pin|MAG_INT_Pin;
 8000ac8:	230a      	movs	r3, #10
 8000aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad4:	f107 0314 	add.w	r3, r7, #20
 8000ad8:	4619      	mov	r1, r3
 8000ada:	480c      	ldr	r0, [pc, #48]	@ (8000b0c <MX_GPIO_Init+0x134>)
 8000adc:	f000 fba2 	bl	8001224 <HAL_GPIO_Init>

  /*Configure GPIO pins : MPU_INT_Pin ADCS_BOARD_DETECT_Pin EPS_BOARD_DETECT_Pin WATCHDOG_INT_Pin
                           COMMS_BOARD_DETECT_Pin */
  GPIO_InitStruct.Pin = MPU_INT_Pin|ADCS_BOARD_DETECT_Pin|EPS_BOARD_DETECT_Pin|WATCHDOG_INT_Pin
 8000ae0:	f248 0327 	movw	r3, #32807	@ 0x8027
 8000ae4:	617b      	str	r3, [r7, #20]
                          |COMMS_BOARD_DETECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	4619      	mov	r1, r3
 8000af4:	4806      	ldr	r0, [pc, #24]	@ (8000b10 <MX_GPIO_Init+0x138>)
 8000af6:	f000 fb95 	bl	8001224 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000afa:	bf00      	nop
 8000afc:	3728      	adds	r7, #40	@ 0x28
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40023800 	.word	0x40023800
 8000b08:	40020800 	.word	0x40020800
 8000b0c:	40020000 	.word	0x40020000
 8000b10:	40020400 	.word	0x40020400

08000b14 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	f002 fa5a 	bl	8002fd6 <osDelay>
 8000b22:	e7fb      	b.n	8000b1c <StartDefaultTask+0x8>

08000b24 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a04      	ldr	r2, [pc, #16]	@ (8000b44 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d101      	bne.n	8000b3a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b36:	f000 fa73 	bl	8001020 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40010000 	.word	0x40010000

08000b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b4c:	b672      	cpsid	i
}
 8000b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b50:	bf00      	nop
 8000b52:	e7fd      	b.n	8000b50 <Error_Handler+0x8>

08000b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	607b      	str	r3, [r7, #4]
 8000b5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <HAL_MspInit+0x54>)
 8000b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b62:	4a11      	ldr	r2, [pc, #68]	@ (8000ba8 <HAL_MspInit+0x54>)
 8000b64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b68:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <HAL_MspInit+0x54>)
 8000b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	603b      	str	r3, [r7, #0]
 8000b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <HAL_MspInit+0x54>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba8 <HAL_MspInit+0x54>)
 8000b80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b86:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <HAL_MspInit+0x54>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b8e:	603b      	str	r3, [r7, #0]
 8000b90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b92:	2200      	movs	r2, #0
 8000b94:	210f      	movs	r1, #15
 8000b96:	f06f 0001 	mvn.w	r0, #1
 8000b9a:	f000 fb19 	bl	80011d0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40023800 	.word	0x40023800

08000bac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08a      	sub	sp, #40	@ 0x28
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb4:	f107 0314 	add.w	r3, r7, #20
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a19      	ldr	r2, [pc, #100]	@ (8000c30 <HAL_I2C_MspInit+0x84>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d12b      	bne.n	8000c26 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	4b18      	ldr	r3, [pc, #96]	@ (8000c34 <HAL_I2C_MspInit+0x88>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	4a17      	ldr	r2, [pc, #92]	@ (8000c34 <HAL_I2C_MspInit+0x88>)
 8000bd8:	f043 0302 	orr.w	r3, r3, #2
 8000bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bde:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <HAL_I2C_MspInit+0x88>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	f003 0302 	and.w	r3, r3, #2
 8000be6:	613b      	str	r3, [r7, #16]
 8000be8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bea:	23c0      	movs	r3, #192	@ 0xc0
 8000bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bee:	2312      	movs	r3, #18
 8000bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf6:	2303      	movs	r3, #3
 8000bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bfa:	2304      	movs	r3, #4
 8000bfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfe:	f107 0314 	add.w	r3, r7, #20
 8000c02:	4619      	mov	r1, r3
 8000c04:	480c      	ldr	r0, [pc, #48]	@ (8000c38 <HAL_I2C_MspInit+0x8c>)
 8000c06:	f000 fb0d 	bl	8001224 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	4b09      	ldr	r3, [pc, #36]	@ (8000c34 <HAL_I2C_MspInit+0x88>)
 8000c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c12:	4a08      	ldr	r2, [pc, #32]	@ (8000c34 <HAL_I2C_MspInit+0x88>)
 8000c14:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c18:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c1a:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <HAL_I2C_MspInit+0x88>)
 8000c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c26:	bf00      	nop
 8000c28:	3728      	adds	r7, #40	@ 0x28
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40005400 	.word	0x40005400
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020400 	.word	0x40020400

08000c3c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b08a      	sub	sp, #40	@ 0x28
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
 8000c52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a19      	ldr	r2, [pc, #100]	@ (8000cc0 <HAL_SPI_MspInit+0x84>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d12b      	bne.n	8000cb6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c66:	4a17      	ldr	r2, [pc, #92]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c6e:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	4b11      	ldr	r3, [pc, #68]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	4a10      	ldr	r2, [pc, #64]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c84:	f043 0301 	orr.w	r3, r3, #1
 8000c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <HAL_SPI_MspInit+0x88>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	f003 0301 	and.w	r3, r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c96:	23e0      	movs	r3, #224	@ 0xe0
 8000c98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ca6:	2305      	movs	r3, #5
 8000ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000caa:	f107 0314 	add.w	r3, r7, #20
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4805      	ldr	r0, [pc, #20]	@ (8000cc8 <HAL_SPI_MspInit+0x8c>)
 8000cb2:	f000 fab7 	bl	8001224 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000cb6:	bf00      	nop
 8000cb8:	3728      	adds	r7, #40	@ 0x28
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40013000 	.word	0x40013000
 8000cc4:	40023800 	.word	0x40023800
 8000cc8:	40020000 	.word	0x40020000

08000ccc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b08c      	sub	sp, #48	@ 0x30
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd4:	f107 031c 	add.w	r3, r7, #28
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	605a      	str	r2, [r3, #4]
 8000cde:	609a      	str	r2, [r3, #8]
 8000ce0:	60da      	str	r2, [r3, #12]
 8000ce2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a33      	ldr	r2, [pc, #204]	@ (8000db8 <HAL_UART_MspInit+0xec>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d12d      	bne.n	8000d4a <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
 8000cf2:	4b32      	ldr	r3, [pc, #200]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cf6:	4a31      	ldr	r2, [pc, #196]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000cf8:	f043 0310 	orr.w	r3, r3, #16
 8000cfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cfe:	4b2f      	ldr	r3, [pc, #188]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d02:	f003 0310 	and.w	r3, r3, #16
 8000d06:	61bb      	str	r3, [r7, #24]
 8000d08:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	617b      	str	r3, [r7, #20]
 8000d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d12:	4a2a      	ldr	r2, [pc, #168]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d14:	f043 0301 	orr.w	r3, r3, #1
 8000d18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d1a:	4b28      	ldr	r3, [pc, #160]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	617b      	str	r3, [r7, #20]
 8000d24:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_RX_Pin|GPS_TX_Pin;
 8000d26:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d34:	2303      	movs	r3, #3
 8000d36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d38:	2307      	movs	r3, #7
 8000d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3c:	f107 031c 	add.w	r3, r7, #28
 8000d40:	4619      	mov	r1, r3
 8000d42:	481f      	ldr	r0, [pc, #124]	@ (8000dc0 <HAL_UART_MspInit+0xf4>)
 8000d44:	f000 fa6e 	bl	8001224 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8000d48:	e031      	b.n	8000dae <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART6)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a1d      	ldr	r2, [pc, #116]	@ (8000dc4 <HAL_UART_MspInit+0xf8>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d12c      	bne.n	8000dae <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000d54:	2300      	movs	r3, #0
 8000d56:	613b      	str	r3, [r7, #16]
 8000d58:	4b18      	ldr	r3, [pc, #96]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5c:	4a17      	ldr	r2, [pc, #92]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d5e:	f043 0320 	orr.w	r3, r3, #32
 8000d62:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d64:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d68:	f003 0320 	and.w	r3, r3, #32
 8000d6c:	613b      	str	r3, [r7, #16]
 8000d6e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d70:	2300      	movs	r3, #0
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	4b11      	ldr	r3, [pc, #68]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d78:	4a10      	ldr	r2, [pc, #64]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d7a:	f043 0301 	orr.w	r3, r3, #1
 8000d7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d80:	4b0e      	ldr	r3, [pc, #56]	@ (8000dbc <HAL_UART_MspInit+0xf0>)
 8000d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d84:	f003 0301 	and.w	r3, r3, #1
 8000d88:	60fb      	str	r3, [r7, #12]
 8000d8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_DEBUG_TX_Pin|USART_DBG_RX_Pin;
 8000d8c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2302      	movs	r3, #2
 8000d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000d9e:	2308      	movs	r3, #8
 8000da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da2:	f107 031c 	add.w	r3, r7, #28
 8000da6:	4619      	mov	r1, r3
 8000da8:	4805      	ldr	r0, [pc, #20]	@ (8000dc0 <HAL_UART_MspInit+0xf4>)
 8000daa:	f000 fa3b 	bl	8001224 <HAL_GPIO_Init>
}
 8000dae:	bf00      	nop
 8000db0:	3730      	adds	r7, #48	@ 0x30
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40011000 	.word	0x40011000
 8000dbc:	40023800 	.word	0x40023800
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	40011400 	.word	0x40011400

08000dc8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08c      	sub	sp, #48	@ 0x30
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000dd8:	2300      	movs	r3, #0
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	4b2e      	ldr	r3, [pc, #184]	@ (8000e98 <HAL_InitTick+0xd0>)
 8000dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000de0:	4a2d      	ldr	r2, [pc, #180]	@ (8000e98 <HAL_InitTick+0xd0>)
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	6453      	str	r3, [r2, #68]	@ 0x44
 8000de8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e98 <HAL_InitTick+0xd0>)
 8000dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dec:	f003 0301 	and.w	r3, r3, #1
 8000df0:	60bb      	str	r3, [r7, #8]
 8000df2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000df4:	f107 020c 	add.w	r2, r7, #12
 8000df8:	f107 0310 	add.w	r3, r7, #16
 8000dfc:	4611      	mov	r1, r2
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f001 f94a 	bl	8002098 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000e04:	f001 f934 	bl	8002070 <HAL_RCC_GetPCLK2Freq>
 8000e08:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e0c:	4a23      	ldr	r2, [pc, #140]	@ (8000e9c <HAL_InitTick+0xd4>)
 8000e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e12:	0c9b      	lsrs	r3, r3, #18
 8000e14:	3b01      	subs	r3, #1
 8000e16:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e18:	4b21      	ldr	r3, [pc, #132]	@ (8000ea0 <HAL_InitTick+0xd8>)
 8000e1a:	4a22      	ldr	r2, [pc, #136]	@ (8000ea4 <HAL_InitTick+0xdc>)
 8000e1c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e1e:	4b20      	ldr	r3, [pc, #128]	@ (8000ea0 <HAL_InitTick+0xd8>)
 8000e20:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e24:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e26:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea0 <HAL_InitTick+0xd8>)
 8000e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e2a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <HAL_InitTick+0xd8>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e32:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea0 <HAL_InitTick+0xd8>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e38:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <HAL_InitTick+0xd8>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e3e:	4818      	ldr	r0, [pc, #96]	@ (8000ea0 <HAL_InitTick+0xd8>)
 8000e40:	f001 f9e5 	bl	800220e <HAL_TIM_Base_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d11b      	bne.n	8000e8a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e52:	4813      	ldr	r0, [pc, #76]	@ (8000ea0 <HAL_InitTick+0xd8>)
 8000e54:	f001 fa34 	bl	80022c0 <HAL_TIM_Base_Start_IT>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d111      	bne.n	8000e8a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000e66:	2019      	movs	r0, #25
 8000e68:	f000 f9ce 	bl	8001208 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2b0f      	cmp	r3, #15
 8000e70:	d808      	bhi.n	8000e84 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000e72:	2200      	movs	r2, #0
 8000e74:	6879      	ldr	r1, [r7, #4]
 8000e76:	2019      	movs	r0, #25
 8000e78:	f000 f9aa 	bl	80011d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e7c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea8 <HAL_InitTick+0xe0>)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6013      	str	r3, [r2, #0]
 8000e82:	e002      	b.n	8000e8a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000e84:	2301      	movs	r3, #1
 8000e86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3730      	adds	r7, #48	@ 0x30
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	40023800 	.word	0x40023800
 8000e9c:	431bde83 	.word	0x431bde83
 8000ea0:	20000420 	.word	0x20000420
 8000ea4:	40010000 	.word	0x40010000
 8000ea8:	20000004 	.word	0x20000004

08000eac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <NMI_Handler+0x4>

08000eb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb8:	bf00      	nop
 8000eba:	e7fd      	b.n	8000eb8 <HardFault_Handler+0x4>

08000ebc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <MemManage_Handler+0x4>

08000ec4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <BusFault_Handler+0x4>

08000ecc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <UsageFault_Handler+0x4>

08000ed4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
	...

08000ee4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ee8:	4802      	ldr	r0, [pc, #8]	@ (8000ef4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000eea:	f001 fa4b 	bl	8002384 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20000420 	.word	0x20000420

08000ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f00:	4a14      	ldr	r2, [pc, #80]	@ (8000f54 <_sbrk+0x5c>)
 8000f02:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <_sbrk+0x60>)
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f0c:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <_sbrk+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d102      	bne.n	8000f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <_sbrk+0x64>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	@ (8000f60 <_sbrk+0x68>)
 8000f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <_sbrk+0x64>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d207      	bcs.n	8000f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f28:	f003 fb9e 	bl	8004668 <__errno>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	220c      	movs	r2, #12
 8000f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	e009      	b.n	8000f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <_sbrk+0x64>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <_sbrk+0x64>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4413      	add	r3, r2
 8000f46:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <_sbrk+0x64>)
 8000f48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3718      	adds	r7, #24
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20010000 	.word	0x20010000
 8000f58:	00000400 	.word	0x00000400
 8000f5c:	20000468 	.word	0x20000468
 8000f60:	20004310 	.word	0x20004310

08000f64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f68:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <SystemInit+0x20>)
 8000f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f6e:	4a05      	ldr	r2, [pc, #20]	@ (8000f84 <SystemInit+0x20>)
 8000f70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fc0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f8c:	f7ff ffea 	bl	8000f64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f90:	480c      	ldr	r0, [pc, #48]	@ (8000fc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f92:	490d      	ldr	r1, [pc, #52]	@ (8000fc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f94:	4a0d      	ldr	r2, [pc, #52]	@ (8000fcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f98:	e002      	b.n	8000fa0 <LoopCopyDataInit>

08000f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f9e:	3304      	adds	r3, #4

08000fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa4:	d3f9      	bcc.n	8000f9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fa8:	4c0a      	ldr	r4, [pc, #40]	@ (8000fd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fac:	e001      	b.n	8000fb2 <LoopFillZerobss>

08000fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fb0:	3204      	adds	r2, #4

08000fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb4:	d3fb      	bcc.n	8000fae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fb6:	f003 fb5d 	bl	8004674 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fba:	f7ff fbc9 	bl	8000750 <main>
  bx  lr    
 8000fbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fc0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fc8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000fcc:	08005068 	.word	0x08005068
  ldr r2, =_sbss
 8000fd0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000fd4:	2000430c 	.word	0x2000430c

08000fd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd8:	e7fe      	b.n	8000fd8 <ADC_IRQHandler>
	...

08000fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800101c <HAL_Init+0x40>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800101c <HAL_Init+0x40>)
 8000fe6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fec:	4b0b      	ldr	r3, [pc, #44]	@ (800101c <HAL_Init+0x40>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800101c <HAL_Init+0x40>)
 8000ff2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ff6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff8:	4b08      	ldr	r3, [pc, #32]	@ (800101c <HAL_Init+0x40>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a07      	ldr	r2, [pc, #28]	@ (800101c <HAL_Init+0x40>)
 8000ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001002:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001004:	2003      	movs	r0, #3
 8001006:	f000 f8d8 	bl	80011ba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800100a:	200f      	movs	r0, #15
 800100c:	f7ff fedc 	bl	8000dc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001010:	f7ff fda0 	bl	8000b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40023c00 	.word	0x40023c00

08001020 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001024:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <HAL_IncTick+0x20>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	461a      	mov	r2, r3
 800102a:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <HAL_IncTick+0x24>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4413      	add	r3, r2
 8001030:	4a04      	ldr	r2, [pc, #16]	@ (8001044 <HAL_IncTick+0x24>)
 8001032:	6013      	str	r3, [r2, #0]
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	20000008 	.word	0x20000008
 8001044:	2000046c 	.word	0x2000046c

08001048 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  return uwTick;
 800104c:	4b03      	ldr	r3, [pc, #12]	@ (800105c <HAL_GetTick+0x14>)
 800104e:	681b      	ldr	r3, [r3, #0]
}
 8001050:	4618      	mov	r0, r3
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2000046c 	.word	0x2000046c

08001060 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001070:	4b0c      	ldr	r3, [pc, #48]	@ (80010a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001076:	68ba      	ldr	r2, [r7, #8]
 8001078:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800107c:	4013      	ands	r3, r2
 800107e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001088:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800108c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001090:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001092:	4a04      	ldr	r2, [pc, #16]	@ (80010a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	60d3      	str	r3, [r2, #12]
}
 8001098:	bf00      	nop
 800109a:	3714      	adds	r7, #20
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	e000ed00 	.word	0xe000ed00

080010a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010ac:	4b04      	ldr	r3, [pc, #16]	@ (80010c0 <__NVIC_GetPriorityGrouping+0x18>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	0a1b      	lsrs	r3, r3, #8
 80010b2:	f003 0307 	and.w	r3, r3, #7
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	db0b      	blt.n	80010ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	f003 021f 	and.w	r2, r3, #31
 80010dc:	4907      	ldr	r1, [pc, #28]	@ (80010fc <__NVIC_EnableIRQ+0x38>)
 80010de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e2:	095b      	lsrs	r3, r3, #5
 80010e4:	2001      	movs	r0, #1
 80010e6:	fa00 f202 	lsl.w	r2, r0, r2
 80010ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	e000e100 	.word	0xe000e100

08001100 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	6039      	str	r1, [r7, #0]
 800110a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800110c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001110:	2b00      	cmp	r3, #0
 8001112:	db0a      	blt.n	800112a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	b2da      	uxtb	r2, r3
 8001118:	490c      	ldr	r1, [pc, #48]	@ (800114c <__NVIC_SetPriority+0x4c>)
 800111a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111e:	0112      	lsls	r2, r2, #4
 8001120:	b2d2      	uxtb	r2, r2
 8001122:	440b      	add	r3, r1
 8001124:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001128:	e00a      	b.n	8001140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	b2da      	uxtb	r2, r3
 800112e:	4908      	ldr	r1, [pc, #32]	@ (8001150 <__NVIC_SetPriority+0x50>)
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f003 030f 	and.w	r3, r3, #15
 8001136:	3b04      	subs	r3, #4
 8001138:	0112      	lsls	r2, r2, #4
 800113a:	b2d2      	uxtb	r2, r2
 800113c:	440b      	add	r3, r1
 800113e:	761a      	strb	r2, [r3, #24]
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	e000e100 	.word	0xe000e100
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001154:	b480      	push	{r7}
 8001156:	b089      	sub	sp, #36	@ 0x24
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	f003 0307 	and.w	r3, r3, #7
 8001166:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	f1c3 0307 	rsb	r3, r3, #7
 800116e:	2b04      	cmp	r3, #4
 8001170:	bf28      	it	cs
 8001172:	2304      	movcs	r3, #4
 8001174:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3304      	adds	r3, #4
 800117a:	2b06      	cmp	r3, #6
 800117c:	d902      	bls.n	8001184 <NVIC_EncodePriority+0x30>
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	3b03      	subs	r3, #3
 8001182:	e000      	b.n	8001186 <NVIC_EncodePriority+0x32>
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001188:	f04f 32ff 	mov.w	r2, #4294967295
 800118c:	69bb      	ldr	r3, [r7, #24]
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	43da      	mvns	r2, r3
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	401a      	ands	r2, r3
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800119c:	f04f 31ff 	mov.w	r1, #4294967295
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	fa01 f303 	lsl.w	r3, r1, r3
 80011a6:	43d9      	mvns	r1, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ac:	4313      	orrs	r3, r2
         );
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3724      	adds	r7, #36	@ 0x24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr

080011ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b082      	sub	sp, #8
 80011be:	af00      	add	r7, sp, #0
 80011c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff ff4c 	bl	8001060 <__NVIC_SetPriorityGrouping>
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
 80011dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011e2:	f7ff ff61 	bl	80010a8 <__NVIC_GetPriorityGrouping>
 80011e6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	68b9      	ldr	r1, [r7, #8]
 80011ec:	6978      	ldr	r0, [r7, #20]
 80011ee:	f7ff ffb1 	bl	8001154 <NVIC_EncodePriority>
 80011f2:	4602      	mov	r2, r0
 80011f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011f8:	4611      	mov	r1, r2
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff ff80 	bl	8001100 <__NVIC_SetPriority>
}
 8001200:	bf00      	nop
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff ff54 	bl	80010c4 <__NVIC_EnableIRQ>
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001224:	b480      	push	{r7}
 8001226:	b089      	sub	sp, #36	@ 0x24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001236:	2300      	movs	r3, #0
 8001238:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800123a:	2300      	movs	r3, #0
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	e159      	b.n	80014f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001240:	2201      	movs	r2, #1
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	697a      	ldr	r2, [r7, #20]
 8001250:	4013      	ands	r3, r2
 8001252:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	429a      	cmp	r2, r3
 800125a:	f040 8148 	bne.w	80014ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f003 0303 	and.w	r3, r3, #3
 8001266:	2b01      	cmp	r3, #1
 8001268:	d005      	beq.n	8001276 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001272:	2b02      	cmp	r3, #2
 8001274:	d130      	bne.n	80012d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	2203      	movs	r2, #3
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43db      	mvns	r3, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4013      	ands	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	68da      	ldr	r2, [r3, #12]
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	4313      	orrs	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012ac:	2201      	movs	r2, #1
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	43db      	mvns	r3, r3
 80012b6:	69ba      	ldr	r2, [r7, #24]
 80012b8:	4013      	ands	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	091b      	lsrs	r3, r3, #4
 80012c2:	f003 0201 	and.w	r2, r3, #1
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f003 0303 	and.w	r3, r3, #3
 80012e0:	2b03      	cmp	r3, #3
 80012e2:	d017      	beq.n	8001314 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	2203      	movs	r2, #3
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4013      	ands	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	689a      	ldr	r2, [r3, #8]
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f003 0303 	and.w	r3, r3, #3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d123      	bne.n	8001368 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	08da      	lsrs	r2, r3, #3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3208      	adds	r2, #8
 8001328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800132c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	f003 0307 	and.w	r3, r3, #7
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	220f      	movs	r2, #15
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	43db      	mvns	r3, r3
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	4013      	ands	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	691a      	ldr	r2, [r3, #16]
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	69ba      	ldr	r2, [r7, #24]
 8001356:	4313      	orrs	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	08da      	lsrs	r2, r3, #3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	3208      	adds	r2, #8
 8001362:	69b9      	ldr	r1, [r7, #24]
 8001364:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	2203      	movs	r2, #3
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	43db      	mvns	r3, r3
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	4013      	ands	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f003 0203 	and.w	r2, r3, #3
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f000 80a2 	beq.w	80014ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	4b57      	ldr	r3, [pc, #348]	@ (800150c <HAL_GPIO_Init+0x2e8>)
 80013b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b2:	4a56      	ldr	r2, [pc, #344]	@ (800150c <HAL_GPIO_Init+0x2e8>)
 80013b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ba:	4b54      	ldr	r3, [pc, #336]	@ (800150c <HAL_GPIO_Init+0x2e8>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013c6:	4a52      	ldr	r2, [pc, #328]	@ (8001510 <HAL_GPIO_Init+0x2ec>)
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	3302      	adds	r3, #2
 80013ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f003 0303 	and.w	r3, r3, #3
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	220f      	movs	r2, #15
 80013de:	fa02 f303 	lsl.w	r3, r2, r3
 80013e2:	43db      	mvns	r3, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4013      	ands	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a49      	ldr	r2, [pc, #292]	@ (8001514 <HAL_GPIO_Init+0x2f0>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d019      	beq.n	8001426 <HAL_GPIO_Init+0x202>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a48      	ldr	r2, [pc, #288]	@ (8001518 <HAL_GPIO_Init+0x2f4>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d013      	beq.n	8001422 <HAL_GPIO_Init+0x1fe>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a47      	ldr	r2, [pc, #284]	@ (800151c <HAL_GPIO_Init+0x2f8>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d00d      	beq.n	800141e <HAL_GPIO_Init+0x1fa>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a46      	ldr	r2, [pc, #280]	@ (8001520 <HAL_GPIO_Init+0x2fc>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d007      	beq.n	800141a <HAL_GPIO_Init+0x1f6>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a45      	ldr	r2, [pc, #276]	@ (8001524 <HAL_GPIO_Init+0x300>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d101      	bne.n	8001416 <HAL_GPIO_Init+0x1f2>
 8001412:	2304      	movs	r3, #4
 8001414:	e008      	b.n	8001428 <HAL_GPIO_Init+0x204>
 8001416:	2307      	movs	r3, #7
 8001418:	e006      	b.n	8001428 <HAL_GPIO_Init+0x204>
 800141a:	2303      	movs	r3, #3
 800141c:	e004      	b.n	8001428 <HAL_GPIO_Init+0x204>
 800141e:	2302      	movs	r3, #2
 8001420:	e002      	b.n	8001428 <HAL_GPIO_Init+0x204>
 8001422:	2301      	movs	r3, #1
 8001424:	e000      	b.n	8001428 <HAL_GPIO_Init+0x204>
 8001426:	2300      	movs	r3, #0
 8001428:	69fa      	ldr	r2, [r7, #28]
 800142a:	f002 0203 	and.w	r2, r2, #3
 800142e:	0092      	lsls	r2, r2, #2
 8001430:	4093      	lsls	r3, r2
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	4313      	orrs	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001438:	4935      	ldr	r1, [pc, #212]	@ (8001510 <HAL_GPIO_Init+0x2ec>)
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	089b      	lsrs	r3, r3, #2
 800143e:	3302      	adds	r3, #2
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001446:	4b38      	ldr	r3, [pc, #224]	@ (8001528 <HAL_GPIO_Init+0x304>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	43db      	mvns	r3, r3
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	4013      	ands	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d003      	beq.n	800146a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800146a:	4a2f      	ldr	r2, [pc, #188]	@ (8001528 <HAL_GPIO_Init+0x304>)
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001470:	4b2d      	ldr	r3, [pc, #180]	@ (8001528 <HAL_GPIO_Init+0x304>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	43db      	mvns	r3, r3
 800147a:	69ba      	ldr	r2, [r7, #24]
 800147c:	4013      	ands	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d003      	beq.n	8001494 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	4313      	orrs	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001494:	4a24      	ldr	r2, [pc, #144]	@ (8001528 <HAL_GPIO_Init+0x304>)
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800149a:	4b23      	ldr	r3, [pc, #140]	@ (8001528 <HAL_GPIO_Init+0x304>)
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	43db      	mvns	r3, r3
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	4013      	ands	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d003      	beq.n	80014be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014be:	4a1a      	ldr	r2, [pc, #104]	@ (8001528 <HAL_GPIO_Init+0x304>)
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014c4:	4b18      	ldr	r3, [pc, #96]	@ (8001528 <HAL_GPIO_Init+0x304>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	43db      	mvns	r3, r3
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d003      	beq.n	80014e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001528 <HAL_GPIO_Init+0x304>)
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	3301      	adds	r3, #1
 80014f2:	61fb      	str	r3, [r7, #28]
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	2b0f      	cmp	r3, #15
 80014f8:	f67f aea2 	bls.w	8001240 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014fc:	bf00      	nop
 80014fe:	bf00      	nop
 8001500:	3724      	adds	r7, #36	@ 0x24
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40023800 	.word	0x40023800
 8001510:	40013800 	.word	0x40013800
 8001514:	40020000 	.word	0x40020000
 8001518:	40020400 	.word	0x40020400
 800151c:	40020800 	.word	0x40020800
 8001520:	40020c00 	.word	0x40020c00
 8001524:	40021000 	.word	0x40021000
 8001528:	40013c00 	.word	0x40013c00

0800152c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	807b      	strh	r3, [r7, #2]
 8001538:	4613      	mov	r3, r2
 800153a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800153c:	787b      	ldrb	r3, [r7, #1]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d003      	beq.n	800154a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001542:	887a      	ldrh	r2, [r7, #2]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001548:	e003      	b.n	8001552 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800154a:	887b      	ldrh	r3, [r7, #2]
 800154c:	041a      	lsls	r2, r3, #16
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	619a      	str	r2, [r3, #24]
}
 8001552:	bf00      	nop
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d101      	bne.n	8001572 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e12b      	b.n	80017ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d106      	bne.n	800158c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f7ff fb10 	bl	8000bac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2224      	movs	r2, #36	@ 0x24
 8001590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f022 0201 	bic.w	r2, r2, #1
 80015a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80015b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80015c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80015c4:	f000 fd40 	bl	8002048 <HAL_RCC_GetPCLK1Freq>
 80015c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	4a81      	ldr	r2, [pc, #516]	@ (80017d4 <HAL_I2C_Init+0x274>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d807      	bhi.n	80015e4 <HAL_I2C_Init+0x84>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4a80      	ldr	r2, [pc, #512]	@ (80017d8 <HAL_I2C_Init+0x278>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	bf94      	ite	ls
 80015dc:	2301      	movls	r3, #1
 80015de:	2300      	movhi	r3, #0
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	e006      	b.n	80015f2 <HAL_I2C_Init+0x92>
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	4a7d      	ldr	r2, [pc, #500]	@ (80017dc <HAL_I2C_Init+0x27c>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	bf94      	ite	ls
 80015ec:	2301      	movls	r3, #1
 80015ee:	2300      	movhi	r3, #0
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e0e7      	b.n	80017ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	4a78      	ldr	r2, [pc, #480]	@ (80017e0 <HAL_I2C_Init+0x280>)
 80015fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001602:	0c9b      	lsrs	r3, r3, #18
 8001604:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	68ba      	ldr	r2, [r7, #8]
 8001616:	430a      	orrs	r2, r1
 8001618:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	4a6a      	ldr	r2, [pc, #424]	@ (80017d4 <HAL_I2C_Init+0x274>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d802      	bhi.n	8001634 <HAL_I2C_Init+0xd4>
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	3301      	adds	r3, #1
 8001632:	e009      	b.n	8001648 <HAL_I2C_Init+0xe8>
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800163a:	fb02 f303 	mul.w	r3, r2, r3
 800163e:	4a69      	ldr	r2, [pc, #420]	@ (80017e4 <HAL_I2C_Init+0x284>)
 8001640:	fba2 2303 	umull	r2, r3, r2, r3
 8001644:	099b      	lsrs	r3, r3, #6
 8001646:	3301      	adds	r3, #1
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	6812      	ldr	r2, [r2, #0]
 800164c:	430b      	orrs	r3, r1
 800164e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800165a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	495c      	ldr	r1, [pc, #368]	@ (80017d4 <HAL_I2C_Init+0x274>)
 8001664:	428b      	cmp	r3, r1
 8001666:	d819      	bhi.n	800169c <HAL_I2C_Init+0x13c>
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	1e59      	subs	r1, r3, #1
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	fbb1 f3f3 	udiv	r3, r1, r3
 8001676:	1c59      	adds	r1, r3, #1
 8001678:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800167c:	400b      	ands	r3, r1
 800167e:	2b00      	cmp	r3, #0
 8001680:	d00a      	beq.n	8001698 <HAL_I2C_Init+0x138>
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	1e59      	subs	r1, r3, #1
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001690:	3301      	adds	r3, #1
 8001692:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001696:	e051      	b.n	800173c <HAL_I2C_Init+0x1dc>
 8001698:	2304      	movs	r3, #4
 800169a:	e04f      	b.n	800173c <HAL_I2C_Init+0x1dc>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d111      	bne.n	80016c8 <HAL_I2C_Init+0x168>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	1e58      	subs	r0, r3, #1
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6859      	ldr	r1, [r3, #4]
 80016ac:	460b      	mov	r3, r1
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	440b      	add	r3, r1
 80016b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80016b6:	3301      	adds	r3, #1
 80016b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016bc:	2b00      	cmp	r3, #0
 80016be:	bf0c      	ite	eq
 80016c0:	2301      	moveq	r3, #1
 80016c2:	2300      	movne	r3, #0
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	e012      	b.n	80016ee <HAL_I2C_Init+0x18e>
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	1e58      	subs	r0, r3, #1
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6859      	ldr	r1, [r3, #4]
 80016d0:	460b      	mov	r3, r1
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	0099      	lsls	r1, r3, #2
 80016d8:	440b      	add	r3, r1
 80016da:	fbb0 f3f3 	udiv	r3, r0, r3
 80016de:	3301      	adds	r3, #1
 80016e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	bf0c      	ite	eq
 80016e8:	2301      	moveq	r3, #1
 80016ea:	2300      	movne	r3, #0
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_I2C_Init+0x196>
 80016f2:	2301      	movs	r3, #1
 80016f4:	e022      	b.n	800173c <HAL_I2C_Init+0x1dc>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d10e      	bne.n	800171c <HAL_I2C_Init+0x1bc>
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	1e58      	subs	r0, r3, #1
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6859      	ldr	r1, [r3, #4]
 8001706:	460b      	mov	r3, r1
 8001708:	005b      	lsls	r3, r3, #1
 800170a:	440b      	add	r3, r1
 800170c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001710:	3301      	adds	r3, #1
 8001712:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001716:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800171a:	e00f      	b.n	800173c <HAL_I2C_Init+0x1dc>
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	1e58      	subs	r0, r3, #1
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6859      	ldr	r1, [r3, #4]
 8001724:	460b      	mov	r3, r1
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	440b      	add	r3, r1
 800172a:	0099      	lsls	r1, r3, #2
 800172c:	440b      	add	r3, r1
 800172e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001732:	3301      	adds	r3, #1
 8001734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001738:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800173c:	6879      	ldr	r1, [r7, #4]
 800173e:	6809      	ldr	r1, [r1, #0]
 8001740:	4313      	orrs	r3, r2
 8001742:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	69da      	ldr	r2, [r3, #28]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6a1b      	ldr	r3, [r3, #32]
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	430a      	orrs	r2, r1
 800175e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800176a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	6911      	ldr	r1, [r2, #16]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	68d2      	ldr	r2, [r2, #12]
 8001776:	4311      	orrs	r1, r2
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	430b      	orrs	r3, r1
 800177e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	695a      	ldr	r2, [r3, #20]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	431a      	orrs	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	430a      	orrs	r2, r1
 800179a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f042 0201 	orr.w	r2, r2, #1
 80017aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2220      	movs	r2, #32
 80017b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2200      	movs	r2, #0
 80017be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2200      	movs	r2, #0
 80017c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	000186a0 	.word	0x000186a0
 80017d8:	001e847f 	.word	0x001e847f
 80017dc:	003d08ff 	.word	0x003d08ff
 80017e0:	431bde83 	.word	0x431bde83
 80017e4:	10624dd3 	.word	0x10624dd3

080017e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d101      	bne.n	80017fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e267      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	2b00      	cmp	r3, #0
 8001804:	d075      	beq.n	80018f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001806:	4b88      	ldr	r3, [pc, #544]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f003 030c 	and.w	r3, r3, #12
 800180e:	2b04      	cmp	r3, #4
 8001810:	d00c      	beq.n	800182c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001812:	4b85      	ldr	r3, [pc, #532]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800181a:	2b08      	cmp	r3, #8
 800181c:	d112      	bne.n	8001844 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800181e:	4b82      	ldr	r3, [pc, #520]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001826:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800182a:	d10b      	bne.n	8001844 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800182c:	4b7e      	ldr	r3, [pc, #504]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001834:	2b00      	cmp	r3, #0
 8001836:	d05b      	beq.n	80018f0 <HAL_RCC_OscConfig+0x108>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d157      	bne.n	80018f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e242      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800184c:	d106      	bne.n	800185c <HAL_RCC_OscConfig+0x74>
 800184e:	4b76      	ldr	r3, [pc, #472]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a75      	ldr	r2, [pc, #468]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001858:	6013      	str	r3, [r2, #0]
 800185a:	e01d      	b.n	8001898 <HAL_RCC_OscConfig+0xb0>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001864:	d10c      	bne.n	8001880 <HAL_RCC_OscConfig+0x98>
 8001866:	4b70      	ldr	r3, [pc, #448]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a6f      	ldr	r2, [pc, #444]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 800186c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001870:	6013      	str	r3, [r2, #0]
 8001872:	4b6d      	ldr	r3, [pc, #436]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a6c      	ldr	r2, [pc, #432]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001878:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800187c:	6013      	str	r3, [r2, #0]
 800187e:	e00b      	b.n	8001898 <HAL_RCC_OscConfig+0xb0>
 8001880:	4b69      	ldr	r3, [pc, #420]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a68      	ldr	r2, [pc, #416]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001886:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b66      	ldr	r3, [pc, #408]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a65      	ldr	r2, [pc, #404]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001892:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d013      	beq.n	80018c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a0:	f7ff fbd2 	bl	8001048 <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a8:	f7ff fbce 	bl	8001048 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b64      	cmp	r3, #100	@ 0x64
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e207      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d0f0      	beq.n	80018a8 <HAL_RCC_OscConfig+0xc0>
 80018c6:	e014      	b.n	80018f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fbbe 	bl	8001048 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d0:	f7ff fbba 	bl	8001048 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b64      	cmp	r3, #100	@ 0x64
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e1f3      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018e2:	4b51      	ldr	r3, [pc, #324]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0xe8>
 80018ee:	e000      	b.n	80018f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d063      	beq.n	80019c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80018fe:	4b4a      	ldr	r3, [pc, #296]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f003 030c 	and.w	r3, r3, #12
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00b      	beq.n	8001922 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800190a:	4b47      	ldr	r3, [pc, #284]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001912:	2b08      	cmp	r3, #8
 8001914:	d11c      	bne.n	8001950 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001916:	4b44      	ldr	r3, [pc, #272]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d116      	bne.n	8001950 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001922:	4b41      	ldr	r3, [pc, #260]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d005      	beq.n	800193a <HAL_RCC_OscConfig+0x152>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d001      	beq.n	800193a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e1c7      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	4937      	ldr	r1, [pc, #220]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 800194a:	4313      	orrs	r3, r2
 800194c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800194e:	e03a      	b.n	80019c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d020      	beq.n	800199a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001958:	4b34      	ldr	r3, [pc, #208]	@ (8001a2c <HAL_RCC_OscConfig+0x244>)
 800195a:	2201      	movs	r2, #1
 800195c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195e:	f7ff fb73 	bl	8001048 <HAL_GetTick>
 8001962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001966:	f7ff fb6f 	bl	8001048 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e1a8      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001978:	4b2b      	ldr	r3, [pc, #172]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0302 	and.w	r3, r3, #2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0f0      	beq.n	8001966 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001984:	4b28      	ldr	r3, [pc, #160]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	691b      	ldr	r3, [r3, #16]
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	4925      	ldr	r1, [pc, #148]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 8001994:	4313      	orrs	r3, r2
 8001996:	600b      	str	r3, [r1, #0]
 8001998:	e015      	b.n	80019c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800199a:	4b24      	ldr	r3, [pc, #144]	@ (8001a2c <HAL_RCC_OscConfig+0x244>)
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a0:	f7ff fb52 	bl	8001048 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019a8:	f7ff fb4e 	bl	8001048 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e187      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1f0      	bne.n	80019a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0308 	and.w	r3, r3, #8
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d036      	beq.n	8001a40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d016      	beq.n	8001a08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019da:	4b15      	ldr	r3, [pc, #84]	@ (8001a30 <HAL_RCC_OscConfig+0x248>)
 80019dc:	2201      	movs	r2, #1
 80019de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019e0:	f7ff fb32 	bl	8001048 <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019e8:	f7ff fb2e 	bl	8001048 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e167      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <HAL_RCC_OscConfig+0x240>)
 80019fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0f0      	beq.n	80019e8 <HAL_RCC_OscConfig+0x200>
 8001a06:	e01b      	b.n	8001a40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a08:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <HAL_RCC_OscConfig+0x248>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0e:	f7ff fb1b 	bl	8001048 <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a14:	e00e      	b.n	8001a34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a16:	f7ff fb17 	bl	8001048 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d907      	bls.n	8001a34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e150      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	42470000 	.word	0x42470000
 8001a30:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a34:	4b88      	ldr	r3, [pc, #544]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001a36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a38:	f003 0302 	and.w	r3, r3, #2
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1ea      	bne.n	8001a16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	f000 8097 	beq.w	8001b7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a52:	4b81      	ldr	r3, [pc, #516]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10f      	bne.n	8001a7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	4b7d      	ldr	r3, [pc, #500]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a66:	4a7c      	ldr	r2, [pc, #496]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a6e:	4b7a      	ldr	r3, [pc, #488]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a76:	60bb      	str	r3, [r7, #8]
 8001a78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7e:	4b77      	ldr	r3, [pc, #476]	@ (8001c5c <HAL_RCC_OscConfig+0x474>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d118      	bne.n	8001abc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a8a:	4b74      	ldr	r3, [pc, #464]	@ (8001c5c <HAL_RCC_OscConfig+0x474>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a73      	ldr	r2, [pc, #460]	@ (8001c5c <HAL_RCC_OscConfig+0x474>)
 8001a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a96:	f7ff fad7 	bl	8001048 <HAL_GetTick>
 8001a9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9c:	e008      	b.n	8001ab0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a9e:	f7ff fad3 	bl	8001048 <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d901      	bls.n	8001ab0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001aac:	2303      	movs	r3, #3
 8001aae:	e10c      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8001c5c <HAL_RCC_OscConfig+0x474>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d0f0      	beq.n	8001a9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d106      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x2ea>
 8001ac4:	4b64      	ldr	r3, [pc, #400]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ac8:	4a63      	ldr	r2, [pc, #396]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001aca:	f043 0301 	orr.w	r3, r3, #1
 8001ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ad0:	e01c      	b.n	8001b0c <HAL_RCC_OscConfig+0x324>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	2b05      	cmp	r3, #5
 8001ad8:	d10c      	bne.n	8001af4 <HAL_RCC_OscConfig+0x30c>
 8001ada:	4b5f      	ldr	r3, [pc, #380]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ade:	4a5e      	ldr	r2, [pc, #376]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001ae0:	f043 0304 	orr.w	r3, r3, #4
 8001ae4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ae6:	4b5c      	ldr	r3, [pc, #368]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aea:	4a5b      	ldr	r2, [pc, #364]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001aec:	f043 0301 	orr.w	r3, r3, #1
 8001af0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001af2:	e00b      	b.n	8001b0c <HAL_RCC_OscConfig+0x324>
 8001af4:	4b58      	ldr	r3, [pc, #352]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001af8:	4a57      	ldr	r2, [pc, #348]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001afa:	f023 0301 	bic.w	r3, r3, #1
 8001afe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b00:	4b55      	ldr	r3, [pc, #340]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b04:	4a54      	ldr	r2, [pc, #336]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001b06:	f023 0304 	bic.w	r3, r3, #4
 8001b0a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d015      	beq.n	8001b40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b14:	f7ff fa98 	bl	8001048 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b1a:	e00a      	b.n	8001b32 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b1c:	f7ff fa94 	bl	8001048 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e0cb      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b32:	4b49      	ldr	r3, [pc, #292]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d0ee      	beq.n	8001b1c <HAL_RCC_OscConfig+0x334>
 8001b3e:	e014      	b.n	8001b6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b40:	f7ff fa82 	bl	8001048 <HAL_GetTick>
 8001b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b46:	e00a      	b.n	8001b5e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b48:	f7ff fa7e 	bl	8001048 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e0b5      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b5e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1ee      	bne.n	8001b48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b6a:	7dfb      	ldrb	r3, [r7, #23]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d105      	bne.n	8001b7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b70:	4b39      	ldr	r3, [pc, #228]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b74:	4a38      	ldr	r2, [pc, #224]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001b76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b7a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f000 80a1 	beq.w	8001cc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b86:	4b34      	ldr	r3, [pc, #208]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f003 030c 	and.w	r3, r3, #12
 8001b8e:	2b08      	cmp	r3, #8
 8001b90:	d05c      	beq.n	8001c4c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d141      	bne.n	8001c1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b9a:	4b31      	ldr	r3, [pc, #196]	@ (8001c60 <HAL_RCC_OscConfig+0x478>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba0:	f7ff fa52 	bl	8001048 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba8:	f7ff fa4e 	bl	8001048 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e087      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bba:	4b27      	ldr	r3, [pc, #156]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	69da      	ldr	r2, [r3, #28]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6a1b      	ldr	r3, [r3, #32]
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd4:	019b      	lsls	r3, r3, #6
 8001bd6:	431a      	orrs	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bdc:	085b      	lsrs	r3, r3, #1
 8001bde:	3b01      	subs	r3, #1
 8001be0:	041b      	lsls	r3, r3, #16
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be8:	061b      	lsls	r3, r3, #24
 8001bea:	491b      	ldr	r1, [pc, #108]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c60 <HAL_RCC_OscConfig+0x478>)
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf6:	f7ff fa27 	bl	8001048 <HAL_GetTick>
 8001bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bfc:	e008      	b.n	8001c10 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bfe:	f7ff fa23 	bl	8001048 <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e05c      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c10:	4b11      	ldr	r3, [pc, #68]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d0f0      	beq.n	8001bfe <HAL_RCC_OscConfig+0x416>
 8001c1c:	e054      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c1e:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <HAL_RCC_OscConfig+0x478>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c24:	f7ff fa10 	bl	8001048 <HAL_GetTick>
 8001c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2c:	f7ff fa0c 	bl	8001048 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e045      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c3e:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <HAL_RCC_OscConfig+0x470>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d1f0      	bne.n	8001c2c <HAL_RCC_OscConfig+0x444>
 8001c4a:	e03d      	b.n	8001cc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d107      	bne.n	8001c64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e038      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
 8001c58:	40023800 	.word	0x40023800
 8001c5c:	40007000 	.word	0x40007000
 8001c60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c64:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd4 <HAL_RCC_OscConfig+0x4ec>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d028      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d121      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d11a      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c94:	4013      	ands	r3, r2
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d111      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001caa:	085b      	lsrs	r3, r3, #1
 8001cac:	3b01      	subs	r3, #1
 8001cae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d107      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d001      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40023800 	.word	0x40023800

08001cd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d101      	bne.n	8001cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e0cc      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cec:	4b68      	ldr	r3, [pc, #416]	@ (8001e90 <HAL_RCC_ClockConfig+0x1b8>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0307 	and.w	r3, r3, #7
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d90c      	bls.n	8001d14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cfa:	4b65      	ldr	r3, [pc, #404]	@ (8001e90 <HAL_RCC_ClockConfig+0x1b8>)
 8001cfc:	683a      	ldr	r2, [r7, #0]
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d02:	4b63      	ldr	r3, [pc, #396]	@ (8001e90 <HAL_RCC_ClockConfig+0x1b8>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	683a      	ldr	r2, [r7, #0]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d001      	beq.n	8001d14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e0b8      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d020      	beq.n	8001d62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0304 	and.w	r3, r3, #4
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d005      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d2c:	4b59      	ldr	r3, [pc, #356]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	4a58      	ldr	r2, [pc, #352]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001d36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0308 	and.w	r3, r3, #8
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d44:	4b53      	ldr	r3, [pc, #332]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	4a52      	ldr	r2, [pc, #328]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001d4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d50:	4b50      	ldr	r3, [pc, #320]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	494d      	ldr	r1, [pc, #308]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d044      	beq.n	8001df8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d107      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d76:	4b47      	ldr	r3, [pc, #284]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d119      	bne.n	8001db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e07f      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d003      	beq.n	8001d96 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d92:	2b03      	cmp	r3, #3
 8001d94:	d107      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d96:	4b3f      	ldr	r3, [pc, #252]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d109      	bne.n	8001db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e06f      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da6:	4b3b      	ldr	r3, [pc, #236]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e067      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001db6:	4b37      	ldr	r3, [pc, #220]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f023 0203 	bic.w	r2, r3, #3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	4934      	ldr	r1, [pc, #208]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dc8:	f7ff f93e 	bl	8001048 <HAL_GetTick>
 8001dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dce:	e00a      	b.n	8001de6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd0:	f7ff f93a 	bl	8001048 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e04f      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001de6:	4b2b      	ldr	r3, [pc, #172]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f003 020c 	and.w	r2, r3, #12
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d1eb      	bne.n	8001dd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001df8:	4b25      	ldr	r3, [pc, #148]	@ (8001e90 <HAL_RCC_ClockConfig+0x1b8>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d20c      	bcs.n	8001e20 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e06:	4b22      	ldr	r3, [pc, #136]	@ (8001e90 <HAL_RCC_ClockConfig+0x1b8>)
 8001e08:	683a      	ldr	r2, [r7, #0]
 8001e0a:	b2d2      	uxtb	r2, r2
 8001e0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e0e:	4b20      	ldr	r3, [pc, #128]	@ (8001e90 <HAL_RCC_ClockConfig+0x1b8>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d001      	beq.n	8001e20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e032      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0304 	and.w	r3, r3, #4
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d008      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e2c:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	4916      	ldr	r1, [pc, #88]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d009      	beq.n	8001e5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e4a:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	691b      	ldr	r3, [r3, #16]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	490e      	ldr	r1, [pc, #56]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e5e:	f000 f821 	bl	8001ea4 <HAL_RCC_GetSysClockFreq>
 8001e62:	4602      	mov	r2, r0
 8001e64:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <HAL_RCC_ClockConfig+0x1bc>)
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	091b      	lsrs	r3, r3, #4
 8001e6a:	f003 030f 	and.w	r3, r3, #15
 8001e6e:	490a      	ldr	r1, [pc, #40]	@ (8001e98 <HAL_RCC_ClockConfig+0x1c0>)
 8001e70:	5ccb      	ldrb	r3, [r1, r3]
 8001e72:	fa22 f303 	lsr.w	r3, r2, r3
 8001e76:	4a09      	ldr	r2, [pc, #36]	@ (8001e9c <HAL_RCC_ClockConfig+0x1c4>)
 8001e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001e7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1c8>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7fe ffa2 	bl	8000dc8 <HAL_InitTick>

  return HAL_OK;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40023c00 	.word	0x40023c00
 8001e94:	40023800 	.word	0x40023800
 8001e98:	0800500c 	.word	0x0800500c
 8001e9c:	20000000 	.word	0x20000000
 8001ea0:	20000004 	.word	0x20000004

08001ea4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ea8:	b090      	sub	sp, #64	@ 0x40
 8001eaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001eac:	2300      	movs	r3, #0
 8001eae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ebc:	4b59      	ldr	r3, [pc, #356]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f003 030c 	and.w	r3, r3, #12
 8001ec4:	2b08      	cmp	r3, #8
 8001ec6:	d00d      	beq.n	8001ee4 <HAL_RCC_GetSysClockFreq+0x40>
 8001ec8:	2b08      	cmp	r3, #8
 8001eca:	f200 80a1 	bhi.w	8002010 <HAL_RCC_GetSysClockFreq+0x16c>
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d002      	beq.n	8001ed8 <HAL_RCC_GetSysClockFreq+0x34>
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d003      	beq.n	8001ede <HAL_RCC_GetSysClockFreq+0x3a>
 8001ed6:	e09b      	b.n	8002010 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ed8:	4b53      	ldr	r3, [pc, #332]	@ (8002028 <HAL_RCC_GetSysClockFreq+0x184>)
 8001eda:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001edc:	e09b      	b.n	8002016 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ede:	4b53      	ldr	r3, [pc, #332]	@ (800202c <HAL_RCC_GetSysClockFreq+0x188>)
 8001ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001ee2:	e098      	b.n	8002016 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ee4:	4b4f      	ldr	r3, [pc, #316]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001eec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001eee:	4b4d      	ldr	r3, [pc, #308]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d028      	beq.n	8001f4c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001efa:	4b4a      	ldr	r3, [pc, #296]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x180>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	099b      	lsrs	r3, r3, #6
 8001f00:	2200      	movs	r2, #0
 8001f02:	623b      	str	r3, [r7, #32]
 8001f04:	627a      	str	r2, [r7, #36]	@ 0x24
 8001f06:	6a3b      	ldr	r3, [r7, #32]
 8001f08:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	4b47      	ldr	r3, [pc, #284]	@ (800202c <HAL_RCC_GetSysClockFreq+0x188>)
 8001f10:	fb03 f201 	mul.w	r2, r3, r1
 8001f14:	2300      	movs	r3, #0
 8001f16:	fb00 f303 	mul.w	r3, r0, r3
 8001f1a:	4413      	add	r3, r2
 8001f1c:	4a43      	ldr	r2, [pc, #268]	@ (800202c <HAL_RCC_GetSysClockFreq+0x188>)
 8001f1e:	fba0 1202 	umull	r1, r2, r0, r2
 8001f22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f24:	460a      	mov	r2, r1
 8001f26:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001f28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f2a:	4413      	add	r3, r2
 8001f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f30:	2200      	movs	r2, #0
 8001f32:	61bb      	str	r3, [r7, #24]
 8001f34:	61fa      	str	r2, [r7, #28]
 8001f36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001f3e:	f7fe f9a7 	bl	8000290 <__aeabi_uldivmod>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	4613      	mov	r3, r2
 8001f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f4a:	e053      	b.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f4c:	4b35      	ldr	r3, [pc, #212]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	099b      	lsrs	r3, r3, #6
 8001f52:	2200      	movs	r2, #0
 8001f54:	613b      	str	r3, [r7, #16]
 8001f56:	617a      	str	r2, [r7, #20]
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001f5e:	f04f 0b00 	mov.w	fp, #0
 8001f62:	4652      	mov	r2, sl
 8001f64:	465b      	mov	r3, fp
 8001f66:	f04f 0000 	mov.w	r0, #0
 8001f6a:	f04f 0100 	mov.w	r1, #0
 8001f6e:	0159      	lsls	r1, r3, #5
 8001f70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f74:	0150      	lsls	r0, r2, #5
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	ebb2 080a 	subs.w	r8, r2, sl
 8001f7e:	eb63 090b 	sbc.w	r9, r3, fp
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001f8e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001f92:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001f96:	ebb2 0408 	subs.w	r4, r2, r8
 8001f9a:	eb63 0509 	sbc.w	r5, r3, r9
 8001f9e:	f04f 0200 	mov.w	r2, #0
 8001fa2:	f04f 0300 	mov.w	r3, #0
 8001fa6:	00eb      	lsls	r3, r5, #3
 8001fa8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fac:	00e2      	lsls	r2, r4, #3
 8001fae:	4614      	mov	r4, r2
 8001fb0:	461d      	mov	r5, r3
 8001fb2:	eb14 030a 	adds.w	r3, r4, sl
 8001fb6:	603b      	str	r3, [r7, #0]
 8001fb8:	eb45 030b 	adc.w	r3, r5, fp
 8001fbc:	607b      	str	r3, [r7, #4]
 8001fbe:	f04f 0200 	mov.w	r2, #0
 8001fc2:	f04f 0300 	mov.w	r3, #0
 8001fc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fca:	4629      	mov	r1, r5
 8001fcc:	028b      	lsls	r3, r1, #10
 8001fce:	4621      	mov	r1, r4
 8001fd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fd4:	4621      	mov	r1, r4
 8001fd6:	028a      	lsls	r2, r1, #10
 8001fd8:	4610      	mov	r0, r2
 8001fda:	4619      	mov	r1, r3
 8001fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fde:	2200      	movs	r2, #0
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	60fa      	str	r2, [r7, #12]
 8001fe4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fe8:	f7fe f952 	bl	8000290 <__aeabi_uldivmod>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	0c1b      	lsrs	r3, r3, #16
 8001ffa:	f003 0303 	and.w	r3, r3, #3
 8001ffe:	3301      	adds	r3, #1
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002004:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002008:	fbb2 f3f3 	udiv	r3, r2, r3
 800200c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800200e:	e002      	b.n	8002016 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002010:	4b05      	ldr	r3, [pc, #20]	@ (8002028 <HAL_RCC_GetSysClockFreq+0x184>)
 8002012:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002014:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002018:	4618      	mov	r0, r3
 800201a:	3740      	adds	r7, #64	@ 0x40
 800201c:	46bd      	mov	sp, r7
 800201e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800
 8002028:	00f42400 	.word	0x00f42400
 800202c:	017d7840 	.word	0x017d7840

08002030 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002034:	4b03      	ldr	r3, [pc, #12]	@ (8002044 <HAL_RCC_GetHCLKFreq+0x14>)
 8002036:	681b      	ldr	r3, [r3, #0]
}
 8002038:	4618      	mov	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	20000000 	.word	0x20000000

08002048 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800204c:	f7ff fff0 	bl	8002030 <HAL_RCC_GetHCLKFreq>
 8002050:	4602      	mov	r2, r0
 8002052:	4b05      	ldr	r3, [pc, #20]	@ (8002068 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	0a9b      	lsrs	r3, r3, #10
 8002058:	f003 0307 	and.w	r3, r3, #7
 800205c:	4903      	ldr	r1, [pc, #12]	@ (800206c <HAL_RCC_GetPCLK1Freq+0x24>)
 800205e:	5ccb      	ldrb	r3, [r1, r3]
 8002060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002064:	4618      	mov	r0, r3
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40023800 	.word	0x40023800
 800206c:	0800501c 	.word	0x0800501c

08002070 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002074:	f7ff ffdc 	bl	8002030 <HAL_RCC_GetHCLKFreq>
 8002078:	4602      	mov	r2, r0
 800207a:	4b05      	ldr	r3, [pc, #20]	@ (8002090 <HAL_RCC_GetPCLK2Freq+0x20>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	0b5b      	lsrs	r3, r3, #13
 8002080:	f003 0307 	and.w	r3, r3, #7
 8002084:	4903      	ldr	r1, [pc, #12]	@ (8002094 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002086:	5ccb      	ldrb	r3, [r1, r3]
 8002088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800208c:	4618      	mov	r0, r3
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40023800 	.word	0x40023800
 8002094:	0800501c 	.word	0x0800501c

08002098 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	220f      	movs	r2, #15
 80020a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80020a8:	4b12      	ldr	r3, [pc, #72]	@ (80020f4 <HAL_RCC_GetClockConfig+0x5c>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 0203 	and.w	r2, r3, #3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80020b4:	4b0f      	ldr	r3, [pc, #60]	@ (80020f4 <HAL_RCC_GetClockConfig+0x5c>)
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80020c0:	4b0c      	ldr	r3, [pc, #48]	@ (80020f4 <HAL_RCC_GetClockConfig+0x5c>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80020cc:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <HAL_RCC_GetClockConfig+0x5c>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	08db      	lsrs	r3, r3, #3
 80020d2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80020da:	4b07      	ldr	r3, [pc, #28]	@ (80020f8 <HAL_RCC_GetClockConfig+0x60>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0207 	and.w	r2, r3, #7
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	601a      	str	r2, [r3, #0]
}
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40023c00 	.word	0x40023c00

080020fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e07b      	b.n	8002206 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002112:	2b00      	cmp	r3, #0
 8002114:	d108      	bne.n	8002128 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800211e:	d009      	beq.n	8002134 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	61da      	str	r2, [r3, #28]
 8002126:	e005      	b.n	8002134 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d106      	bne.n	8002154 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7fe fd74 	bl	8000c3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2202      	movs	r2, #2
 8002158:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800216a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800217c:	431a      	orrs	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002186:	431a      	orrs	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	431a      	orrs	r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	695b      	ldr	r3, [r3, #20]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021a4:	431a      	orrs	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021b8:	ea42 0103 	orr.w	r1, r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	0c1b      	lsrs	r3, r3, #16
 80021d2:	f003 0104 	and.w	r1, r3, #4
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021da:	f003 0210 	and.w	r2, r3, #16
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	69da      	ldr	r2, [r3, #28]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e041      	b.n	80022a4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b00      	cmp	r3, #0
 800222a:	d106      	bne.n	800223a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f000 f839 	bl	80022ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2202      	movs	r2, #2
 800223e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	3304      	adds	r3, #4
 800224a:	4619      	mov	r1, r3
 800224c:	4610      	mov	r0, r2
 800224e:	f000 f9b1 	bl	80025b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2201      	movs	r2, #1
 800225e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2201      	movs	r2, #1
 8002276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2201      	movs	r2, #1
 8002286:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2201      	movs	r2, #1
 800228e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2201      	movs	r2, #1
 8002296:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2201      	movs	r2, #1
 800229e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3708      	adds	r7, #8
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d001      	beq.n	80022d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e044      	b.n	8002362 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2202      	movs	r2, #2
 80022dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68da      	ldr	r2, [r3, #12]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 0201 	orr.w	r2, r2, #1
 80022ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002370 <HAL_TIM_Base_Start_IT+0xb0>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d018      	beq.n	800232c <HAL_TIM_Base_Start_IT+0x6c>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002302:	d013      	beq.n	800232c <HAL_TIM_Base_Start_IT+0x6c>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a1a      	ldr	r2, [pc, #104]	@ (8002374 <HAL_TIM_Base_Start_IT+0xb4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00e      	beq.n	800232c <HAL_TIM_Base_Start_IT+0x6c>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a19      	ldr	r2, [pc, #100]	@ (8002378 <HAL_TIM_Base_Start_IT+0xb8>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d009      	beq.n	800232c <HAL_TIM_Base_Start_IT+0x6c>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a17      	ldr	r2, [pc, #92]	@ (800237c <HAL_TIM_Base_Start_IT+0xbc>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d004      	beq.n	800232c <HAL_TIM_Base_Start_IT+0x6c>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a16      	ldr	r2, [pc, #88]	@ (8002380 <HAL_TIM_Base_Start_IT+0xc0>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d111      	bne.n	8002350 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b06      	cmp	r3, #6
 800233c:	d010      	beq.n	8002360 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f042 0201 	orr.w	r2, r2, #1
 800234c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800234e:	e007      	b.n	8002360 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0201 	orr.w	r2, r2, #1
 800235e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40010000 	.word	0x40010000
 8002374:	40000400 	.word	0x40000400
 8002378:	40000800 	.word	0x40000800
 800237c:	40000c00 	.word	0x40000c00
 8002380:	40014000 	.word	0x40014000

08002384 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d020      	beq.n	80023e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d01b      	beq.n	80023e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f06f 0202 	mvn.w	r2, #2
 80023b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f000 f8d2 	bl	8002578 <HAL_TIM_IC_CaptureCallback>
 80023d4:	e005      	b.n	80023e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f000 f8c4 	bl	8002564 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f000 f8d5 	bl	800258c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	f003 0304 	and.w	r3, r3, #4
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d020      	beq.n	8002434 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d01b      	beq.n	8002434 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f06f 0204 	mvn.w	r2, #4
 8002404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2202      	movs	r2, #2
 800240a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002416:	2b00      	cmp	r3, #0
 8002418:	d003      	beq.n	8002422 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f8ac 	bl	8002578 <HAL_TIM_IC_CaptureCallback>
 8002420:	e005      	b.n	800242e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f89e 	bl	8002564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f000 f8af 	bl	800258c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b00      	cmp	r3, #0
 800243c:	d020      	beq.n	8002480 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f003 0308 	and.w	r3, r3, #8
 8002444:	2b00      	cmp	r3, #0
 8002446:	d01b      	beq.n	8002480 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f06f 0208 	mvn.w	r2, #8
 8002450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2204      	movs	r2, #4
 8002456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	f003 0303 	and.w	r3, r3, #3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f886 	bl	8002578 <HAL_TIM_IC_CaptureCallback>
 800246c:	e005      	b.n	800247a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f878 	bl	8002564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 f889 	bl	800258c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	f003 0310 	and.w	r3, r3, #16
 8002486:	2b00      	cmp	r3, #0
 8002488:	d020      	beq.n	80024cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f003 0310 	and.w	r3, r3, #16
 8002490:	2b00      	cmp	r3, #0
 8002492:	d01b      	beq.n	80024cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f06f 0210 	mvn.w	r2, #16
 800249c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2208      	movs	r2, #8
 80024a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 f860 	bl	8002578 <HAL_TIM_IC_CaptureCallback>
 80024b8:	e005      	b.n	80024c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f852 	bl	8002564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 f863 	bl	800258c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00c      	beq.n	80024f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f003 0301 	and.w	r3, r3, #1
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d007      	beq.n	80024f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f06f 0201 	mvn.w	r2, #1
 80024e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7fe fb1a 	bl	8000b24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00c      	beq.n	8002514 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002500:	2b00      	cmp	r3, #0
 8002502:	d007      	beq.n	8002514 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800250c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f8e0 	bl	80026d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00c      	beq.n	8002538 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002524:	2b00      	cmp	r3, #0
 8002526:	d007      	beq.n	8002538 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 f834 	bl	80025a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	f003 0320 	and.w	r3, r3, #32
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00c      	beq.n	800255c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f003 0320 	and.w	r3, r3, #32
 8002548:	2b00      	cmp	r3, #0
 800254a:	d007      	beq.n	800255c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f06f 0220 	mvn.w	r2, #32
 8002554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f8b2 	bl	80026c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800255c:	bf00      	nop
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002594:	bf00      	nop
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4a37      	ldr	r2, [pc, #220]	@ (80026a4 <TIM_Base_SetConfig+0xf0>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d00f      	beq.n	80025ec <TIM_Base_SetConfig+0x38>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025d2:	d00b      	beq.n	80025ec <TIM_Base_SetConfig+0x38>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4a34      	ldr	r2, [pc, #208]	@ (80026a8 <TIM_Base_SetConfig+0xf4>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d007      	beq.n	80025ec <TIM_Base_SetConfig+0x38>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a33      	ldr	r2, [pc, #204]	@ (80026ac <TIM_Base_SetConfig+0xf8>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d003      	beq.n	80025ec <TIM_Base_SetConfig+0x38>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a32      	ldr	r2, [pc, #200]	@ (80026b0 <TIM_Base_SetConfig+0xfc>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d108      	bne.n	80025fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	68fa      	ldr	r2, [r7, #12]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a28      	ldr	r2, [pc, #160]	@ (80026a4 <TIM_Base_SetConfig+0xf0>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d01b      	beq.n	800263e <TIM_Base_SetConfig+0x8a>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800260c:	d017      	beq.n	800263e <TIM_Base_SetConfig+0x8a>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a25      	ldr	r2, [pc, #148]	@ (80026a8 <TIM_Base_SetConfig+0xf4>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d013      	beq.n	800263e <TIM_Base_SetConfig+0x8a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a24      	ldr	r2, [pc, #144]	@ (80026ac <TIM_Base_SetConfig+0xf8>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d00f      	beq.n	800263e <TIM_Base_SetConfig+0x8a>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a23      	ldr	r2, [pc, #140]	@ (80026b0 <TIM_Base_SetConfig+0xfc>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d00b      	beq.n	800263e <TIM_Base_SetConfig+0x8a>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a22      	ldr	r2, [pc, #136]	@ (80026b4 <TIM_Base_SetConfig+0x100>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d007      	beq.n	800263e <TIM_Base_SetConfig+0x8a>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a21      	ldr	r2, [pc, #132]	@ (80026b8 <TIM_Base_SetConfig+0x104>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d003      	beq.n	800263e <TIM_Base_SetConfig+0x8a>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a20      	ldr	r2, [pc, #128]	@ (80026bc <TIM_Base_SetConfig+0x108>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d108      	bne.n	8002650 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	4313      	orrs	r3, r2
 800264e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	4313      	orrs	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a0c      	ldr	r2, [pc, #48]	@ (80026a4 <TIM_Base_SetConfig+0xf0>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d103      	bne.n	800267e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	691a      	ldr	r2, [r3, #16]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f043 0204 	orr.w	r2, r3, #4
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	601a      	str	r2, [r3, #0]
}
 8002696:	bf00      	nop
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40010000 	.word	0x40010000
 80026a8:	40000400 	.word	0x40000400
 80026ac:	40000800 	.word	0x40000800
 80026b0:	40000c00 	.word	0x40000c00
 80026b4:	40014000 	.word	0x40014000
 80026b8:	40014400 	.word	0x40014400
 80026bc:	40014800 	.word	0x40014800

080026c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e042      	b.n	8002780 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d106      	bne.n	8002714 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7fe fadc 	bl	8000ccc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2224      	movs	r2, #36	@ 0x24
 8002718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800272a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f000 f973 	bl	8002a18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	691a      	ldr	r2, [r3, #16]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002740:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	695a      	ldr	r2, [r3, #20]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002750:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002760:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2220      	movs	r2, #32
 800276c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2220      	movs	r2, #32
 8002774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2200      	movs	r2, #0
 800277c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08a      	sub	sp, #40	@ 0x28
 800278c:	af02      	add	r7, sp, #8
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	603b      	str	r3, [r7, #0]
 8002794:	4613      	mov	r3, r2
 8002796:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b20      	cmp	r3, #32
 80027a6:	d175      	bne.n	8002894 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d002      	beq.n	80027b4 <HAL_UART_Transmit+0x2c>
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d101      	bne.n	80027b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e06e      	b.n	8002896 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2221      	movs	r2, #33	@ 0x21
 80027c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027c6:	f7fe fc3f 	bl	8001048 <HAL_GetTick>
 80027ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	88fa      	ldrh	r2, [r7, #6]
 80027d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	88fa      	ldrh	r2, [r7, #6]
 80027d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027e0:	d108      	bne.n	80027f4 <HAL_UART_Transmit+0x6c>
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d104      	bne.n	80027f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	61bb      	str	r3, [r7, #24]
 80027f2:	e003      	b.n	80027fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80027fc:	e02e      	b.n	800285c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	2200      	movs	r2, #0
 8002806:	2180      	movs	r1, #128	@ 0x80
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 f848 	bl	800289e <UART_WaitOnFlagUntilTimeout>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2220      	movs	r2, #32
 8002818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e03a      	b.n	8002896 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d10b      	bne.n	800283e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002834:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	3302      	adds	r3, #2
 800283a:	61bb      	str	r3, [r7, #24]
 800283c:	e007      	b.n	800284e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	781a      	ldrb	r2, [r3, #0]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	3301      	adds	r3, #1
 800284c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002852:	b29b      	uxth	r3, r3
 8002854:	3b01      	subs	r3, #1
 8002856:	b29a      	uxth	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002860:	b29b      	uxth	r3, r3
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1cb      	bne.n	80027fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	2200      	movs	r2, #0
 800286e:	2140      	movs	r1, #64	@ 0x40
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f000 f814 	bl	800289e <UART_WaitOnFlagUntilTimeout>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d005      	beq.n	8002888 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2220      	movs	r2, #32
 8002880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e006      	b.n	8002896 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2220      	movs	r2, #32
 800288c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	e000      	b.n	8002896 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002894:	2302      	movs	r3, #2
  }
}
 8002896:	4618      	mov	r0, r3
 8002898:	3720      	adds	r7, #32
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b086      	sub	sp, #24
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	60f8      	str	r0, [r7, #12]
 80028a6:	60b9      	str	r1, [r7, #8]
 80028a8:	603b      	str	r3, [r7, #0]
 80028aa:	4613      	mov	r3, r2
 80028ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028ae:	e03b      	b.n	8002928 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028b0:	6a3b      	ldr	r3, [r7, #32]
 80028b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b6:	d037      	beq.n	8002928 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b8:	f7fe fbc6 	bl	8001048 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	6a3a      	ldr	r2, [r7, #32]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d302      	bcc.n	80028ce <UART_WaitOnFlagUntilTimeout+0x30>
 80028c8:	6a3b      	ldr	r3, [r7, #32]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e03a      	b.n	8002948 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d023      	beq.n	8002928 <UART_WaitOnFlagUntilTimeout+0x8a>
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	2b80      	cmp	r3, #128	@ 0x80
 80028e4:	d020      	beq.n	8002928 <UART_WaitOnFlagUntilTimeout+0x8a>
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	2b40      	cmp	r3, #64	@ 0x40
 80028ea:	d01d      	beq.n	8002928 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0308 	and.w	r3, r3, #8
 80028f6:	2b08      	cmp	r3, #8
 80028f8:	d116      	bne.n	8002928 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80028fa:	2300      	movs	r3, #0
 80028fc:	617b      	str	r3, [r7, #20]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	617b      	str	r3, [r7, #20]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f000 f81d 	bl	8002950 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2208      	movs	r2, #8
 800291a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e00f      	b.n	8002948 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	4013      	ands	r3, r2
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	429a      	cmp	r2, r3
 8002936:	bf0c      	ite	eq
 8002938:	2301      	moveq	r3, #1
 800293a:	2300      	movne	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	461a      	mov	r2, r3
 8002940:	79fb      	ldrb	r3, [r7, #7]
 8002942:	429a      	cmp	r2, r3
 8002944:	d0b4      	beq.n	80028b0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002950:	b480      	push	{r7}
 8002952:	b095      	sub	sp, #84	@ 0x54
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	330c      	adds	r3, #12
 800295e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002962:	e853 3f00 	ldrex	r3, [r3]
 8002966:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800296a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800296e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	330c      	adds	r3, #12
 8002976:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002978:	643a      	str	r2, [r7, #64]	@ 0x40
 800297a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800297c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800297e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002980:	e841 2300 	strex	r3, r2, [r1]
 8002984:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1e5      	bne.n	8002958 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	3314      	adds	r3, #20
 8002992:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	e853 3f00 	ldrex	r3, [r3]
 800299a:	61fb      	str	r3, [r7, #28]
   return(result);
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f023 0301 	bic.w	r3, r3, #1
 80029a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	3314      	adds	r3, #20
 80029aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80029ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029b4:	e841 2300 	strex	r3, r2, [r1]
 80029b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80029ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1e5      	bne.n	800298c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d119      	bne.n	80029fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	330c      	adds	r3, #12
 80029ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	e853 3f00 	ldrex	r3, [r3]
 80029d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f023 0310 	bic.w	r3, r3, #16
 80029de:	647b      	str	r3, [r7, #68]	@ 0x44
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	330c      	adds	r3, #12
 80029e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80029e8:	61ba      	str	r2, [r7, #24]
 80029ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ec:	6979      	ldr	r1, [r7, #20]
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	e841 2300 	strex	r3, r2, [r1]
 80029f4:	613b      	str	r3, [r7, #16]
   return(result);
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1e5      	bne.n	80029c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2220      	movs	r2, #32
 8002a00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002a0a:	bf00      	nop
 8002a0c:	3754      	adds	r7, #84	@ 0x54
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
	...

08002a18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a1c:	b0c0      	sub	sp, #256	@ 0x100
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a34:	68d9      	ldr	r1, [r3, #12]
 8002a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	ea40 0301 	orr.w	r3, r0, r1
 8002a40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	431a      	orrs	r2, r3
 8002a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002a70:	f021 010c 	bic.w	r1, r1, #12
 8002a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002a7e:	430b      	orrs	r3, r1
 8002a80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a92:	6999      	ldr	r1, [r3, #24]
 8002a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	ea40 0301 	orr.w	r3, r0, r1
 8002a9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	4b8f      	ldr	r3, [pc, #572]	@ (8002ce4 <UART_SetConfig+0x2cc>)
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d005      	beq.n	8002ab8 <UART_SetConfig+0xa0>
 8002aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	4b8d      	ldr	r3, [pc, #564]	@ (8002ce8 <UART_SetConfig+0x2d0>)
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d104      	bne.n	8002ac2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ab8:	f7ff fada 	bl	8002070 <HAL_RCC_GetPCLK2Freq>
 8002abc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002ac0:	e003      	b.n	8002aca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ac2:	f7ff fac1 	bl	8002048 <HAL_RCC_GetPCLK1Freq>
 8002ac6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ad4:	f040 810c 	bne.w	8002cf0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ad8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002adc:	2200      	movs	r2, #0
 8002ade:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ae2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002ae6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002aea:	4622      	mov	r2, r4
 8002aec:	462b      	mov	r3, r5
 8002aee:	1891      	adds	r1, r2, r2
 8002af0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002af2:	415b      	adcs	r3, r3
 8002af4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002af6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002afa:	4621      	mov	r1, r4
 8002afc:	eb12 0801 	adds.w	r8, r2, r1
 8002b00:	4629      	mov	r1, r5
 8002b02:	eb43 0901 	adc.w	r9, r3, r1
 8002b06:	f04f 0200 	mov.w	r2, #0
 8002b0a:	f04f 0300 	mov.w	r3, #0
 8002b0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b1a:	4690      	mov	r8, r2
 8002b1c:	4699      	mov	r9, r3
 8002b1e:	4623      	mov	r3, r4
 8002b20:	eb18 0303 	adds.w	r3, r8, r3
 8002b24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002b28:	462b      	mov	r3, r5
 8002b2a:	eb49 0303 	adc.w	r3, r9, r3
 8002b2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002b3e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002b42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002b46:	460b      	mov	r3, r1
 8002b48:	18db      	adds	r3, r3, r3
 8002b4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	eb42 0303 	adc.w	r3, r2, r3
 8002b52:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002b58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002b5c:	f7fd fb98 	bl	8000290 <__aeabi_uldivmod>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	4b61      	ldr	r3, [pc, #388]	@ (8002cec <UART_SetConfig+0x2d4>)
 8002b66:	fba3 2302 	umull	r2, r3, r3, r2
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	011c      	lsls	r4, r3, #4
 8002b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b72:	2200      	movs	r2, #0
 8002b74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002b78:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002b7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002b80:	4642      	mov	r2, r8
 8002b82:	464b      	mov	r3, r9
 8002b84:	1891      	adds	r1, r2, r2
 8002b86:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002b88:	415b      	adcs	r3, r3
 8002b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002b90:	4641      	mov	r1, r8
 8002b92:	eb12 0a01 	adds.w	sl, r2, r1
 8002b96:	4649      	mov	r1, r9
 8002b98:	eb43 0b01 	adc.w	fp, r3, r1
 8002b9c:	f04f 0200 	mov.w	r2, #0
 8002ba0:	f04f 0300 	mov.w	r3, #0
 8002ba4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002ba8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002bac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bb0:	4692      	mov	sl, r2
 8002bb2:	469b      	mov	fp, r3
 8002bb4:	4643      	mov	r3, r8
 8002bb6:	eb1a 0303 	adds.w	r3, sl, r3
 8002bba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002bbe:	464b      	mov	r3, r9
 8002bc0:	eb4b 0303 	adc.w	r3, fp, r3
 8002bc4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002bd4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002bd8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	18db      	adds	r3, r3, r3
 8002be0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002be2:	4613      	mov	r3, r2
 8002be4:	eb42 0303 	adc.w	r3, r2, r3
 8002be8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002bee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002bf2:	f7fd fb4d 	bl	8000290 <__aeabi_uldivmod>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	4b3b      	ldr	r3, [pc, #236]	@ (8002cec <UART_SetConfig+0x2d4>)
 8002bfe:	fba3 2301 	umull	r2, r3, r3, r1
 8002c02:	095b      	lsrs	r3, r3, #5
 8002c04:	2264      	movs	r2, #100	@ 0x64
 8002c06:	fb02 f303 	mul.w	r3, r2, r3
 8002c0a:	1acb      	subs	r3, r1, r3
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002c12:	4b36      	ldr	r3, [pc, #216]	@ (8002cec <UART_SetConfig+0x2d4>)
 8002c14:	fba3 2302 	umull	r2, r3, r3, r2
 8002c18:	095b      	lsrs	r3, r3, #5
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002c20:	441c      	add	r4, r3
 8002c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c26:	2200      	movs	r2, #0
 8002c28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002c2c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002c30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002c34:	4642      	mov	r2, r8
 8002c36:	464b      	mov	r3, r9
 8002c38:	1891      	adds	r1, r2, r2
 8002c3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002c3c:	415b      	adcs	r3, r3
 8002c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002c44:	4641      	mov	r1, r8
 8002c46:	1851      	adds	r1, r2, r1
 8002c48:	6339      	str	r1, [r7, #48]	@ 0x30
 8002c4a:	4649      	mov	r1, r9
 8002c4c:	414b      	adcs	r3, r1
 8002c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c50:	f04f 0200 	mov.w	r2, #0
 8002c54:	f04f 0300 	mov.w	r3, #0
 8002c58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002c5c:	4659      	mov	r1, fp
 8002c5e:	00cb      	lsls	r3, r1, #3
 8002c60:	4651      	mov	r1, sl
 8002c62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c66:	4651      	mov	r1, sl
 8002c68:	00ca      	lsls	r2, r1, #3
 8002c6a:	4610      	mov	r0, r2
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4603      	mov	r3, r0
 8002c70:	4642      	mov	r2, r8
 8002c72:	189b      	adds	r3, r3, r2
 8002c74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002c78:	464b      	mov	r3, r9
 8002c7a:	460a      	mov	r2, r1
 8002c7c:	eb42 0303 	adc.w	r3, r2, r3
 8002c80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002c90:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002c94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002c98:	460b      	mov	r3, r1
 8002c9a:	18db      	adds	r3, r3, r3
 8002c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	eb42 0303 	adc.w	r3, r2, r3
 8002ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ca6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002caa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002cae:	f7fd faef 	bl	8000290 <__aeabi_uldivmod>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8002cec <UART_SetConfig+0x2d4>)
 8002cb8:	fba3 1302 	umull	r1, r3, r3, r2
 8002cbc:	095b      	lsrs	r3, r3, #5
 8002cbe:	2164      	movs	r1, #100	@ 0x64
 8002cc0:	fb01 f303 	mul.w	r3, r1, r3
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	3332      	adds	r3, #50	@ 0x32
 8002cca:	4a08      	ldr	r2, [pc, #32]	@ (8002cec <UART_SetConfig+0x2d4>)
 8002ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cd0:	095b      	lsrs	r3, r3, #5
 8002cd2:	f003 0207 	and.w	r2, r3, #7
 8002cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4422      	add	r2, r4
 8002cde:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ce0:	e106      	b.n	8002ef0 <UART_SetConfig+0x4d8>
 8002ce2:	bf00      	nop
 8002ce4:	40011000 	.word	0x40011000
 8002ce8:	40011400 	.word	0x40011400
 8002cec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002cf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002cfa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002cfe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002d02:	4642      	mov	r2, r8
 8002d04:	464b      	mov	r3, r9
 8002d06:	1891      	adds	r1, r2, r2
 8002d08:	6239      	str	r1, [r7, #32]
 8002d0a:	415b      	adcs	r3, r3
 8002d0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d12:	4641      	mov	r1, r8
 8002d14:	1854      	adds	r4, r2, r1
 8002d16:	4649      	mov	r1, r9
 8002d18:	eb43 0501 	adc.w	r5, r3, r1
 8002d1c:	f04f 0200 	mov.w	r2, #0
 8002d20:	f04f 0300 	mov.w	r3, #0
 8002d24:	00eb      	lsls	r3, r5, #3
 8002d26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d2a:	00e2      	lsls	r2, r4, #3
 8002d2c:	4614      	mov	r4, r2
 8002d2e:	461d      	mov	r5, r3
 8002d30:	4643      	mov	r3, r8
 8002d32:	18e3      	adds	r3, r4, r3
 8002d34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002d38:	464b      	mov	r3, r9
 8002d3a:	eb45 0303 	adc.w	r3, r5, r3
 8002d3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002d4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002d52:	f04f 0200 	mov.w	r2, #0
 8002d56:	f04f 0300 	mov.w	r3, #0
 8002d5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002d5e:	4629      	mov	r1, r5
 8002d60:	008b      	lsls	r3, r1, #2
 8002d62:	4621      	mov	r1, r4
 8002d64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d68:	4621      	mov	r1, r4
 8002d6a:	008a      	lsls	r2, r1, #2
 8002d6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002d70:	f7fd fa8e 	bl	8000290 <__aeabi_uldivmod>
 8002d74:	4602      	mov	r2, r0
 8002d76:	460b      	mov	r3, r1
 8002d78:	4b60      	ldr	r3, [pc, #384]	@ (8002efc <UART_SetConfig+0x4e4>)
 8002d7a:	fba3 2302 	umull	r2, r3, r3, r2
 8002d7e:	095b      	lsrs	r3, r3, #5
 8002d80:	011c      	lsls	r4, r3, #4
 8002d82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d86:	2200      	movs	r2, #0
 8002d88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002d8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002d90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002d94:	4642      	mov	r2, r8
 8002d96:	464b      	mov	r3, r9
 8002d98:	1891      	adds	r1, r2, r2
 8002d9a:	61b9      	str	r1, [r7, #24]
 8002d9c:	415b      	adcs	r3, r3
 8002d9e:	61fb      	str	r3, [r7, #28]
 8002da0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002da4:	4641      	mov	r1, r8
 8002da6:	1851      	adds	r1, r2, r1
 8002da8:	6139      	str	r1, [r7, #16]
 8002daa:	4649      	mov	r1, r9
 8002dac:	414b      	adcs	r3, r1
 8002dae:	617b      	str	r3, [r7, #20]
 8002db0:	f04f 0200 	mov.w	r2, #0
 8002db4:	f04f 0300 	mov.w	r3, #0
 8002db8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002dbc:	4659      	mov	r1, fp
 8002dbe:	00cb      	lsls	r3, r1, #3
 8002dc0:	4651      	mov	r1, sl
 8002dc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002dc6:	4651      	mov	r1, sl
 8002dc8:	00ca      	lsls	r2, r1, #3
 8002dca:	4610      	mov	r0, r2
 8002dcc:	4619      	mov	r1, r3
 8002dce:	4603      	mov	r3, r0
 8002dd0:	4642      	mov	r2, r8
 8002dd2:	189b      	adds	r3, r3, r2
 8002dd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002dd8:	464b      	mov	r3, r9
 8002dda:	460a      	mov	r2, r1
 8002ddc:	eb42 0303 	adc.w	r3, r2, r3
 8002de0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002dee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002df0:	f04f 0200 	mov.w	r2, #0
 8002df4:	f04f 0300 	mov.w	r3, #0
 8002df8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002dfc:	4649      	mov	r1, r9
 8002dfe:	008b      	lsls	r3, r1, #2
 8002e00:	4641      	mov	r1, r8
 8002e02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e06:	4641      	mov	r1, r8
 8002e08:	008a      	lsls	r2, r1, #2
 8002e0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002e0e:	f7fd fa3f 	bl	8000290 <__aeabi_uldivmod>
 8002e12:	4602      	mov	r2, r0
 8002e14:	460b      	mov	r3, r1
 8002e16:	4611      	mov	r1, r2
 8002e18:	4b38      	ldr	r3, [pc, #224]	@ (8002efc <UART_SetConfig+0x4e4>)
 8002e1a:	fba3 2301 	umull	r2, r3, r3, r1
 8002e1e:	095b      	lsrs	r3, r3, #5
 8002e20:	2264      	movs	r2, #100	@ 0x64
 8002e22:	fb02 f303 	mul.w	r3, r2, r3
 8002e26:	1acb      	subs	r3, r1, r3
 8002e28:	011b      	lsls	r3, r3, #4
 8002e2a:	3332      	adds	r3, #50	@ 0x32
 8002e2c:	4a33      	ldr	r2, [pc, #204]	@ (8002efc <UART_SetConfig+0x4e4>)
 8002e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e32:	095b      	lsrs	r3, r3, #5
 8002e34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e38:	441c      	add	r4, r3
 8002e3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e3e:	2200      	movs	r2, #0
 8002e40:	673b      	str	r3, [r7, #112]	@ 0x70
 8002e42:	677a      	str	r2, [r7, #116]	@ 0x74
 8002e44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002e48:	4642      	mov	r2, r8
 8002e4a:	464b      	mov	r3, r9
 8002e4c:	1891      	adds	r1, r2, r2
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	415b      	adcs	r3, r3
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e58:	4641      	mov	r1, r8
 8002e5a:	1851      	adds	r1, r2, r1
 8002e5c:	6039      	str	r1, [r7, #0]
 8002e5e:	4649      	mov	r1, r9
 8002e60:	414b      	adcs	r3, r1
 8002e62:	607b      	str	r3, [r7, #4]
 8002e64:	f04f 0200 	mov.w	r2, #0
 8002e68:	f04f 0300 	mov.w	r3, #0
 8002e6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002e70:	4659      	mov	r1, fp
 8002e72:	00cb      	lsls	r3, r1, #3
 8002e74:	4651      	mov	r1, sl
 8002e76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e7a:	4651      	mov	r1, sl
 8002e7c:	00ca      	lsls	r2, r1, #3
 8002e7e:	4610      	mov	r0, r2
 8002e80:	4619      	mov	r1, r3
 8002e82:	4603      	mov	r3, r0
 8002e84:	4642      	mov	r2, r8
 8002e86:	189b      	adds	r3, r3, r2
 8002e88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002e8a:	464b      	mov	r3, r9
 8002e8c:	460a      	mov	r2, r1
 8002e8e:	eb42 0303 	adc.w	r3, r2, r3
 8002e92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e9e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	f04f 0300 	mov.w	r3, #0
 8002ea8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002eac:	4649      	mov	r1, r9
 8002eae:	008b      	lsls	r3, r1, #2
 8002eb0:	4641      	mov	r1, r8
 8002eb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002eb6:	4641      	mov	r1, r8
 8002eb8:	008a      	lsls	r2, r1, #2
 8002eba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002ebe:	f7fd f9e7 	bl	8000290 <__aeabi_uldivmod>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8002efc <UART_SetConfig+0x4e4>)
 8002ec8:	fba3 1302 	umull	r1, r3, r3, r2
 8002ecc:	095b      	lsrs	r3, r3, #5
 8002ece:	2164      	movs	r1, #100	@ 0x64
 8002ed0:	fb01 f303 	mul.w	r3, r1, r3
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	3332      	adds	r3, #50	@ 0x32
 8002eda:	4a08      	ldr	r2, [pc, #32]	@ (8002efc <UART_SetConfig+0x4e4>)
 8002edc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee0:	095b      	lsrs	r3, r3, #5
 8002ee2:	f003 020f 	and.w	r2, r3, #15
 8002ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4422      	add	r2, r4
 8002eee:	609a      	str	r2, [r3, #8]
}
 8002ef0:	bf00      	nop
 8002ef2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002efc:	51eb851f 	.word	0x51eb851f

08002f00 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002f0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f12:	2b84      	cmp	r3, #132	@ 0x84
 8002f14:	d005      	beq.n	8002f22 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002f16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3303      	adds	r3, #3
 8002f20:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002f22:	68fb      	ldr	r3, [r7, #12]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002f34:	f000 fbaa 	bl	800368c <vTaskStartScheduler>
  
  return osOK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002f3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f40:	b089      	sub	sp, #36	@ 0x24
 8002f42:	af04      	add	r7, sp, #16
 8002f44:	6078      	str	r0, [r7, #4]
 8002f46:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	695b      	ldr	r3, [r3, #20]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d020      	beq.n	8002f92 <osThreadCreate+0x54>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d01c      	beq.n	8002f92 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685c      	ldr	r4, [r3, #4]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691e      	ldr	r6, [r3, #16]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff ffc8 	bl	8002f00 <makeFreeRtosPriority>
 8002f70:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	695b      	ldr	r3, [r3, #20]
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f7a:	9202      	str	r2, [sp, #8]
 8002f7c:	9301      	str	r3, [sp, #4]
 8002f7e:	9100      	str	r1, [sp, #0]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	4632      	mov	r2, r6
 8002f84:	4629      	mov	r1, r5
 8002f86:	4620      	mov	r0, r4
 8002f88:	f000 f9b2 	bl	80032f0 <xTaskCreateStatic>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	e01c      	b.n	8002fcc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685c      	ldr	r4, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002f9e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff ffaa 	bl	8002f00 <makeFreeRtosPriority>
 8002fac:	4602      	mov	r2, r0
 8002fae:	f107 030c 	add.w	r3, r7, #12
 8002fb2:	9301      	str	r3, [sp, #4]
 8002fb4:	9200      	str	r2, [sp, #0]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	4632      	mov	r2, r6
 8002fba:	4629      	mov	r1, r5
 8002fbc:	4620      	mov	r0, r4
 8002fbe:	f000 f9f7 	bl	80033b0 <xTaskCreate>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d001      	beq.n	8002fcc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	e000      	b.n	8002fce <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3714      	adds	r7, #20
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002fd6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b084      	sub	sp, #16
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <osDelay+0x16>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	e000      	b.n	8002fee <osDelay+0x18>
 8002fec:	2301      	movs	r3, #1
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fb16 	bl	8003620 <vTaskDelay>
  
  return osOK;
 8002ff4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f103 0208 	add.w	r2, r3, #8
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f04f 32ff 	mov.w	r2, #4294967295
 8003016:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f103 0208 	add.w	r2, r3, #8
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f103 0208 	add.w	r2, r3, #8
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003032:	bf00      	nop
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003058:	b480      	push	{r7}
 800305a:	b085      	sub	sp, #20
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	683a      	ldr	r2, [r7, #0]
 8003082:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	601a      	str	r2, [r3, #0]
}
 8003094:	bf00      	nop
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b6:	d103      	bne.n	80030c0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	60fb      	str	r3, [r7, #12]
 80030be:	e00c      	b.n	80030da <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3308      	adds	r3, #8
 80030c4:	60fb      	str	r3, [r7, #12]
 80030c6:	e002      	b.n	80030ce <vListInsert+0x2e>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68ba      	ldr	r2, [r7, #8]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d2f6      	bcs.n	80030c8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	683a      	ldr	r2, [r7, #0]
 80030f4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	1c5a      	adds	r2, r3, #1
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	601a      	str	r2, [r3, #0]
}
 8003106:	bf00      	nop
 8003108:	3714      	adds	r7, #20
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr

08003112 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003112:	b480      	push	{r7}
 8003114:	b085      	sub	sp, #20
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6892      	ldr	r2, [r2, #8]
 8003128:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6852      	ldr	r2, [r2, #4]
 8003132:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	429a      	cmp	r2, r3
 800313c:	d103      	bne.n	8003146 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	1e5a      	subs	r2, r3, #1
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
}
 800315a:	4618      	mov	r0, r3
 800315c:	3714      	adds	r7, #20
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
	...

08003168 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d10b      	bne.n	8003194 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800317c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003180:	f383 8811 	msr	BASEPRI, r3
 8003184:	f3bf 8f6f 	isb	sy
 8003188:	f3bf 8f4f 	dsb	sy
 800318c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800318e:	bf00      	nop
 8003190:	bf00      	nop
 8003192:	e7fd      	b.n	8003190 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003194:	f000 ff70 	bl	8004078 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a0:	68f9      	ldr	r1, [r7, #12]
 80031a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80031a4:	fb01 f303 	mul.w	r3, r1, r3
 80031a8:	441a      	add	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031c4:	3b01      	subs	r3, #1
 80031c6:	68f9      	ldr	r1, [r7, #12]
 80031c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80031ca:	fb01 f303 	mul.w	r3, r1, r3
 80031ce:	441a      	add	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	22ff      	movs	r2, #255	@ 0xff
 80031d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	22ff      	movs	r2, #255	@ 0xff
 80031e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d114      	bne.n	8003214 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d01a      	beq.n	8003228 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	3310      	adds	r3, #16
 80031f6:	4618      	mov	r0, r3
 80031f8:	f000 fc6c 	bl	8003ad4 <xTaskRemoveFromEventList>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d012      	beq.n	8003228 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003202:	4b0d      	ldr	r3, [pc, #52]	@ (8003238 <xQueueGenericReset+0xd0>)
 8003204:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	f3bf 8f4f 	dsb	sy
 800320e:	f3bf 8f6f 	isb	sy
 8003212:	e009      	b.n	8003228 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	3310      	adds	r3, #16
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff fef0 	bl	8002ffe <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	3324      	adds	r3, #36	@ 0x24
 8003222:	4618      	mov	r0, r3
 8003224:	f7ff feeb 	bl	8002ffe <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003228:	f000 ff58 	bl	80040dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800322c:	2301      	movs	r3, #1
}
 800322e:	4618      	mov	r0, r3
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	e000ed04 	.word	0xe000ed04

0800323c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800323c:	b580      	push	{r7, lr}
 800323e:	b08a      	sub	sp, #40	@ 0x28
 8003240:	af02      	add	r7, sp, #8
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	4613      	mov	r3, r2
 8003248:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d10b      	bne.n	8003268 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003254:	f383 8811 	msr	BASEPRI, r3
 8003258:	f3bf 8f6f 	isb	sy
 800325c:	f3bf 8f4f 	dsb	sy
 8003260:	613b      	str	r3, [r7, #16]
}
 8003262:	bf00      	nop
 8003264:	bf00      	nop
 8003266:	e7fd      	b.n	8003264 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	68ba      	ldr	r2, [r7, #8]
 800326c:	fb02 f303 	mul.w	r3, r2, r3
 8003270:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3348      	adds	r3, #72	@ 0x48
 8003276:	4618      	mov	r0, r3
 8003278:	f000 ffde 	bl	8004238 <pvPortMalloc>
 800327c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d011      	beq.n	80032a8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	3348      	adds	r3, #72	@ 0x48
 800328c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003296:	79fa      	ldrb	r2, [r7, #7]
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	4613      	mov	r3, r2
 800329e:	697a      	ldr	r2, [r7, #20]
 80032a0:	68b9      	ldr	r1, [r7, #8]
 80032a2:	68f8      	ldr	r0, [r7, #12]
 80032a4:	f000 f805 	bl	80032b2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80032a8:	69bb      	ldr	r3, [r7, #24]
	}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3720      	adds	r7, #32
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b084      	sub	sp, #16
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	60f8      	str	r0, [r7, #12]
 80032ba:	60b9      	str	r1, [r7, #8]
 80032bc:	607a      	str	r2, [r7, #4]
 80032be:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d103      	bne.n	80032ce <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	e002      	b.n	80032d4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	68fa      	ldr	r2, [r7, #12]
 80032d8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80032e0:	2101      	movs	r1, #1
 80032e2:	69b8      	ldr	r0, [r7, #24]
 80032e4:	f7ff ff40 	bl	8003168 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80032e8:	bf00      	nop
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08e      	sub	sp, #56	@ 0x38
 80032f4:	af04      	add	r7, sp, #16
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
 80032fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80032fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10b      	bne.n	800331c <xTaskCreateStatic+0x2c>
	__asm volatile
 8003304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003308:	f383 8811 	msr	BASEPRI, r3
 800330c:	f3bf 8f6f 	isb	sy
 8003310:	f3bf 8f4f 	dsb	sy
 8003314:	623b      	str	r3, [r7, #32]
}
 8003316:	bf00      	nop
 8003318:	bf00      	nop
 800331a:	e7fd      	b.n	8003318 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800331c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10b      	bne.n	800333a <xTaskCreateStatic+0x4a>
	__asm volatile
 8003322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003326:	f383 8811 	msr	BASEPRI, r3
 800332a:	f3bf 8f6f 	isb	sy
 800332e:	f3bf 8f4f 	dsb	sy
 8003332:	61fb      	str	r3, [r7, #28]
}
 8003334:	bf00      	nop
 8003336:	bf00      	nop
 8003338:	e7fd      	b.n	8003336 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800333a:	2354      	movs	r3, #84	@ 0x54
 800333c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	2b54      	cmp	r3, #84	@ 0x54
 8003342:	d00b      	beq.n	800335c <xTaskCreateStatic+0x6c>
	__asm volatile
 8003344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003348:	f383 8811 	msr	BASEPRI, r3
 800334c:	f3bf 8f6f 	isb	sy
 8003350:	f3bf 8f4f 	dsb	sy
 8003354:	61bb      	str	r3, [r7, #24]
}
 8003356:	bf00      	nop
 8003358:	bf00      	nop
 800335a:	e7fd      	b.n	8003358 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800335c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800335e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003360:	2b00      	cmp	r3, #0
 8003362:	d01e      	beq.n	80033a2 <xTaskCreateStatic+0xb2>
 8003364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003366:	2b00      	cmp	r3, #0
 8003368:	d01b      	beq.n	80033a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800336a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800336c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800336e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003370:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003372:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003376:	2202      	movs	r2, #2
 8003378:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800337c:	2300      	movs	r3, #0
 800337e:	9303      	str	r3, [sp, #12]
 8003380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003382:	9302      	str	r3, [sp, #8]
 8003384:	f107 0314 	add.w	r3, r7, #20
 8003388:	9301      	str	r3, [sp, #4]
 800338a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800338c:	9300      	str	r3, [sp, #0]
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	68b9      	ldr	r1, [r7, #8]
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f000 f850 	bl	800343a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800339a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800339c:	f000 f8d6 	bl	800354c <prvAddNewTaskToReadyList>
 80033a0:	e001      	b.n	80033a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80033a2:	2300      	movs	r3, #0
 80033a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80033a6:	697b      	ldr	r3, [r7, #20]
	}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3728      	adds	r7, #40	@ 0x28
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b08c      	sub	sp, #48	@ 0x30
 80033b4:	af04      	add	r7, sp, #16
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	603b      	str	r3, [r7, #0]
 80033bc:	4613      	mov	r3, r2
 80033be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80033c0:	88fb      	ldrh	r3, [r7, #6]
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4618      	mov	r0, r3
 80033c6:	f000 ff37 	bl	8004238 <pvPortMalloc>
 80033ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00e      	beq.n	80033f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80033d2:	2054      	movs	r0, #84	@ 0x54
 80033d4:	f000 ff30 	bl	8004238 <pvPortMalloc>
 80033d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d003      	beq.n	80033e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80033e6:	e005      	b.n	80033f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80033e8:	6978      	ldr	r0, [r7, #20]
 80033ea:	f000 fff3 	bl	80043d4 <vPortFree>
 80033ee:	e001      	b.n	80033f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80033f0:	2300      	movs	r3, #0
 80033f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d017      	beq.n	800342a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003402:	88fa      	ldrh	r2, [r7, #6]
 8003404:	2300      	movs	r3, #0
 8003406:	9303      	str	r3, [sp, #12]
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	9302      	str	r3, [sp, #8]
 800340c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800340e:	9301      	str	r3, [sp, #4]
 8003410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	68b9      	ldr	r1, [r7, #8]
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f000 f80e 	bl	800343a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800341e:	69f8      	ldr	r0, [r7, #28]
 8003420:	f000 f894 	bl	800354c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003424:	2301      	movs	r3, #1
 8003426:	61bb      	str	r3, [r7, #24]
 8003428:	e002      	b.n	8003430 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800342a:	f04f 33ff 	mov.w	r3, #4294967295
 800342e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003430:	69bb      	ldr	r3, [r7, #24]
	}
 8003432:	4618      	mov	r0, r3
 8003434:	3720      	adds	r7, #32
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b088      	sub	sp, #32
 800343e:	af00      	add	r7, sp, #0
 8003440:	60f8      	str	r0, [r7, #12]
 8003442:	60b9      	str	r1, [r7, #8]
 8003444:	607a      	str	r2, [r7, #4]
 8003446:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800344a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003452:	3b01      	subs	r3, #1
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	4413      	add	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	f023 0307 	bic.w	r3, r3, #7
 8003460:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	f003 0307 	and.w	r3, r3, #7
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00b      	beq.n	8003484 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800346c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003470:	f383 8811 	msr	BASEPRI, r3
 8003474:	f3bf 8f6f 	isb	sy
 8003478:	f3bf 8f4f 	dsb	sy
 800347c:	617b      	str	r3, [r7, #20]
}
 800347e:	bf00      	nop
 8003480:	bf00      	nop
 8003482:	e7fd      	b.n	8003480 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d01f      	beq.n	80034ca <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800348a:	2300      	movs	r3, #0
 800348c:	61fb      	str	r3, [r7, #28]
 800348e:	e012      	b.n	80034b6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003490:	68ba      	ldr	r2, [r7, #8]
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	4413      	add	r3, r2
 8003496:	7819      	ldrb	r1, [r3, #0]
 8003498:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	4413      	add	r3, r2
 800349e:	3334      	adds	r3, #52	@ 0x34
 80034a0:	460a      	mov	r2, r1
 80034a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	4413      	add	r3, r2
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d006      	beq.n	80034be <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	3301      	adds	r3, #1
 80034b4:	61fb      	str	r3, [r7, #28]
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	2b0f      	cmp	r3, #15
 80034ba:	d9e9      	bls.n	8003490 <prvInitialiseNewTask+0x56>
 80034bc:	e000      	b.n	80034c0 <prvInitialiseNewTask+0x86>
			{
				break;
 80034be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80034c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034c8:	e003      	b.n	80034d2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80034ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80034d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034d4:	2b06      	cmp	r3, #6
 80034d6:	d901      	bls.n	80034dc <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80034d8:	2306      	movs	r3, #6
 80034da:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80034dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034e0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80034e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034e6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80034e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ea:	2200      	movs	r2, #0
 80034ec:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80034ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f0:	3304      	adds	r3, #4
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff fda3 	bl	800303e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80034f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034fa:	3318      	adds	r3, #24
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff fd9e 	bl	800303e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003504:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003506:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800350a:	f1c3 0207 	rsb	r2, r3, #7
 800350e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003510:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003514:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003516:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800351a:	2200      	movs	r2, #0
 800351c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800351e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003520:	2200      	movs	r2, #0
 8003522:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	68f9      	ldr	r1, [r7, #12]
 800352a:	69b8      	ldr	r0, [r7, #24]
 800352c:	f000 fc72 	bl	8003e14 <pxPortInitialiseStack>
 8003530:	4602      	mov	r2, r0
 8003532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003534:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003538:	2b00      	cmp	r3, #0
 800353a:	d002      	beq.n	8003542 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800353c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800353e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003540:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003542:	bf00      	nop
 8003544:	3720      	adds	r7, #32
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
	...

0800354c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003554:	f000 fd90 	bl	8004078 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003558:	4b2a      	ldr	r3, [pc, #168]	@ (8003604 <prvAddNewTaskToReadyList+0xb8>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	3301      	adds	r3, #1
 800355e:	4a29      	ldr	r2, [pc, #164]	@ (8003604 <prvAddNewTaskToReadyList+0xb8>)
 8003560:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003562:	4b29      	ldr	r3, [pc, #164]	@ (8003608 <prvAddNewTaskToReadyList+0xbc>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d109      	bne.n	800357e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800356a:	4a27      	ldr	r2, [pc, #156]	@ (8003608 <prvAddNewTaskToReadyList+0xbc>)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003570:	4b24      	ldr	r3, [pc, #144]	@ (8003604 <prvAddNewTaskToReadyList+0xb8>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d110      	bne.n	800359a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003578:	f000 fb28 	bl	8003bcc <prvInitialiseTaskLists>
 800357c:	e00d      	b.n	800359a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800357e:	4b23      	ldr	r3, [pc, #140]	@ (800360c <prvAddNewTaskToReadyList+0xc0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d109      	bne.n	800359a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003586:	4b20      	ldr	r3, [pc, #128]	@ (8003608 <prvAddNewTaskToReadyList+0xbc>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003590:	429a      	cmp	r2, r3
 8003592:	d802      	bhi.n	800359a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003594:	4a1c      	ldr	r2, [pc, #112]	@ (8003608 <prvAddNewTaskToReadyList+0xbc>)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800359a:	4b1d      	ldr	r3, [pc, #116]	@ (8003610 <prvAddNewTaskToReadyList+0xc4>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	3301      	adds	r3, #1
 80035a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003610 <prvAddNewTaskToReadyList+0xc4>)
 80035a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a8:	2201      	movs	r2, #1
 80035aa:	409a      	lsls	r2, r3
 80035ac:	4b19      	ldr	r3, [pc, #100]	@ (8003614 <prvAddNewTaskToReadyList+0xc8>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	4a18      	ldr	r2, [pc, #96]	@ (8003614 <prvAddNewTaskToReadyList+0xc8>)
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035ba:	4613      	mov	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	4413      	add	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4a15      	ldr	r2, [pc, #84]	@ (8003618 <prvAddNewTaskToReadyList+0xcc>)
 80035c4:	441a      	add	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	3304      	adds	r3, #4
 80035ca:	4619      	mov	r1, r3
 80035cc:	4610      	mov	r0, r2
 80035ce:	f7ff fd43 	bl	8003058 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80035d2:	f000 fd83 	bl	80040dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80035d6:	4b0d      	ldr	r3, [pc, #52]	@ (800360c <prvAddNewTaskToReadyList+0xc0>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00e      	beq.n	80035fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80035de:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <prvAddNewTaskToReadyList+0xbc>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d207      	bcs.n	80035fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80035ec:	4b0b      	ldr	r3, [pc, #44]	@ (800361c <prvAddNewTaskToReadyList+0xd0>)
 80035ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035f2:	601a      	str	r2, [r3, #0]
 80035f4:	f3bf 8f4f 	dsb	sy
 80035f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035fc:	bf00      	nop
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	20000570 	.word	0x20000570
 8003608:	20000470 	.word	0x20000470
 800360c:	2000057c 	.word	0x2000057c
 8003610:	2000058c 	.word	0x2000058c
 8003614:	20000578 	.word	0x20000578
 8003618:	20000474 	.word	0x20000474
 800361c:	e000ed04 	.word	0xe000ed04

08003620 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003628:	2300      	movs	r3, #0
 800362a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d018      	beq.n	8003664 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003632:	4b14      	ldr	r3, [pc, #80]	@ (8003684 <vTaskDelay+0x64>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00b      	beq.n	8003652 <vTaskDelay+0x32>
	__asm volatile
 800363a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800363e:	f383 8811 	msr	BASEPRI, r3
 8003642:	f3bf 8f6f 	isb	sy
 8003646:	f3bf 8f4f 	dsb	sy
 800364a:	60bb      	str	r3, [r7, #8]
}
 800364c:	bf00      	nop
 800364e:	bf00      	nop
 8003650:	e7fd      	b.n	800364e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003652:	f000 f87d 	bl	8003750 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003656:	2100      	movs	r1, #0
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 fb75 	bl	8003d48 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800365e:	f000 f885 	bl	800376c <xTaskResumeAll>
 8003662:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d107      	bne.n	800367a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800366a:	4b07      	ldr	r3, [pc, #28]	@ (8003688 <vTaskDelay+0x68>)
 800366c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003670:	601a      	str	r2, [r3, #0]
 8003672:	f3bf 8f4f 	dsb	sy
 8003676:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800367a:	bf00      	nop
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20000598 	.word	0x20000598
 8003688:	e000ed04 	.word	0xe000ed04

0800368c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08a      	sub	sp, #40	@ 0x28
 8003690:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003692:	2300      	movs	r3, #0
 8003694:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003696:	2300      	movs	r3, #0
 8003698:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800369a:	463a      	mov	r2, r7
 800369c:	1d39      	adds	r1, r7, #4
 800369e:	f107 0308 	add.w	r3, r7, #8
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7fd f83a 	bl	800071c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80036a8:	6839      	ldr	r1, [r7, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	9202      	str	r2, [sp, #8]
 80036b0:	9301      	str	r3, [sp, #4]
 80036b2:	2300      	movs	r3, #0
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	2300      	movs	r3, #0
 80036b8:	460a      	mov	r2, r1
 80036ba:	491f      	ldr	r1, [pc, #124]	@ (8003738 <vTaskStartScheduler+0xac>)
 80036bc:	481f      	ldr	r0, [pc, #124]	@ (800373c <vTaskStartScheduler+0xb0>)
 80036be:	f7ff fe17 	bl	80032f0 <xTaskCreateStatic>
 80036c2:	4603      	mov	r3, r0
 80036c4:	4a1e      	ldr	r2, [pc, #120]	@ (8003740 <vTaskStartScheduler+0xb4>)
 80036c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003740 <vTaskStartScheduler+0xb4>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036d0:	2301      	movs	r3, #1
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	e001      	b.n	80036da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036d6:	2300      	movs	r3, #0
 80036d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d116      	bne.n	800370e <vTaskStartScheduler+0x82>
	__asm volatile
 80036e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036e4:	f383 8811 	msr	BASEPRI, r3
 80036e8:	f3bf 8f6f 	isb	sy
 80036ec:	f3bf 8f4f 	dsb	sy
 80036f0:	613b      	str	r3, [r7, #16]
}
 80036f2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80036f4:	4b13      	ldr	r3, [pc, #76]	@ (8003744 <vTaskStartScheduler+0xb8>)
 80036f6:	f04f 32ff 	mov.w	r2, #4294967295
 80036fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80036fc:	4b12      	ldr	r3, [pc, #72]	@ (8003748 <vTaskStartScheduler+0xbc>)
 80036fe:	2201      	movs	r2, #1
 8003700:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003702:	4b12      	ldr	r3, [pc, #72]	@ (800374c <vTaskStartScheduler+0xc0>)
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003708:	f000 fc12 	bl	8003f30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800370c:	e00f      	b.n	800372e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003714:	d10b      	bne.n	800372e <vTaskStartScheduler+0xa2>
	__asm volatile
 8003716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800371a:	f383 8811 	msr	BASEPRI, r3
 800371e:	f3bf 8f6f 	isb	sy
 8003722:	f3bf 8f4f 	dsb	sy
 8003726:	60fb      	str	r3, [r7, #12]
}
 8003728:	bf00      	nop
 800372a:	bf00      	nop
 800372c:	e7fd      	b.n	800372a <vTaskStartScheduler+0x9e>
}
 800372e:	bf00      	nop
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	08005004 	.word	0x08005004
 800373c:	08003b9d 	.word	0x08003b9d
 8003740:	20000594 	.word	0x20000594
 8003744:	20000590 	.word	0x20000590
 8003748:	2000057c 	.word	0x2000057c
 800374c:	20000574 	.word	0x20000574

08003750 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003754:	4b04      	ldr	r3, [pc, #16]	@ (8003768 <vTaskSuspendAll+0x18>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	3301      	adds	r3, #1
 800375a:	4a03      	ldr	r2, [pc, #12]	@ (8003768 <vTaskSuspendAll+0x18>)
 800375c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800375e:	bf00      	nop
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr
 8003768:	20000598 	.word	0x20000598

0800376c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003776:	2300      	movs	r3, #0
 8003778:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800377a:	4b42      	ldr	r3, [pc, #264]	@ (8003884 <xTaskResumeAll+0x118>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10b      	bne.n	800379a <xTaskResumeAll+0x2e>
	__asm volatile
 8003782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003786:	f383 8811 	msr	BASEPRI, r3
 800378a:	f3bf 8f6f 	isb	sy
 800378e:	f3bf 8f4f 	dsb	sy
 8003792:	603b      	str	r3, [r7, #0]
}
 8003794:	bf00      	nop
 8003796:	bf00      	nop
 8003798:	e7fd      	b.n	8003796 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800379a:	f000 fc6d 	bl	8004078 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800379e:	4b39      	ldr	r3, [pc, #228]	@ (8003884 <xTaskResumeAll+0x118>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	3b01      	subs	r3, #1
 80037a4:	4a37      	ldr	r2, [pc, #220]	@ (8003884 <xTaskResumeAll+0x118>)
 80037a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037a8:	4b36      	ldr	r3, [pc, #216]	@ (8003884 <xTaskResumeAll+0x118>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d161      	bne.n	8003874 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80037b0:	4b35      	ldr	r3, [pc, #212]	@ (8003888 <xTaskResumeAll+0x11c>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d05d      	beq.n	8003874 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037b8:	e02e      	b.n	8003818 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037ba:	4b34      	ldr	r3, [pc, #208]	@ (800388c <xTaskResumeAll+0x120>)
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	3318      	adds	r3, #24
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7ff fca3 	bl	8003112 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	3304      	adds	r3, #4
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7ff fc9e 	bl	8003112 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037da:	2201      	movs	r2, #1
 80037dc:	409a      	lsls	r2, r3
 80037de:	4b2c      	ldr	r3, [pc, #176]	@ (8003890 <xTaskResumeAll+0x124>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	4a2a      	ldr	r2, [pc, #168]	@ (8003890 <xTaskResumeAll+0x124>)
 80037e6:	6013      	str	r3, [r2, #0]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037ec:	4613      	mov	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	4413      	add	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	4a27      	ldr	r2, [pc, #156]	@ (8003894 <xTaskResumeAll+0x128>)
 80037f6:	441a      	add	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	3304      	adds	r3, #4
 80037fc:	4619      	mov	r1, r3
 80037fe:	4610      	mov	r0, r2
 8003800:	f7ff fc2a 	bl	8003058 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003808:	4b23      	ldr	r3, [pc, #140]	@ (8003898 <xTaskResumeAll+0x12c>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800380e:	429a      	cmp	r2, r3
 8003810:	d302      	bcc.n	8003818 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003812:	4b22      	ldr	r3, [pc, #136]	@ (800389c <xTaskResumeAll+0x130>)
 8003814:	2201      	movs	r2, #1
 8003816:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003818:	4b1c      	ldr	r3, [pc, #112]	@ (800388c <xTaskResumeAll+0x120>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1cc      	bne.n	80037ba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003826:	f000 fa6f 	bl	8003d08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800382a:	4b1d      	ldr	r3, [pc, #116]	@ (80038a0 <xTaskResumeAll+0x134>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d010      	beq.n	8003858 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003836:	f000 f837 	bl	80038a8 <xTaskIncrementTick>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d002      	beq.n	8003846 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003840:	4b16      	ldr	r3, [pc, #88]	@ (800389c <xTaskResumeAll+0x130>)
 8003842:	2201      	movs	r2, #1
 8003844:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3b01      	subs	r3, #1
 800384a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1f1      	bne.n	8003836 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003852:	4b13      	ldr	r3, [pc, #76]	@ (80038a0 <xTaskResumeAll+0x134>)
 8003854:	2200      	movs	r2, #0
 8003856:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003858:	4b10      	ldr	r3, [pc, #64]	@ (800389c <xTaskResumeAll+0x130>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d009      	beq.n	8003874 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003860:	2301      	movs	r3, #1
 8003862:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003864:	4b0f      	ldr	r3, [pc, #60]	@ (80038a4 <xTaskResumeAll+0x138>)
 8003866:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800386a:	601a      	str	r2, [r3, #0]
 800386c:	f3bf 8f4f 	dsb	sy
 8003870:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003874:	f000 fc32 	bl	80040dc <vPortExitCritical>

	return xAlreadyYielded;
 8003878:	68bb      	ldr	r3, [r7, #8]
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	20000598 	.word	0x20000598
 8003888:	20000570 	.word	0x20000570
 800388c:	20000530 	.word	0x20000530
 8003890:	20000578 	.word	0x20000578
 8003894:	20000474 	.word	0x20000474
 8003898:	20000470 	.word	0x20000470
 800389c:	20000584 	.word	0x20000584
 80038a0:	20000580 	.word	0x20000580
 80038a4:	e000ed04 	.word	0xe000ed04

080038a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038ae:	2300      	movs	r3, #0
 80038b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038b2:	4b4f      	ldr	r3, [pc, #316]	@ (80039f0 <xTaskIncrementTick+0x148>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f040 808f 	bne.w	80039da <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038bc:	4b4d      	ldr	r3, [pc, #308]	@ (80039f4 <xTaskIncrementTick+0x14c>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	3301      	adds	r3, #1
 80038c2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038c4:	4a4b      	ldr	r2, [pc, #300]	@ (80039f4 <xTaskIncrementTick+0x14c>)
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d121      	bne.n	8003914 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80038d0:	4b49      	ldr	r3, [pc, #292]	@ (80039f8 <xTaskIncrementTick+0x150>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00b      	beq.n	80038f2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80038da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038de:	f383 8811 	msr	BASEPRI, r3
 80038e2:	f3bf 8f6f 	isb	sy
 80038e6:	f3bf 8f4f 	dsb	sy
 80038ea:	603b      	str	r3, [r7, #0]
}
 80038ec:	bf00      	nop
 80038ee:	bf00      	nop
 80038f0:	e7fd      	b.n	80038ee <xTaskIncrementTick+0x46>
 80038f2:	4b41      	ldr	r3, [pc, #260]	@ (80039f8 <xTaskIncrementTick+0x150>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	60fb      	str	r3, [r7, #12]
 80038f8:	4b40      	ldr	r3, [pc, #256]	@ (80039fc <xTaskIncrementTick+0x154>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a3e      	ldr	r2, [pc, #248]	@ (80039f8 <xTaskIncrementTick+0x150>)
 80038fe:	6013      	str	r3, [r2, #0]
 8003900:	4a3e      	ldr	r2, [pc, #248]	@ (80039fc <xTaskIncrementTick+0x154>)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6013      	str	r3, [r2, #0]
 8003906:	4b3e      	ldr	r3, [pc, #248]	@ (8003a00 <xTaskIncrementTick+0x158>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	3301      	adds	r3, #1
 800390c:	4a3c      	ldr	r2, [pc, #240]	@ (8003a00 <xTaskIncrementTick+0x158>)
 800390e:	6013      	str	r3, [r2, #0]
 8003910:	f000 f9fa 	bl	8003d08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003914:	4b3b      	ldr	r3, [pc, #236]	@ (8003a04 <xTaskIncrementTick+0x15c>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	429a      	cmp	r2, r3
 800391c:	d348      	bcc.n	80039b0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800391e:	4b36      	ldr	r3, [pc, #216]	@ (80039f8 <xTaskIncrementTick+0x150>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d104      	bne.n	8003932 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003928:	4b36      	ldr	r3, [pc, #216]	@ (8003a04 <xTaskIncrementTick+0x15c>)
 800392a:	f04f 32ff 	mov.w	r2, #4294967295
 800392e:	601a      	str	r2, [r3, #0]
					break;
 8003930:	e03e      	b.n	80039b0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003932:	4b31      	ldr	r3, [pc, #196]	@ (80039f8 <xTaskIncrementTick+0x150>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	429a      	cmp	r2, r3
 8003948:	d203      	bcs.n	8003952 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800394a:	4a2e      	ldr	r2, [pc, #184]	@ (8003a04 <xTaskIncrementTick+0x15c>)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003950:	e02e      	b.n	80039b0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	3304      	adds	r3, #4
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff fbdb 	bl	8003112 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003960:	2b00      	cmp	r3, #0
 8003962:	d004      	beq.n	800396e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	3318      	adds	r3, #24
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff fbd2 	bl	8003112 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003972:	2201      	movs	r2, #1
 8003974:	409a      	lsls	r2, r3
 8003976:	4b24      	ldr	r3, [pc, #144]	@ (8003a08 <xTaskIncrementTick+0x160>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4313      	orrs	r3, r2
 800397c:	4a22      	ldr	r2, [pc, #136]	@ (8003a08 <xTaskIncrementTick+0x160>)
 800397e:	6013      	str	r3, [r2, #0]
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003984:	4613      	mov	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	4413      	add	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	4a1f      	ldr	r2, [pc, #124]	@ (8003a0c <xTaskIncrementTick+0x164>)
 800398e:	441a      	add	r2, r3
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	3304      	adds	r3, #4
 8003994:	4619      	mov	r1, r3
 8003996:	4610      	mov	r0, r2
 8003998:	f7ff fb5e 	bl	8003058 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a10 <xTaskIncrementTick+0x168>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d3b9      	bcc.n	800391e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80039aa:	2301      	movs	r3, #1
 80039ac:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039ae:	e7b6      	b.n	800391e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039b0:	4b17      	ldr	r3, [pc, #92]	@ (8003a10 <xTaskIncrementTick+0x168>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039b6:	4915      	ldr	r1, [pc, #84]	@ (8003a0c <xTaskIncrementTick+0x164>)
 80039b8:	4613      	mov	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4413      	add	r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d901      	bls.n	80039cc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80039c8:	2301      	movs	r3, #1
 80039ca:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80039cc:	4b11      	ldr	r3, [pc, #68]	@ (8003a14 <xTaskIncrementTick+0x16c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d007      	beq.n	80039e4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80039d4:	2301      	movs	r3, #1
 80039d6:	617b      	str	r3, [r7, #20]
 80039d8:	e004      	b.n	80039e4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80039da:	4b0f      	ldr	r3, [pc, #60]	@ (8003a18 <xTaskIncrementTick+0x170>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	3301      	adds	r3, #1
 80039e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003a18 <xTaskIncrementTick+0x170>)
 80039e2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80039e4:	697b      	ldr	r3, [r7, #20]
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20000598 	.word	0x20000598
 80039f4:	20000574 	.word	0x20000574
 80039f8:	20000528 	.word	0x20000528
 80039fc:	2000052c 	.word	0x2000052c
 8003a00:	20000588 	.word	0x20000588
 8003a04:	20000590 	.word	0x20000590
 8003a08:	20000578 	.word	0x20000578
 8003a0c:	20000474 	.word	0x20000474
 8003a10:	20000470 	.word	0x20000470
 8003a14:	20000584 	.word	0x20000584
 8003a18:	20000580 	.word	0x20000580

08003a1c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a22:	4b27      	ldr	r3, [pc, #156]	@ (8003ac0 <vTaskSwitchContext+0xa4>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a2a:	4b26      	ldr	r3, [pc, #152]	@ (8003ac4 <vTaskSwitchContext+0xa8>)
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a30:	e040      	b.n	8003ab4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003a32:	4b24      	ldr	r3, [pc, #144]	@ (8003ac4 <vTaskSwitchContext+0xa8>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a38:	4b23      	ldr	r3, [pc, #140]	@ (8003ac8 <vTaskSwitchContext+0xac>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	fab3 f383 	clz	r3, r3
 8003a44:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003a46:	7afb      	ldrb	r3, [r7, #11]
 8003a48:	f1c3 031f 	rsb	r3, r3, #31
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	491f      	ldr	r1, [pc, #124]	@ (8003acc <vTaskSwitchContext+0xb0>)
 8003a50:	697a      	ldr	r2, [r7, #20]
 8003a52:	4613      	mov	r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	4413      	add	r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	440b      	add	r3, r1
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10b      	bne.n	8003a7a <vTaskSwitchContext+0x5e>
	__asm volatile
 8003a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a66:	f383 8811 	msr	BASEPRI, r3
 8003a6a:	f3bf 8f6f 	isb	sy
 8003a6e:	f3bf 8f4f 	dsb	sy
 8003a72:	607b      	str	r3, [r7, #4]
}
 8003a74:	bf00      	nop
 8003a76:	bf00      	nop
 8003a78:	e7fd      	b.n	8003a76 <vTaskSwitchContext+0x5a>
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4a11      	ldr	r2, [pc, #68]	@ (8003acc <vTaskSwitchContext+0xb0>)
 8003a86:	4413      	add	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	685a      	ldr	r2, [r3, #4]
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	605a      	str	r2, [r3, #4]
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	685a      	ldr	r2, [r3, #4]
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	3308      	adds	r3, #8
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d104      	bne.n	8003aaa <vTaskSwitchContext+0x8e>
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	685a      	ldr	r2, [r3, #4]
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	605a      	str	r2, [r3, #4]
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	4a07      	ldr	r2, [pc, #28]	@ (8003ad0 <vTaskSwitchContext+0xb4>)
 8003ab2:	6013      	str	r3, [r2, #0]
}
 8003ab4:	bf00      	nop
 8003ab6:	371c      	adds	r7, #28
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr
 8003ac0:	20000598 	.word	0x20000598
 8003ac4:	20000584 	.word	0x20000584
 8003ac8:	20000578 	.word	0x20000578
 8003acc:	20000474 	.word	0x20000474
 8003ad0:	20000470 	.word	0x20000470

08003ad4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10b      	bne.n	8003b02 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aee:	f383 8811 	msr	BASEPRI, r3
 8003af2:	f3bf 8f6f 	isb	sy
 8003af6:	f3bf 8f4f 	dsb	sy
 8003afa:	60fb      	str	r3, [r7, #12]
}
 8003afc:	bf00      	nop
 8003afe:	bf00      	nop
 8003b00:	e7fd      	b.n	8003afe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	3318      	adds	r3, #24
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7ff fb03 	bl	8003112 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003b84 <xTaskRemoveFromEventList+0xb0>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d11c      	bne.n	8003b4e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	3304      	adds	r3, #4
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7ff fafa 	bl	8003112 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b22:	2201      	movs	r2, #1
 8003b24:	409a      	lsls	r2, r3
 8003b26:	4b18      	ldr	r3, [pc, #96]	@ (8003b88 <xTaskRemoveFromEventList+0xb4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	4a16      	ldr	r2, [pc, #88]	@ (8003b88 <xTaskRemoveFromEventList+0xb4>)
 8003b2e:	6013      	str	r3, [r2, #0]
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b34:	4613      	mov	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	4413      	add	r3, r2
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4a13      	ldr	r2, [pc, #76]	@ (8003b8c <xTaskRemoveFromEventList+0xb8>)
 8003b3e:	441a      	add	r2, r3
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	3304      	adds	r3, #4
 8003b44:	4619      	mov	r1, r3
 8003b46:	4610      	mov	r0, r2
 8003b48:	f7ff fa86 	bl	8003058 <vListInsertEnd>
 8003b4c:	e005      	b.n	8003b5a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	3318      	adds	r3, #24
 8003b52:	4619      	mov	r1, r3
 8003b54:	480e      	ldr	r0, [pc, #56]	@ (8003b90 <xTaskRemoveFromEventList+0xbc>)
 8003b56:	f7ff fa7f 	bl	8003058 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b94 <xTaskRemoveFromEventList+0xc0>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d905      	bls.n	8003b74 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b98 <xTaskRemoveFromEventList+0xc4>)
 8003b6e:	2201      	movs	r2, #1
 8003b70:	601a      	str	r2, [r3, #0]
 8003b72:	e001      	b.n	8003b78 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003b74:	2300      	movs	r3, #0
 8003b76:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003b78:	697b      	ldr	r3, [r7, #20]
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	20000598 	.word	0x20000598
 8003b88:	20000578 	.word	0x20000578
 8003b8c:	20000474 	.word	0x20000474
 8003b90:	20000530 	.word	0x20000530
 8003b94:	20000470 	.word	0x20000470
 8003b98:	20000584 	.word	0x20000584

08003b9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003ba4:	f000 f852 	bl	8003c4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ba8:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <prvIdleTask+0x28>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d9f9      	bls.n	8003ba4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003bb0:	4b05      	ldr	r3, [pc, #20]	@ (8003bc8 <prvIdleTask+0x2c>)
 8003bb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bb6:	601a      	str	r2, [r3, #0]
 8003bb8:	f3bf 8f4f 	dsb	sy
 8003bbc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003bc0:	e7f0      	b.n	8003ba4 <prvIdleTask+0x8>
 8003bc2:	bf00      	nop
 8003bc4:	20000474 	.word	0x20000474
 8003bc8:	e000ed04 	.word	0xe000ed04

08003bcc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	607b      	str	r3, [r7, #4]
 8003bd6:	e00c      	b.n	8003bf2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4a12      	ldr	r2, [pc, #72]	@ (8003c2c <prvInitialiseTaskLists+0x60>)
 8003be4:	4413      	add	r3, r2
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7ff fa09 	bl	8002ffe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	3301      	adds	r3, #1
 8003bf0:	607b      	str	r3, [r7, #4]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2b06      	cmp	r3, #6
 8003bf6:	d9ef      	bls.n	8003bd8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003bf8:	480d      	ldr	r0, [pc, #52]	@ (8003c30 <prvInitialiseTaskLists+0x64>)
 8003bfa:	f7ff fa00 	bl	8002ffe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003bfe:	480d      	ldr	r0, [pc, #52]	@ (8003c34 <prvInitialiseTaskLists+0x68>)
 8003c00:	f7ff f9fd 	bl	8002ffe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003c04:	480c      	ldr	r0, [pc, #48]	@ (8003c38 <prvInitialiseTaskLists+0x6c>)
 8003c06:	f7ff f9fa 	bl	8002ffe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003c0a:	480c      	ldr	r0, [pc, #48]	@ (8003c3c <prvInitialiseTaskLists+0x70>)
 8003c0c:	f7ff f9f7 	bl	8002ffe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003c10:	480b      	ldr	r0, [pc, #44]	@ (8003c40 <prvInitialiseTaskLists+0x74>)
 8003c12:	f7ff f9f4 	bl	8002ffe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003c16:	4b0b      	ldr	r3, [pc, #44]	@ (8003c44 <prvInitialiseTaskLists+0x78>)
 8003c18:	4a05      	ldr	r2, [pc, #20]	@ (8003c30 <prvInitialiseTaskLists+0x64>)
 8003c1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c48 <prvInitialiseTaskLists+0x7c>)
 8003c1e:	4a05      	ldr	r2, [pc, #20]	@ (8003c34 <prvInitialiseTaskLists+0x68>)
 8003c20:	601a      	str	r2, [r3, #0]
}
 8003c22:	bf00      	nop
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	20000474 	.word	0x20000474
 8003c30:	20000500 	.word	0x20000500
 8003c34:	20000514 	.word	0x20000514
 8003c38:	20000530 	.word	0x20000530
 8003c3c:	20000544 	.word	0x20000544
 8003c40:	2000055c 	.word	0x2000055c
 8003c44:	20000528 	.word	0x20000528
 8003c48:	2000052c 	.word	0x2000052c

08003c4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c52:	e019      	b.n	8003c88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003c54:	f000 fa10 	bl	8004078 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c58:	4b10      	ldr	r3, [pc, #64]	@ (8003c9c <prvCheckTasksWaitingTermination+0x50>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	3304      	adds	r3, #4
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7ff fa54 	bl	8003112 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca0 <prvCheckTasksWaitingTermination+0x54>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	4a0b      	ldr	r2, [pc, #44]	@ (8003ca0 <prvCheckTasksWaitingTermination+0x54>)
 8003c72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003c74:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca4 <prvCheckTasksWaitingTermination+0x58>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca4 <prvCheckTasksWaitingTermination+0x58>)
 8003c7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003c7e:	f000 fa2d 	bl	80040dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 f810 	bl	8003ca8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c88:	4b06      	ldr	r3, [pc, #24]	@ (8003ca4 <prvCheckTasksWaitingTermination+0x58>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1e1      	bne.n	8003c54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003c90:	bf00      	nop
 8003c92:	bf00      	nop
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	20000544 	.word	0x20000544
 8003ca0:	20000570 	.word	0x20000570
 8003ca4:	20000558 	.word	0x20000558

08003ca8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d108      	bne.n	8003ccc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f000 fb88 	bl	80043d4 <vPortFree>
				vPortFree( pxTCB );
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f000 fb85 	bl	80043d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003cca:	e019      	b.n	8003d00 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d103      	bne.n	8003cde <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 fb7c 	bl	80043d4 <vPortFree>
	}
 8003cdc:	e010      	b.n	8003d00 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d00b      	beq.n	8003d00 <prvDeleteTCB+0x58>
	__asm volatile
 8003ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cec:	f383 8811 	msr	BASEPRI, r3
 8003cf0:	f3bf 8f6f 	isb	sy
 8003cf4:	f3bf 8f4f 	dsb	sy
 8003cf8:	60fb      	str	r3, [r7, #12]
}
 8003cfa:	bf00      	nop
 8003cfc:	bf00      	nop
 8003cfe:	e7fd      	b.n	8003cfc <prvDeleteTCB+0x54>
	}
 8003d00:	bf00      	nop
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003d40 <prvResetNextTaskUnblockTime+0x38>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d104      	bne.n	8003d22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003d18:	4b0a      	ldr	r3, [pc, #40]	@ (8003d44 <prvResetNextTaskUnblockTime+0x3c>)
 8003d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003d20:	e008      	b.n	8003d34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d22:	4b07      	ldr	r3, [pc, #28]	@ (8003d40 <prvResetNextTaskUnblockTime+0x38>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	4a04      	ldr	r2, [pc, #16]	@ (8003d44 <prvResetNextTaskUnblockTime+0x3c>)
 8003d32:	6013      	str	r3, [r2, #0]
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	20000528 	.word	0x20000528
 8003d44:	20000590 	.word	0x20000590

08003d48 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003d52:	4b29      	ldr	r3, [pc, #164]	@ (8003df8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d58:	4b28      	ldr	r3, [pc, #160]	@ (8003dfc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	3304      	adds	r3, #4
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff f9d7 	bl	8003112 <uxListRemove>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10b      	bne.n	8003d82 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003d6a:	4b24      	ldr	r3, [pc, #144]	@ (8003dfc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d70:	2201      	movs	r2, #1
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	43da      	mvns	r2, r3
 8003d78:	4b21      	ldr	r3, [pc, #132]	@ (8003e00 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	4a20      	ldr	r2, [pc, #128]	@ (8003e00 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003d80:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d88:	d10a      	bne.n	8003da0 <prvAddCurrentTaskToDelayedList+0x58>
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d007      	beq.n	8003da0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d90:	4b1a      	ldr	r3, [pc, #104]	@ (8003dfc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3304      	adds	r3, #4
 8003d96:	4619      	mov	r1, r3
 8003d98:	481a      	ldr	r0, [pc, #104]	@ (8003e04 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003d9a:	f7ff f95d 	bl	8003058 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003d9e:	e026      	b.n	8003dee <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4413      	add	r3, r2
 8003da6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003da8:	4b14      	ldr	r3, [pc, #80]	@ (8003dfc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d209      	bcs.n	8003dcc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003db8:	4b13      	ldr	r3, [pc, #76]	@ (8003e08 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8003dfc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	4610      	mov	r0, r2
 8003dc6:	f7ff f96b 	bl	80030a0 <vListInsert>
}
 8003dca:	e010      	b.n	8003dee <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8003e0c <prvAddCurrentTaskToDelayedList+0xc4>)
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dfc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	4610      	mov	r0, r2
 8003dda:	f7ff f961 	bl	80030a0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003dde:	4b0c      	ldr	r3, [pc, #48]	@ (8003e10 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68ba      	ldr	r2, [r7, #8]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d202      	bcs.n	8003dee <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003de8:	4a09      	ldr	r2, [pc, #36]	@ (8003e10 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	6013      	str	r3, [r2, #0]
}
 8003dee:	bf00      	nop
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	20000574 	.word	0x20000574
 8003dfc:	20000470 	.word	0x20000470
 8003e00:	20000578 	.word	0x20000578
 8003e04:	2000055c 	.word	0x2000055c
 8003e08:	2000052c 	.word	0x2000052c
 8003e0c:	20000528 	.word	0x20000528
 8003e10:	20000590 	.word	0x20000590

08003e14 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	3b04      	subs	r3, #4
 8003e24:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	3b04      	subs	r3, #4
 8003e32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	f023 0201 	bic.w	r2, r3, #1
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	3b04      	subs	r3, #4
 8003e42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003e44:	4a0c      	ldr	r2, [pc, #48]	@ (8003e78 <pxPortInitialiseStack+0x64>)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	3b14      	subs	r3, #20
 8003e4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	3b04      	subs	r3, #4
 8003e5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f06f 0202 	mvn.w	r2, #2
 8003e62:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	3b20      	subs	r3, #32
 8003e68:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	08003e7d 	.word	0x08003e7d

08003e7c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003e82:	2300      	movs	r3, #0
 8003e84:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003e86:	4b13      	ldr	r3, [pc, #76]	@ (8003ed4 <prvTaskExitError+0x58>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8e:	d00b      	beq.n	8003ea8 <prvTaskExitError+0x2c>
	__asm volatile
 8003e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e94:	f383 8811 	msr	BASEPRI, r3
 8003e98:	f3bf 8f6f 	isb	sy
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	60fb      	str	r3, [r7, #12]
}
 8003ea2:	bf00      	nop
 8003ea4:	bf00      	nop
 8003ea6:	e7fd      	b.n	8003ea4 <prvTaskExitError+0x28>
	__asm volatile
 8003ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eac:	f383 8811 	msr	BASEPRI, r3
 8003eb0:	f3bf 8f6f 	isb	sy
 8003eb4:	f3bf 8f4f 	dsb	sy
 8003eb8:	60bb      	str	r3, [r7, #8]
}
 8003eba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003ebc:	bf00      	nop
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0fc      	beq.n	8003ebe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003ec4:	bf00      	nop
 8003ec6:	bf00      	nop
 8003ec8:	3714      	adds	r7, #20
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	2000000c 	.word	0x2000000c
	...

08003ee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003ee0:	4b07      	ldr	r3, [pc, #28]	@ (8003f00 <pxCurrentTCBConst2>)
 8003ee2:	6819      	ldr	r1, [r3, #0]
 8003ee4:	6808      	ldr	r0, [r1, #0]
 8003ee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eea:	f380 8809 	msr	PSP, r0
 8003eee:	f3bf 8f6f 	isb	sy
 8003ef2:	f04f 0000 	mov.w	r0, #0
 8003ef6:	f380 8811 	msr	BASEPRI, r0
 8003efa:	4770      	bx	lr
 8003efc:	f3af 8000 	nop.w

08003f00 <pxCurrentTCBConst2>:
 8003f00:	20000470 	.word	0x20000470
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003f04:	bf00      	nop
 8003f06:	bf00      	nop

08003f08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003f08:	4808      	ldr	r0, [pc, #32]	@ (8003f2c <prvPortStartFirstTask+0x24>)
 8003f0a:	6800      	ldr	r0, [r0, #0]
 8003f0c:	6800      	ldr	r0, [r0, #0]
 8003f0e:	f380 8808 	msr	MSP, r0
 8003f12:	f04f 0000 	mov.w	r0, #0
 8003f16:	f380 8814 	msr	CONTROL, r0
 8003f1a:	b662      	cpsie	i
 8003f1c:	b661      	cpsie	f
 8003f1e:	f3bf 8f4f 	dsb	sy
 8003f22:	f3bf 8f6f 	isb	sy
 8003f26:	df00      	svc	0
 8003f28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003f2a:	bf00      	nop
 8003f2c:	e000ed08 	.word	0xe000ed08

08003f30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003f36:	4b47      	ldr	r3, [pc, #284]	@ (8004054 <xPortStartScheduler+0x124>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a47      	ldr	r2, [pc, #284]	@ (8004058 <xPortStartScheduler+0x128>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d10b      	bne.n	8003f58 <xPortStartScheduler+0x28>
	__asm volatile
 8003f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	60fb      	str	r3, [r7, #12]
}
 8003f52:	bf00      	nop
 8003f54:	bf00      	nop
 8003f56:	e7fd      	b.n	8003f54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003f58:	4b3e      	ldr	r3, [pc, #248]	@ (8004054 <xPortStartScheduler+0x124>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a3f      	ldr	r2, [pc, #252]	@ (800405c <xPortStartScheduler+0x12c>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d10b      	bne.n	8003f7a <xPortStartScheduler+0x4a>
	__asm volatile
 8003f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f66:	f383 8811 	msr	BASEPRI, r3
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	f3bf 8f4f 	dsb	sy
 8003f72:	613b      	str	r3, [r7, #16]
}
 8003f74:	bf00      	nop
 8003f76:	bf00      	nop
 8003f78:	e7fd      	b.n	8003f76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003f7a:	4b39      	ldr	r3, [pc, #228]	@ (8004060 <xPortStartScheduler+0x130>)
 8003f7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	22ff      	movs	r2, #255	@ 0xff
 8003f8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003f94:	78fb      	ldrb	r3, [r7, #3]
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	4b31      	ldr	r3, [pc, #196]	@ (8004064 <xPortStartScheduler+0x134>)
 8003fa0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003fa2:	4b31      	ldr	r3, [pc, #196]	@ (8004068 <xPortStartScheduler+0x138>)
 8003fa4:	2207      	movs	r2, #7
 8003fa6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003fa8:	e009      	b.n	8003fbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003faa:	4b2f      	ldr	r3, [pc, #188]	@ (8004068 <xPortStartScheduler+0x138>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	4a2d      	ldr	r2, [pc, #180]	@ (8004068 <xPortStartScheduler+0x138>)
 8003fb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003fb4:	78fb      	ldrb	r3, [r7, #3]
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003fbe:	78fb      	ldrb	r3, [r7, #3]
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc6:	2b80      	cmp	r3, #128	@ 0x80
 8003fc8:	d0ef      	beq.n	8003faa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003fca:	4b27      	ldr	r3, [pc, #156]	@ (8004068 <xPortStartScheduler+0x138>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f1c3 0307 	rsb	r3, r3, #7
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d00b      	beq.n	8003fee <xPortStartScheduler+0xbe>
	__asm volatile
 8003fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fda:	f383 8811 	msr	BASEPRI, r3
 8003fde:	f3bf 8f6f 	isb	sy
 8003fe2:	f3bf 8f4f 	dsb	sy
 8003fe6:	60bb      	str	r3, [r7, #8]
}
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	e7fd      	b.n	8003fea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003fee:	4b1e      	ldr	r3, [pc, #120]	@ (8004068 <xPortStartScheduler+0x138>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	021b      	lsls	r3, r3, #8
 8003ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8004068 <xPortStartScheduler+0x138>)
 8003ff6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8004068 <xPortStartScheduler+0x138>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004000:	4a19      	ldr	r2, [pc, #100]	@ (8004068 <xPortStartScheduler+0x138>)
 8004002:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	b2da      	uxtb	r2, r3
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800400c:	4b17      	ldr	r3, [pc, #92]	@ (800406c <xPortStartScheduler+0x13c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a16      	ldr	r2, [pc, #88]	@ (800406c <xPortStartScheduler+0x13c>)
 8004012:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004016:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004018:	4b14      	ldr	r3, [pc, #80]	@ (800406c <xPortStartScheduler+0x13c>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a13      	ldr	r2, [pc, #76]	@ (800406c <xPortStartScheduler+0x13c>)
 800401e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004022:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004024:	f000 f8da 	bl	80041dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004028:	4b11      	ldr	r3, [pc, #68]	@ (8004070 <xPortStartScheduler+0x140>)
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800402e:	f000 f8f9 	bl	8004224 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004032:	4b10      	ldr	r3, [pc, #64]	@ (8004074 <xPortStartScheduler+0x144>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a0f      	ldr	r2, [pc, #60]	@ (8004074 <xPortStartScheduler+0x144>)
 8004038:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800403c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800403e:	f7ff ff63 	bl	8003f08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004042:	f7ff fceb 	bl	8003a1c <vTaskSwitchContext>
	prvTaskExitError();
 8004046:	f7ff ff19 	bl	8003e7c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	e000ed00 	.word	0xe000ed00
 8004058:	410fc271 	.word	0x410fc271
 800405c:	410fc270 	.word	0x410fc270
 8004060:	e000e400 	.word	0xe000e400
 8004064:	2000059c 	.word	0x2000059c
 8004068:	200005a0 	.word	0x200005a0
 800406c:	e000ed20 	.word	0xe000ed20
 8004070:	2000000c 	.word	0x2000000c
 8004074:	e000ef34 	.word	0xe000ef34

08004078 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
	__asm volatile
 800407e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004082:	f383 8811 	msr	BASEPRI, r3
 8004086:	f3bf 8f6f 	isb	sy
 800408a:	f3bf 8f4f 	dsb	sy
 800408e:	607b      	str	r3, [r7, #4]
}
 8004090:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004092:	4b10      	ldr	r3, [pc, #64]	@ (80040d4 <vPortEnterCritical+0x5c>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	3301      	adds	r3, #1
 8004098:	4a0e      	ldr	r2, [pc, #56]	@ (80040d4 <vPortEnterCritical+0x5c>)
 800409a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800409c:	4b0d      	ldr	r3, [pc, #52]	@ (80040d4 <vPortEnterCritical+0x5c>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d110      	bne.n	80040c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80040a4:	4b0c      	ldr	r3, [pc, #48]	@ (80040d8 <vPortEnterCritical+0x60>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00b      	beq.n	80040c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80040ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b2:	f383 8811 	msr	BASEPRI, r3
 80040b6:	f3bf 8f6f 	isb	sy
 80040ba:	f3bf 8f4f 	dsb	sy
 80040be:	603b      	str	r3, [r7, #0]
}
 80040c0:	bf00      	nop
 80040c2:	bf00      	nop
 80040c4:	e7fd      	b.n	80040c2 <vPortEnterCritical+0x4a>
	}
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	2000000c 	.word	0x2000000c
 80040d8:	e000ed04 	.word	0xe000ed04

080040dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80040e2:	4b12      	ldr	r3, [pc, #72]	@ (800412c <vPortExitCritical+0x50>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10b      	bne.n	8004102 <vPortExitCritical+0x26>
	__asm volatile
 80040ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ee:	f383 8811 	msr	BASEPRI, r3
 80040f2:	f3bf 8f6f 	isb	sy
 80040f6:	f3bf 8f4f 	dsb	sy
 80040fa:	607b      	str	r3, [r7, #4]
}
 80040fc:	bf00      	nop
 80040fe:	bf00      	nop
 8004100:	e7fd      	b.n	80040fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004102:	4b0a      	ldr	r3, [pc, #40]	@ (800412c <vPortExitCritical+0x50>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	3b01      	subs	r3, #1
 8004108:	4a08      	ldr	r2, [pc, #32]	@ (800412c <vPortExitCritical+0x50>)
 800410a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800410c:	4b07      	ldr	r3, [pc, #28]	@ (800412c <vPortExitCritical+0x50>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d105      	bne.n	8004120 <vPortExitCritical+0x44>
 8004114:	2300      	movs	r3, #0
 8004116:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800411e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	2000000c 	.word	0x2000000c

08004130 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004130:	f3ef 8009 	mrs	r0, PSP
 8004134:	f3bf 8f6f 	isb	sy
 8004138:	4b15      	ldr	r3, [pc, #84]	@ (8004190 <pxCurrentTCBConst>)
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	f01e 0f10 	tst.w	lr, #16
 8004140:	bf08      	it	eq
 8004142:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004146:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800414a:	6010      	str	r0, [r2, #0]
 800414c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004150:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004154:	f380 8811 	msr	BASEPRI, r0
 8004158:	f3bf 8f4f 	dsb	sy
 800415c:	f3bf 8f6f 	isb	sy
 8004160:	f7ff fc5c 	bl	8003a1c <vTaskSwitchContext>
 8004164:	f04f 0000 	mov.w	r0, #0
 8004168:	f380 8811 	msr	BASEPRI, r0
 800416c:	bc09      	pop	{r0, r3}
 800416e:	6819      	ldr	r1, [r3, #0]
 8004170:	6808      	ldr	r0, [r1, #0]
 8004172:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004176:	f01e 0f10 	tst.w	lr, #16
 800417a:	bf08      	it	eq
 800417c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004180:	f380 8809 	msr	PSP, r0
 8004184:	f3bf 8f6f 	isb	sy
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	f3af 8000 	nop.w

08004190 <pxCurrentTCBConst>:
 8004190:	20000470 	.word	0x20000470
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004194:	bf00      	nop
 8004196:	bf00      	nop

08004198 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
	__asm volatile
 800419e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a2:	f383 8811 	msr	BASEPRI, r3
 80041a6:	f3bf 8f6f 	isb	sy
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	607b      	str	r3, [r7, #4]
}
 80041b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80041b2:	f7ff fb79 	bl	80038a8 <xTaskIncrementTick>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80041bc:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <SysTick_Handler+0x40>)
 80041be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041c2:	601a      	str	r2, [r3, #0]
 80041c4:	2300      	movs	r3, #0
 80041c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	f383 8811 	msr	BASEPRI, r3
}
 80041ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80041d0:	bf00      	nop
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	e000ed04 	.word	0xe000ed04

080041dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80041dc:	b480      	push	{r7}
 80041de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80041e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004210 <vPortSetupTimerInterrupt+0x34>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80041e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004214 <vPortSetupTimerInterrupt+0x38>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80041ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004218 <vPortSetupTimerInterrupt+0x3c>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a0a      	ldr	r2, [pc, #40]	@ (800421c <vPortSetupTimerInterrupt+0x40>)
 80041f2:	fba2 2303 	umull	r2, r3, r2, r3
 80041f6:	099b      	lsrs	r3, r3, #6
 80041f8:	4a09      	ldr	r2, [pc, #36]	@ (8004220 <vPortSetupTimerInterrupt+0x44>)
 80041fa:	3b01      	subs	r3, #1
 80041fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80041fe:	4b04      	ldr	r3, [pc, #16]	@ (8004210 <vPortSetupTimerInterrupt+0x34>)
 8004200:	2207      	movs	r2, #7
 8004202:	601a      	str	r2, [r3, #0]
}
 8004204:	bf00      	nop
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	e000e010 	.word	0xe000e010
 8004214:	e000e018 	.word	0xe000e018
 8004218:	20000000 	.word	0x20000000
 800421c:	10624dd3 	.word	0x10624dd3
 8004220:	e000e014 	.word	0xe000e014

08004224 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004224:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004234 <vPortEnableVFP+0x10>
 8004228:	6801      	ldr	r1, [r0, #0]
 800422a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800422e:	6001      	str	r1, [r0, #0]
 8004230:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004232:	bf00      	nop
 8004234:	e000ed88 	.word	0xe000ed88

08004238 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08a      	sub	sp, #40	@ 0x28
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004240:	2300      	movs	r3, #0
 8004242:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004244:	f7ff fa84 	bl	8003750 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004248:	4b5c      	ldr	r3, [pc, #368]	@ (80043bc <pvPortMalloc+0x184>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d101      	bne.n	8004254 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004250:	f000 f924 	bl	800449c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004254:	4b5a      	ldr	r3, [pc, #360]	@ (80043c0 <pvPortMalloc+0x188>)
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4013      	ands	r3, r2
 800425c:	2b00      	cmp	r3, #0
 800425e:	f040 8095 	bne.w	800438c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d01e      	beq.n	80042a6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004268:	2208      	movs	r2, #8
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4413      	add	r3, r2
 800426e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	2b00      	cmp	r3, #0
 8004278:	d015      	beq.n	80042a6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f023 0307 	bic.w	r3, r3, #7
 8004280:	3308      	adds	r3, #8
 8004282:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f003 0307 	and.w	r3, r3, #7
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00b      	beq.n	80042a6 <pvPortMalloc+0x6e>
	__asm volatile
 800428e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004292:	f383 8811 	msr	BASEPRI, r3
 8004296:	f3bf 8f6f 	isb	sy
 800429a:	f3bf 8f4f 	dsb	sy
 800429e:	617b      	str	r3, [r7, #20]
}
 80042a0:	bf00      	nop
 80042a2:	bf00      	nop
 80042a4:	e7fd      	b.n	80042a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d06f      	beq.n	800438c <pvPortMalloc+0x154>
 80042ac:	4b45      	ldr	r3, [pc, #276]	@ (80043c4 <pvPortMalloc+0x18c>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d86a      	bhi.n	800438c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80042b6:	4b44      	ldr	r3, [pc, #272]	@ (80043c8 <pvPortMalloc+0x190>)
 80042b8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80042ba:	4b43      	ldr	r3, [pc, #268]	@ (80043c8 <pvPortMalloc+0x190>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80042c0:	e004      	b.n	80042cc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80042c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80042c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80042cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d903      	bls.n	80042de <pvPortMalloc+0xa6>
 80042d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d1f1      	bne.n	80042c2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80042de:	4b37      	ldr	r3, [pc, #220]	@ (80043bc <pvPortMalloc+0x184>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d051      	beq.n	800438c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80042e8:	6a3b      	ldr	r3, [r7, #32]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2208      	movs	r2, #8
 80042ee:	4413      	add	r3, r2
 80042f0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80042f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	6a3b      	ldr	r3, [r7, #32]
 80042f8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80042fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fc:	685a      	ldr	r2, [r3, #4]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	1ad2      	subs	r2, r2, r3
 8004302:	2308      	movs	r3, #8
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	429a      	cmp	r2, r3
 8004308:	d920      	bls.n	800434c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800430a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4413      	add	r3, r2
 8004310:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00b      	beq.n	8004334 <pvPortMalloc+0xfc>
	__asm volatile
 800431c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004320:	f383 8811 	msr	BASEPRI, r3
 8004324:	f3bf 8f6f 	isb	sy
 8004328:	f3bf 8f4f 	dsb	sy
 800432c:	613b      	str	r3, [r7, #16]
}
 800432e:	bf00      	nop
 8004330:	bf00      	nop
 8004332:	e7fd      	b.n	8004330 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	1ad2      	subs	r2, r2, r3
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004346:	69b8      	ldr	r0, [r7, #24]
 8004348:	f000 f90a 	bl	8004560 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800434c:	4b1d      	ldr	r3, [pc, #116]	@ (80043c4 <pvPortMalloc+0x18c>)
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	4a1b      	ldr	r2, [pc, #108]	@ (80043c4 <pvPortMalloc+0x18c>)
 8004358:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800435a:	4b1a      	ldr	r3, [pc, #104]	@ (80043c4 <pvPortMalloc+0x18c>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	4b1b      	ldr	r3, [pc, #108]	@ (80043cc <pvPortMalloc+0x194>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d203      	bcs.n	800436e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004366:	4b17      	ldr	r3, [pc, #92]	@ (80043c4 <pvPortMalloc+0x18c>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a18      	ldr	r2, [pc, #96]	@ (80043cc <pvPortMalloc+0x194>)
 800436c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800436e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	4b13      	ldr	r3, [pc, #76]	@ (80043c0 <pvPortMalloc+0x188>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	431a      	orrs	r2, r3
 8004378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	2200      	movs	r2, #0
 8004380:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004382:	4b13      	ldr	r3, [pc, #76]	@ (80043d0 <pvPortMalloc+0x198>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	3301      	adds	r3, #1
 8004388:	4a11      	ldr	r2, [pc, #68]	@ (80043d0 <pvPortMalloc+0x198>)
 800438a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800438c:	f7ff f9ee 	bl	800376c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	f003 0307 	and.w	r3, r3, #7
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00b      	beq.n	80043b2 <pvPortMalloc+0x17a>
	__asm volatile
 800439a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800439e:	f383 8811 	msr	BASEPRI, r3
 80043a2:	f3bf 8f6f 	isb	sy
 80043a6:	f3bf 8f4f 	dsb	sy
 80043aa:	60fb      	str	r3, [r7, #12]
}
 80043ac:	bf00      	nop
 80043ae:	bf00      	nop
 80043b0:	e7fd      	b.n	80043ae <pvPortMalloc+0x176>
	return pvReturn;
 80043b2:	69fb      	ldr	r3, [r7, #28]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3728      	adds	r7, #40	@ 0x28
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	200041ac 	.word	0x200041ac
 80043c0:	200041c0 	.word	0x200041c0
 80043c4:	200041b0 	.word	0x200041b0
 80043c8:	200041a4 	.word	0x200041a4
 80043cc:	200041b4 	.word	0x200041b4
 80043d0:	200041b8 	.word	0x200041b8

080043d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d04f      	beq.n	8004486 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80043e6:	2308      	movs	r3, #8
 80043e8:	425b      	negs	r3, r3
 80043ea:	697a      	ldr	r2, [r7, #20]
 80043ec:	4413      	add	r3, r2
 80043ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	4b25      	ldr	r3, [pc, #148]	@ (8004490 <vPortFree+0xbc>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4013      	ands	r3, r2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10b      	bne.n	800441a <vPortFree+0x46>
	__asm volatile
 8004402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004406:	f383 8811 	msr	BASEPRI, r3
 800440a:	f3bf 8f6f 	isb	sy
 800440e:	f3bf 8f4f 	dsb	sy
 8004412:	60fb      	str	r3, [r7, #12]
}
 8004414:	bf00      	nop
 8004416:	bf00      	nop
 8004418:	e7fd      	b.n	8004416 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00b      	beq.n	800443a <vPortFree+0x66>
	__asm volatile
 8004422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004426:	f383 8811 	msr	BASEPRI, r3
 800442a:	f3bf 8f6f 	isb	sy
 800442e:	f3bf 8f4f 	dsb	sy
 8004432:	60bb      	str	r3, [r7, #8]
}
 8004434:	bf00      	nop
 8004436:	bf00      	nop
 8004438:	e7fd      	b.n	8004436 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	4b14      	ldr	r3, [pc, #80]	@ (8004490 <vPortFree+0xbc>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4013      	ands	r3, r2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d01e      	beq.n	8004486 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d11a      	bne.n	8004486 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	4b0e      	ldr	r3, [pc, #56]	@ (8004490 <vPortFree+0xbc>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	43db      	mvns	r3, r3
 800445a:	401a      	ands	r2, r3
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004460:	f7ff f976 	bl	8003750 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	4b0a      	ldr	r3, [pc, #40]	@ (8004494 <vPortFree+0xc0>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4413      	add	r3, r2
 800446e:	4a09      	ldr	r2, [pc, #36]	@ (8004494 <vPortFree+0xc0>)
 8004470:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004472:	6938      	ldr	r0, [r7, #16]
 8004474:	f000 f874 	bl	8004560 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004478:	4b07      	ldr	r3, [pc, #28]	@ (8004498 <vPortFree+0xc4>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	3301      	adds	r3, #1
 800447e:	4a06      	ldr	r2, [pc, #24]	@ (8004498 <vPortFree+0xc4>)
 8004480:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004482:	f7ff f973 	bl	800376c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004486:	bf00      	nop
 8004488:	3718      	adds	r7, #24
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	200041c0 	.word	0x200041c0
 8004494:	200041b0 	.word	0x200041b0
 8004498:	200041bc 	.word	0x200041bc

0800449c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80044a2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80044a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80044a8:	4b27      	ldr	r3, [pc, #156]	@ (8004548 <prvHeapInit+0xac>)
 80044aa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f003 0307 	and.w	r3, r3, #7
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00c      	beq.n	80044d0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	3307      	adds	r3, #7
 80044ba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f023 0307 	bic.w	r3, r3, #7
 80044c2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	4a1f      	ldr	r2, [pc, #124]	@ (8004548 <prvHeapInit+0xac>)
 80044cc:	4413      	add	r3, r2
 80044ce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80044d4:	4a1d      	ldr	r2, [pc, #116]	@ (800454c <prvHeapInit+0xb0>)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80044da:	4b1c      	ldr	r3, [pc, #112]	@ (800454c <prvHeapInit+0xb0>)
 80044dc:	2200      	movs	r2, #0
 80044de:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	4413      	add	r3, r2
 80044e6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80044e8:	2208      	movs	r2, #8
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	1a9b      	subs	r3, r3, r2
 80044ee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f023 0307 	bic.w	r3, r3, #7
 80044f6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	4a15      	ldr	r2, [pc, #84]	@ (8004550 <prvHeapInit+0xb4>)
 80044fc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80044fe:	4b14      	ldr	r3, [pc, #80]	@ (8004550 <prvHeapInit+0xb4>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2200      	movs	r2, #0
 8004504:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004506:	4b12      	ldr	r3, [pc, #72]	@ (8004550 <prvHeapInit+0xb4>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2200      	movs	r2, #0
 800450c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	1ad2      	subs	r2, r2, r3
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800451c:	4b0c      	ldr	r3, [pc, #48]	@ (8004550 <prvHeapInit+0xb4>)
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	4a0a      	ldr	r2, [pc, #40]	@ (8004554 <prvHeapInit+0xb8>)
 800452a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	4a09      	ldr	r2, [pc, #36]	@ (8004558 <prvHeapInit+0xbc>)
 8004532:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004534:	4b09      	ldr	r3, [pc, #36]	@ (800455c <prvHeapInit+0xc0>)
 8004536:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800453a:	601a      	str	r2, [r3, #0]
}
 800453c:	bf00      	nop
 800453e:	3714      	adds	r7, #20
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	200005a4 	.word	0x200005a4
 800454c:	200041a4 	.word	0x200041a4
 8004550:	200041ac 	.word	0x200041ac
 8004554:	200041b4 	.word	0x200041b4
 8004558:	200041b0 	.word	0x200041b0
 800455c:	200041c0 	.word	0x200041c0

08004560 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004568:	4b28      	ldr	r3, [pc, #160]	@ (800460c <prvInsertBlockIntoFreeList+0xac>)
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	e002      	b.n	8004574 <prvInsertBlockIntoFreeList+0x14>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	429a      	cmp	r2, r3
 800457c:	d8f7      	bhi.n	800456e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	4413      	add	r3, r2
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	429a      	cmp	r2, r3
 800458e:	d108      	bne.n	80045a2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	441a      	add	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	441a      	add	r2, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d118      	bne.n	80045e8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	4b15      	ldr	r3, [pc, #84]	@ (8004610 <prvInsertBlockIntoFreeList+0xb0>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d00d      	beq.n	80045de <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	441a      	add	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	e008      	b.n	80045f0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80045de:	4b0c      	ldr	r3, [pc, #48]	@ (8004610 <prvInsertBlockIntoFreeList+0xb0>)
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	e003      	b.n	80045f0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d002      	beq.n	80045fe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80045fe:	bf00      	nop
 8004600:	3714      	adds	r7, #20
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	200041a4 	.word	0x200041a4
 8004610:	200041ac 	.word	0x200041ac

08004614 <siprintf>:
 8004614:	b40e      	push	{r1, r2, r3}
 8004616:	b510      	push	{r4, lr}
 8004618:	b09d      	sub	sp, #116	@ 0x74
 800461a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800461c:	9002      	str	r0, [sp, #8]
 800461e:	9006      	str	r0, [sp, #24]
 8004620:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004624:	480a      	ldr	r0, [pc, #40]	@ (8004650 <siprintf+0x3c>)
 8004626:	9107      	str	r1, [sp, #28]
 8004628:	9104      	str	r1, [sp, #16]
 800462a:	490a      	ldr	r1, [pc, #40]	@ (8004654 <siprintf+0x40>)
 800462c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004630:	9105      	str	r1, [sp, #20]
 8004632:	2400      	movs	r4, #0
 8004634:	a902      	add	r1, sp, #8
 8004636:	6800      	ldr	r0, [r0, #0]
 8004638:	9301      	str	r3, [sp, #4]
 800463a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800463c:	f000 f9a2 	bl	8004984 <_svfiprintf_r>
 8004640:	9b02      	ldr	r3, [sp, #8]
 8004642:	701c      	strb	r4, [r3, #0]
 8004644:	b01d      	add	sp, #116	@ 0x74
 8004646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800464a:	b003      	add	sp, #12
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	20000010 	.word	0x20000010
 8004654:	ffff0208 	.word	0xffff0208

08004658 <memset>:
 8004658:	4402      	add	r2, r0
 800465a:	4603      	mov	r3, r0
 800465c:	4293      	cmp	r3, r2
 800465e:	d100      	bne.n	8004662 <memset+0xa>
 8004660:	4770      	bx	lr
 8004662:	f803 1b01 	strb.w	r1, [r3], #1
 8004666:	e7f9      	b.n	800465c <memset+0x4>

08004668 <__errno>:
 8004668:	4b01      	ldr	r3, [pc, #4]	@ (8004670 <__errno+0x8>)
 800466a:	6818      	ldr	r0, [r3, #0]
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	20000010 	.word	0x20000010

08004674 <__libc_init_array>:
 8004674:	b570      	push	{r4, r5, r6, lr}
 8004676:	4d0d      	ldr	r5, [pc, #52]	@ (80046ac <__libc_init_array+0x38>)
 8004678:	4c0d      	ldr	r4, [pc, #52]	@ (80046b0 <__libc_init_array+0x3c>)
 800467a:	1b64      	subs	r4, r4, r5
 800467c:	10a4      	asrs	r4, r4, #2
 800467e:	2600      	movs	r6, #0
 8004680:	42a6      	cmp	r6, r4
 8004682:	d109      	bne.n	8004698 <__libc_init_array+0x24>
 8004684:	4d0b      	ldr	r5, [pc, #44]	@ (80046b4 <__libc_init_array+0x40>)
 8004686:	4c0c      	ldr	r4, [pc, #48]	@ (80046b8 <__libc_init_array+0x44>)
 8004688:	f000 fc64 	bl	8004f54 <_init>
 800468c:	1b64      	subs	r4, r4, r5
 800468e:	10a4      	asrs	r4, r4, #2
 8004690:	2600      	movs	r6, #0
 8004692:	42a6      	cmp	r6, r4
 8004694:	d105      	bne.n	80046a2 <__libc_init_array+0x2e>
 8004696:	bd70      	pop	{r4, r5, r6, pc}
 8004698:	f855 3b04 	ldr.w	r3, [r5], #4
 800469c:	4798      	blx	r3
 800469e:	3601      	adds	r6, #1
 80046a0:	e7ee      	b.n	8004680 <__libc_init_array+0xc>
 80046a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80046a6:	4798      	blx	r3
 80046a8:	3601      	adds	r6, #1
 80046aa:	e7f2      	b.n	8004692 <__libc_init_array+0x1e>
 80046ac:	08005060 	.word	0x08005060
 80046b0:	08005060 	.word	0x08005060
 80046b4:	08005060 	.word	0x08005060
 80046b8:	08005064 	.word	0x08005064

080046bc <__retarget_lock_acquire_recursive>:
 80046bc:	4770      	bx	lr

080046be <__retarget_lock_release_recursive>:
 80046be:	4770      	bx	lr

080046c0 <memcpy>:
 80046c0:	440a      	add	r2, r1
 80046c2:	4291      	cmp	r1, r2
 80046c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80046c8:	d100      	bne.n	80046cc <memcpy+0xc>
 80046ca:	4770      	bx	lr
 80046cc:	b510      	push	{r4, lr}
 80046ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80046d6:	4291      	cmp	r1, r2
 80046d8:	d1f9      	bne.n	80046ce <memcpy+0xe>
 80046da:	bd10      	pop	{r4, pc}

080046dc <_free_r>:
 80046dc:	b538      	push	{r3, r4, r5, lr}
 80046de:	4605      	mov	r5, r0
 80046e0:	2900      	cmp	r1, #0
 80046e2:	d041      	beq.n	8004768 <_free_r+0x8c>
 80046e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046e8:	1f0c      	subs	r4, r1, #4
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	bfb8      	it	lt
 80046ee:	18e4      	addlt	r4, r4, r3
 80046f0:	f000 f8e0 	bl	80048b4 <__malloc_lock>
 80046f4:	4a1d      	ldr	r2, [pc, #116]	@ (800476c <_free_r+0x90>)
 80046f6:	6813      	ldr	r3, [r2, #0]
 80046f8:	b933      	cbnz	r3, 8004708 <_free_r+0x2c>
 80046fa:	6063      	str	r3, [r4, #4]
 80046fc:	6014      	str	r4, [r2, #0]
 80046fe:	4628      	mov	r0, r5
 8004700:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004704:	f000 b8dc 	b.w	80048c0 <__malloc_unlock>
 8004708:	42a3      	cmp	r3, r4
 800470a:	d908      	bls.n	800471e <_free_r+0x42>
 800470c:	6820      	ldr	r0, [r4, #0]
 800470e:	1821      	adds	r1, r4, r0
 8004710:	428b      	cmp	r3, r1
 8004712:	bf01      	itttt	eq
 8004714:	6819      	ldreq	r1, [r3, #0]
 8004716:	685b      	ldreq	r3, [r3, #4]
 8004718:	1809      	addeq	r1, r1, r0
 800471a:	6021      	streq	r1, [r4, #0]
 800471c:	e7ed      	b.n	80046fa <_free_r+0x1e>
 800471e:	461a      	mov	r2, r3
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	b10b      	cbz	r3, 8004728 <_free_r+0x4c>
 8004724:	42a3      	cmp	r3, r4
 8004726:	d9fa      	bls.n	800471e <_free_r+0x42>
 8004728:	6811      	ldr	r1, [r2, #0]
 800472a:	1850      	adds	r0, r2, r1
 800472c:	42a0      	cmp	r0, r4
 800472e:	d10b      	bne.n	8004748 <_free_r+0x6c>
 8004730:	6820      	ldr	r0, [r4, #0]
 8004732:	4401      	add	r1, r0
 8004734:	1850      	adds	r0, r2, r1
 8004736:	4283      	cmp	r3, r0
 8004738:	6011      	str	r1, [r2, #0]
 800473a:	d1e0      	bne.n	80046fe <_free_r+0x22>
 800473c:	6818      	ldr	r0, [r3, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	6053      	str	r3, [r2, #4]
 8004742:	4408      	add	r0, r1
 8004744:	6010      	str	r0, [r2, #0]
 8004746:	e7da      	b.n	80046fe <_free_r+0x22>
 8004748:	d902      	bls.n	8004750 <_free_r+0x74>
 800474a:	230c      	movs	r3, #12
 800474c:	602b      	str	r3, [r5, #0]
 800474e:	e7d6      	b.n	80046fe <_free_r+0x22>
 8004750:	6820      	ldr	r0, [r4, #0]
 8004752:	1821      	adds	r1, r4, r0
 8004754:	428b      	cmp	r3, r1
 8004756:	bf04      	itt	eq
 8004758:	6819      	ldreq	r1, [r3, #0]
 800475a:	685b      	ldreq	r3, [r3, #4]
 800475c:	6063      	str	r3, [r4, #4]
 800475e:	bf04      	itt	eq
 8004760:	1809      	addeq	r1, r1, r0
 8004762:	6021      	streq	r1, [r4, #0]
 8004764:	6054      	str	r4, [r2, #4]
 8004766:	e7ca      	b.n	80046fe <_free_r+0x22>
 8004768:	bd38      	pop	{r3, r4, r5, pc}
 800476a:	bf00      	nop
 800476c:	20004308 	.word	0x20004308

08004770 <sbrk_aligned>:
 8004770:	b570      	push	{r4, r5, r6, lr}
 8004772:	4e0f      	ldr	r6, [pc, #60]	@ (80047b0 <sbrk_aligned+0x40>)
 8004774:	460c      	mov	r4, r1
 8004776:	6831      	ldr	r1, [r6, #0]
 8004778:	4605      	mov	r5, r0
 800477a:	b911      	cbnz	r1, 8004782 <sbrk_aligned+0x12>
 800477c:	f000 fba4 	bl	8004ec8 <_sbrk_r>
 8004780:	6030      	str	r0, [r6, #0]
 8004782:	4621      	mov	r1, r4
 8004784:	4628      	mov	r0, r5
 8004786:	f000 fb9f 	bl	8004ec8 <_sbrk_r>
 800478a:	1c43      	adds	r3, r0, #1
 800478c:	d103      	bne.n	8004796 <sbrk_aligned+0x26>
 800478e:	f04f 34ff 	mov.w	r4, #4294967295
 8004792:	4620      	mov	r0, r4
 8004794:	bd70      	pop	{r4, r5, r6, pc}
 8004796:	1cc4      	adds	r4, r0, #3
 8004798:	f024 0403 	bic.w	r4, r4, #3
 800479c:	42a0      	cmp	r0, r4
 800479e:	d0f8      	beq.n	8004792 <sbrk_aligned+0x22>
 80047a0:	1a21      	subs	r1, r4, r0
 80047a2:	4628      	mov	r0, r5
 80047a4:	f000 fb90 	bl	8004ec8 <_sbrk_r>
 80047a8:	3001      	adds	r0, #1
 80047aa:	d1f2      	bne.n	8004792 <sbrk_aligned+0x22>
 80047ac:	e7ef      	b.n	800478e <sbrk_aligned+0x1e>
 80047ae:	bf00      	nop
 80047b0:	20004304 	.word	0x20004304

080047b4 <_malloc_r>:
 80047b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047b8:	1ccd      	adds	r5, r1, #3
 80047ba:	f025 0503 	bic.w	r5, r5, #3
 80047be:	3508      	adds	r5, #8
 80047c0:	2d0c      	cmp	r5, #12
 80047c2:	bf38      	it	cc
 80047c4:	250c      	movcc	r5, #12
 80047c6:	2d00      	cmp	r5, #0
 80047c8:	4606      	mov	r6, r0
 80047ca:	db01      	blt.n	80047d0 <_malloc_r+0x1c>
 80047cc:	42a9      	cmp	r1, r5
 80047ce:	d904      	bls.n	80047da <_malloc_r+0x26>
 80047d0:	230c      	movs	r3, #12
 80047d2:	6033      	str	r3, [r6, #0]
 80047d4:	2000      	movs	r0, #0
 80047d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80048b0 <_malloc_r+0xfc>
 80047de:	f000 f869 	bl	80048b4 <__malloc_lock>
 80047e2:	f8d8 3000 	ldr.w	r3, [r8]
 80047e6:	461c      	mov	r4, r3
 80047e8:	bb44      	cbnz	r4, 800483c <_malloc_r+0x88>
 80047ea:	4629      	mov	r1, r5
 80047ec:	4630      	mov	r0, r6
 80047ee:	f7ff ffbf 	bl	8004770 <sbrk_aligned>
 80047f2:	1c43      	adds	r3, r0, #1
 80047f4:	4604      	mov	r4, r0
 80047f6:	d158      	bne.n	80048aa <_malloc_r+0xf6>
 80047f8:	f8d8 4000 	ldr.w	r4, [r8]
 80047fc:	4627      	mov	r7, r4
 80047fe:	2f00      	cmp	r7, #0
 8004800:	d143      	bne.n	800488a <_malloc_r+0xd6>
 8004802:	2c00      	cmp	r4, #0
 8004804:	d04b      	beq.n	800489e <_malloc_r+0xea>
 8004806:	6823      	ldr	r3, [r4, #0]
 8004808:	4639      	mov	r1, r7
 800480a:	4630      	mov	r0, r6
 800480c:	eb04 0903 	add.w	r9, r4, r3
 8004810:	f000 fb5a 	bl	8004ec8 <_sbrk_r>
 8004814:	4581      	cmp	r9, r0
 8004816:	d142      	bne.n	800489e <_malloc_r+0xea>
 8004818:	6821      	ldr	r1, [r4, #0]
 800481a:	1a6d      	subs	r5, r5, r1
 800481c:	4629      	mov	r1, r5
 800481e:	4630      	mov	r0, r6
 8004820:	f7ff ffa6 	bl	8004770 <sbrk_aligned>
 8004824:	3001      	adds	r0, #1
 8004826:	d03a      	beq.n	800489e <_malloc_r+0xea>
 8004828:	6823      	ldr	r3, [r4, #0]
 800482a:	442b      	add	r3, r5
 800482c:	6023      	str	r3, [r4, #0]
 800482e:	f8d8 3000 	ldr.w	r3, [r8]
 8004832:	685a      	ldr	r2, [r3, #4]
 8004834:	bb62      	cbnz	r2, 8004890 <_malloc_r+0xdc>
 8004836:	f8c8 7000 	str.w	r7, [r8]
 800483a:	e00f      	b.n	800485c <_malloc_r+0xa8>
 800483c:	6822      	ldr	r2, [r4, #0]
 800483e:	1b52      	subs	r2, r2, r5
 8004840:	d420      	bmi.n	8004884 <_malloc_r+0xd0>
 8004842:	2a0b      	cmp	r2, #11
 8004844:	d917      	bls.n	8004876 <_malloc_r+0xc2>
 8004846:	1961      	adds	r1, r4, r5
 8004848:	42a3      	cmp	r3, r4
 800484a:	6025      	str	r5, [r4, #0]
 800484c:	bf18      	it	ne
 800484e:	6059      	strne	r1, [r3, #4]
 8004850:	6863      	ldr	r3, [r4, #4]
 8004852:	bf08      	it	eq
 8004854:	f8c8 1000 	streq.w	r1, [r8]
 8004858:	5162      	str	r2, [r4, r5]
 800485a:	604b      	str	r3, [r1, #4]
 800485c:	4630      	mov	r0, r6
 800485e:	f000 f82f 	bl	80048c0 <__malloc_unlock>
 8004862:	f104 000b 	add.w	r0, r4, #11
 8004866:	1d23      	adds	r3, r4, #4
 8004868:	f020 0007 	bic.w	r0, r0, #7
 800486c:	1ac2      	subs	r2, r0, r3
 800486e:	bf1c      	itt	ne
 8004870:	1a1b      	subne	r3, r3, r0
 8004872:	50a3      	strne	r3, [r4, r2]
 8004874:	e7af      	b.n	80047d6 <_malloc_r+0x22>
 8004876:	6862      	ldr	r2, [r4, #4]
 8004878:	42a3      	cmp	r3, r4
 800487a:	bf0c      	ite	eq
 800487c:	f8c8 2000 	streq.w	r2, [r8]
 8004880:	605a      	strne	r2, [r3, #4]
 8004882:	e7eb      	b.n	800485c <_malloc_r+0xa8>
 8004884:	4623      	mov	r3, r4
 8004886:	6864      	ldr	r4, [r4, #4]
 8004888:	e7ae      	b.n	80047e8 <_malloc_r+0x34>
 800488a:	463c      	mov	r4, r7
 800488c:	687f      	ldr	r7, [r7, #4]
 800488e:	e7b6      	b.n	80047fe <_malloc_r+0x4a>
 8004890:	461a      	mov	r2, r3
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	42a3      	cmp	r3, r4
 8004896:	d1fb      	bne.n	8004890 <_malloc_r+0xdc>
 8004898:	2300      	movs	r3, #0
 800489a:	6053      	str	r3, [r2, #4]
 800489c:	e7de      	b.n	800485c <_malloc_r+0xa8>
 800489e:	230c      	movs	r3, #12
 80048a0:	6033      	str	r3, [r6, #0]
 80048a2:	4630      	mov	r0, r6
 80048a4:	f000 f80c 	bl	80048c0 <__malloc_unlock>
 80048a8:	e794      	b.n	80047d4 <_malloc_r+0x20>
 80048aa:	6005      	str	r5, [r0, #0]
 80048ac:	e7d6      	b.n	800485c <_malloc_r+0xa8>
 80048ae:	bf00      	nop
 80048b0:	20004308 	.word	0x20004308

080048b4 <__malloc_lock>:
 80048b4:	4801      	ldr	r0, [pc, #4]	@ (80048bc <__malloc_lock+0x8>)
 80048b6:	f7ff bf01 	b.w	80046bc <__retarget_lock_acquire_recursive>
 80048ba:	bf00      	nop
 80048bc:	20004300 	.word	0x20004300

080048c0 <__malloc_unlock>:
 80048c0:	4801      	ldr	r0, [pc, #4]	@ (80048c8 <__malloc_unlock+0x8>)
 80048c2:	f7ff befc 	b.w	80046be <__retarget_lock_release_recursive>
 80048c6:	bf00      	nop
 80048c8:	20004300 	.word	0x20004300

080048cc <__ssputs_r>:
 80048cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048d0:	688e      	ldr	r6, [r1, #8]
 80048d2:	461f      	mov	r7, r3
 80048d4:	42be      	cmp	r6, r7
 80048d6:	680b      	ldr	r3, [r1, #0]
 80048d8:	4682      	mov	sl, r0
 80048da:	460c      	mov	r4, r1
 80048dc:	4690      	mov	r8, r2
 80048de:	d82d      	bhi.n	800493c <__ssputs_r+0x70>
 80048e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80048e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80048e8:	d026      	beq.n	8004938 <__ssputs_r+0x6c>
 80048ea:	6965      	ldr	r5, [r4, #20]
 80048ec:	6909      	ldr	r1, [r1, #16]
 80048ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80048f2:	eba3 0901 	sub.w	r9, r3, r1
 80048f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80048fa:	1c7b      	adds	r3, r7, #1
 80048fc:	444b      	add	r3, r9
 80048fe:	106d      	asrs	r5, r5, #1
 8004900:	429d      	cmp	r5, r3
 8004902:	bf38      	it	cc
 8004904:	461d      	movcc	r5, r3
 8004906:	0553      	lsls	r3, r2, #21
 8004908:	d527      	bpl.n	800495a <__ssputs_r+0x8e>
 800490a:	4629      	mov	r1, r5
 800490c:	f7ff ff52 	bl	80047b4 <_malloc_r>
 8004910:	4606      	mov	r6, r0
 8004912:	b360      	cbz	r0, 800496e <__ssputs_r+0xa2>
 8004914:	6921      	ldr	r1, [r4, #16]
 8004916:	464a      	mov	r2, r9
 8004918:	f7ff fed2 	bl	80046c0 <memcpy>
 800491c:	89a3      	ldrh	r3, [r4, #12]
 800491e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004926:	81a3      	strh	r3, [r4, #12]
 8004928:	6126      	str	r6, [r4, #16]
 800492a:	6165      	str	r5, [r4, #20]
 800492c:	444e      	add	r6, r9
 800492e:	eba5 0509 	sub.w	r5, r5, r9
 8004932:	6026      	str	r6, [r4, #0]
 8004934:	60a5      	str	r5, [r4, #8]
 8004936:	463e      	mov	r6, r7
 8004938:	42be      	cmp	r6, r7
 800493a:	d900      	bls.n	800493e <__ssputs_r+0x72>
 800493c:	463e      	mov	r6, r7
 800493e:	6820      	ldr	r0, [r4, #0]
 8004940:	4632      	mov	r2, r6
 8004942:	4641      	mov	r1, r8
 8004944:	f000 faa6 	bl	8004e94 <memmove>
 8004948:	68a3      	ldr	r3, [r4, #8]
 800494a:	1b9b      	subs	r3, r3, r6
 800494c:	60a3      	str	r3, [r4, #8]
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	4433      	add	r3, r6
 8004952:	6023      	str	r3, [r4, #0]
 8004954:	2000      	movs	r0, #0
 8004956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800495a:	462a      	mov	r2, r5
 800495c:	f000 fac4 	bl	8004ee8 <_realloc_r>
 8004960:	4606      	mov	r6, r0
 8004962:	2800      	cmp	r0, #0
 8004964:	d1e0      	bne.n	8004928 <__ssputs_r+0x5c>
 8004966:	6921      	ldr	r1, [r4, #16]
 8004968:	4650      	mov	r0, sl
 800496a:	f7ff feb7 	bl	80046dc <_free_r>
 800496e:	230c      	movs	r3, #12
 8004970:	f8ca 3000 	str.w	r3, [sl]
 8004974:	89a3      	ldrh	r3, [r4, #12]
 8004976:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800497a:	81a3      	strh	r3, [r4, #12]
 800497c:	f04f 30ff 	mov.w	r0, #4294967295
 8004980:	e7e9      	b.n	8004956 <__ssputs_r+0x8a>
	...

08004984 <_svfiprintf_r>:
 8004984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004988:	4698      	mov	r8, r3
 800498a:	898b      	ldrh	r3, [r1, #12]
 800498c:	061b      	lsls	r3, r3, #24
 800498e:	b09d      	sub	sp, #116	@ 0x74
 8004990:	4607      	mov	r7, r0
 8004992:	460d      	mov	r5, r1
 8004994:	4614      	mov	r4, r2
 8004996:	d510      	bpl.n	80049ba <_svfiprintf_r+0x36>
 8004998:	690b      	ldr	r3, [r1, #16]
 800499a:	b973      	cbnz	r3, 80049ba <_svfiprintf_r+0x36>
 800499c:	2140      	movs	r1, #64	@ 0x40
 800499e:	f7ff ff09 	bl	80047b4 <_malloc_r>
 80049a2:	6028      	str	r0, [r5, #0]
 80049a4:	6128      	str	r0, [r5, #16]
 80049a6:	b930      	cbnz	r0, 80049b6 <_svfiprintf_r+0x32>
 80049a8:	230c      	movs	r3, #12
 80049aa:	603b      	str	r3, [r7, #0]
 80049ac:	f04f 30ff 	mov.w	r0, #4294967295
 80049b0:	b01d      	add	sp, #116	@ 0x74
 80049b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049b6:	2340      	movs	r3, #64	@ 0x40
 80049b8:	616b      	str	r3, [r5, #20]
 80049ba:	2300      	movs	r3, #0
 80049bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80049be:	2320      	movs	r3, #32
 80049c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80049c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80049c8:	2330      	movs	r3, #48	@ 0x30
 80049ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004b68 <_svfiprintf_r+0x1e4>
 80049ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80049d2:	f04f 0901 	mov.w	r9, #1
 80049d6:	4623      	mov	r3, r4
 80049d8:	469a      	mov	sl, r3
 80049da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049de:	b10a      	cbz	r2, 80049e4 <_svfiprintf_r+0x60>
 80049e0:	2a25      	cmp	r2, #37	@ 0x25
 80049e2:	d1f9      	bne.n	80049d8 <_svfiprintf_r+0x54>
 80049e4:	ebba 0b04 	subs.w	fp, sl, r4
 80049e8:	d00b      	beq.n	8004a02 <_svfiprintf_r+0x7e>
 80049ea:	465b      	mov	r3, fp
 80049ec:	4622      	mov	r2, r4
 80049ee:	4629      	mov	r1, r5
 80049f0:	4638      	mov	r0, r7
 80049f2:	f7ff ff6b 	bl	80048cc <__ssputs_r>
 80049f6:	3001      	adds	r0, #1
 80049f8:	f000 80a7 	beq.w	8004b4a <_svfiprintf_r+0x1c6>
 80049fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049fe:	445a      	add	r2, fp
 8004a00:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a02:	f89a 3000 	ldrb.w	r3, [sl]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f000 809f 	beq.w	8004b4a <_svfiprintf_r+0x1c6>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a16:	f10a 0a01 	add.w	sl, sl, #1
 8004a1a:	9304      	str	r3, [sp, #16]
 8004a1c:	9307      	str	r3, [sp, #28]
 8004a1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004a22:	931a      	str	r3, [sp, #104]	@ 0x68
 8004a24:	4654      	mov	r4, sl
 8004a26:	2205      	movs	r2, #5
 8004a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a2c:	484e      	ldr	r0, [pc, #312]	@ (8004b68 <_svfiprintf_r+0x1e4>)
 8004a2e:	f7fb fbdf 	bl	80001f0 <memchr>
 8004a32:	9a04      	ldr	r2, [sp, #16]
 8004a34:	b9d8      	cbnz	r0, 8004a6e <_svfiprintf_r+0xea>
 8004a36:	06d0      	lsls	r0, r2, #27
 8004a38:	bf44      	itt	mi
 8004a3a:	2320      	movmi	r3, #32
 8004a3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a40:	0711      	lsls	r1, r2, #28
 8004a42:	bf44      	itt	mi
 8004a44:	232b      	movmi	r3, #43	@ 0x2b
 8004a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a4a:	f89a 3000 	ldrb.w	r3, [sl]
 8004a4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a50:	d015      	beq.n	8004a7e <_svfiprintf_r+0xfa>
 8004a52:	9a07      	ldr	r2, [sp, #28]
 8004a54:	4654      	mov	r4, sl
 8004a56:	2000      	movs	r0, #0
 8004a58:	f04f 0c0a 	mov.w	ip, #10
 8004a5c:	4621      	mov	r1, r4
 8004a5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a62:	3b30      	subs	r3, #48	@ 0x30
 8004a64:	2b09      	cmp	r3, #9
 8004a66:	d94b      	bls.n	8004b00 <_svfiprintf_r+0x17c>
 8004a68:	b1b0      	cbz	r0, 8004a98 <_svfiprintf_r+0x114>
 8004a6a:	9207      	str	r2, [sp, #28]
 8004a6c:	e014      	b.n	8004a98 <_svfiprintf_r+0x114>
 8004a6e:	eba0 0308 	sub.w	r3, r0, r8
 8004a72:	fa09 f303 	lsl.w	r3, r9, r3
 8004a76:	4313      	orrs	r3, r2
 8004a78:	9304      	str	r3, [sp, #16]
 8004a7a:	46a2      	mov	sl, r4
 8004a7c:	e7d2      	b.n	8004a24 <_svfiprintf_r+0xa0>
 8004a7e:	9b03      	ldr	r3, [sp, #12]
 8004a80:	1d19      	adds	r1, r3, #4
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	9103      	str	r1, [sp, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	bfbb      	ittet	lt
 8004a8a:	425b      	neglt	r3, r3
 8004a8c:	f042 0202 	orrlt.w	r2, r2, #2
 8004a90:	9307      	strge	r3, [sp, #28]
 8004a92:	9307      	strlt	r3, [sp, #28]
 8004a94:	bfb8      	it	lt
 8004a96:	9204      	strlt	r2, [sp, #16]
 8004a98:	7823      	ldrb	r3, [r4, #0]
 8004a9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004a9c:	d10a      	bne.n	8004ab4 <_svfiprintf_r+0x130>
 8004a9e:	7863      	ldrb	r3, [r4, #1]
 8004aa0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004aa2:	d132      	bne.n	8004b0a <_svfiprintf_r+0x186>
 8004aa4:	9b03      	ldr	r3, [sp, #12]
 8004aa6:	1d1a      	adds	r2, r3, #4
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	9203      	str	r2, [sp, #12]
 8004aac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ab0:	3402      	adds	r4, #2
 8004ab2:	9305      	str	r3, [sp, #20]
 8004ab4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004b78 <_svfiprintf_r+0x1f4>
 8004ab8:	7821      	ldrb	r1, [r4, #0]
 8004aba:	2203      	movs	r2, #3
 8004abc:	4650      	mov	r0, sl
 8004abe:	f7fb fb97 	bl	80001f0 <memchr>
 8004ac2:	b138      	cbz	r0, 8004ad4 <_svfiprintf_r+0x150>
 8004ac4:	9b04      	ldr	r3, [sp, #16]
 8004ac6:	eba0 000a 	sub.w	r0, r0, sl
 8004aca:	2240      	movs	r2, #64	@ 0x40
 8004acc:	4082      	lsls	r2, r0
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	3401      	adds	r4, #1
 8004ad2:	9304      	str	r3, [sp, #16]
 8004ad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ad8:	4824      	ldr	r0, [pc, #144]	@ (8004b6c <_svfiprintf_r+0x1e8>)
 8004ada:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ade:	2206      	movs	r2, #6
 8004ae0:	f7fb fb86 	bl	80001f0 <memchr>
 8004ae4:	2800      	cmp	r0, #0
 8004ae6:	d036      	beq.n	8004b56 <_svfiprintf_r+0x1d2>
 8004ae8:	4b21      	ldr	r3, [pc, #132]	@ (8004b70 <_svfiprintf_r+0x1ec>)
 8004aea:	bb1b      	cbnz	r3, 8004b34 <_svfiprintf_r+0x1b0>
 8004aec:	9b03      	ldr	r3, [sp, #12]
 8004aee:	3307      	adds	r3, #7
 8004af0:	f023 0307 	bic.w	r3, r3, #7
 8004af4:	3308      	adds	r3, #8
 8004af6:	9303      	str	r3, [sp, #12]
 8004af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004afa:	4433      	add	r3, r6
 8004afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8004afe:	e76a      	b.n	80049d6 <_svfiprintf_r+0x52>
 8004b00:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b04:	460c      	mov	r4, r1
 8004b06:	2001      	movs	r0, #1
 8004b08:	e7a8      	b.n	8004a5c <_svfiprintf_r+0xd8>
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	3401      	adds	r4, #1
 8004b0e:	9305      	str	r3, [sp, #20]
 8004b10:	4619      	mov	r1, r3
 8004b12:	f04f 0c0a 	mov.w	ip, #10
 8004b16:	4620      	mov	r0, r4
 8004b18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b1c:	3a30      	subs	r2, #48	@ 0x30
 8004b1e:	2a09      	cmp	r2, #9
 8004b20:	d903      	bls.n	8004b2a <_svfiprintf_r+0x1a6>
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d0c6      	beq.n	8004ab4 <_svfiprintf_r+0x130>
 8004b26:	9105      	str	r1, [sp, #20]
 8004b28:	e7c4      	b.n	8004ab4 <_svfiprintf_r+0x130>
 8004b2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b2e:	4604      	mov	r4, r0
 8004b30:	2301      	movs	r3, #1
 8004b32:	e7f0      	b.n	8004b16 <_svfiprintf_r+0x192>
 8004b34:	ab03      	add	r3, sp, #12
 8004b36:	9300      	str	r3, [sp, #0]
 8004b38:	462a      	mov	r2, r5
 8004b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8004b74 <_svfiprintf_r+0x1f0>)
 8004b3c:	a904      	add	r1, sp, #16
 8004b3e:	4638      	mov	r0, r7
 8004b40:	f3af 8000 	nop.w
 8004b44:	1c42      	adds	r2, r0, #1
 8004b46:	4606      	mov	r6, r0
 8004b48:	d1d6      	bne.n	8004af8 <_svfiprintf_r+0x174>
 8004b4a:	89ab      	ldrh	r3, [r5, #12]
 8004b4c:	065b      	lsls	r3, r3, #25
 8004b4e:	f53f af2d 	bmi.w	80049ac <_svfiprintf_r+0x28>
 8004b52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b54:	e72c      	b.n	80049b0 <_svfiprintf_r+0x2c>
 8004b56:	ab03      	add	r3, sp, #12
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	462a      	mov	r2, r5
 8004b5c:	4b05      	ldr	r3, [pc, #20]	@ (8004b74 <_svfiprintf_r+0x1f0>)
 8004b5e:	a904      	add	r1, sp, #16
 8004b60:	4638      	mov	r0, r7
 8004b62:	f000 f879 	bl	8004c58 <_printf_i>
 8004b66:	e7ed      	b.n	8004b44 <_svfiprintf_r+0x1c0>
 8004b68:	08005024 	.word	0x08005024
 8004b6c:	0800502e 	.word	0x0800502e
 8004b70:	00000000 	.word	0x00000000
 8004b74:	080048cd 	.word	0x080048cd
 8004b78:	0800502a 	.word	0x0800502a

08004b7c <_printf_common>:
 8004b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b80:	4616      	mov	r6, r2
 8004b82:	4698      	mov	r8, r3
 8004b84:	688a      	ldr	r2, [r1, #8]
 8004b86:	690b      	ldr	r3, [r1, #16]
 8004b88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	bfb8      	it	lt
 8004b90:	4613      	movlt	r3, r2
 8004b92:	6033      	str	r3, [r6, #0]
 8004b94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b98:	4607      	mov	r7, r0
 8004b9a:	460c      	mov	r4, r1
 8004b9c:	b10a      	cbz	r2, 8004ba2 <_printf_common+0x26>
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	6033      	str	r3, [r6, #0]
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	0699      	lsls	r1, r3, #26
 8004ba6:	bf42      	ittt	mi
 8004ba8:	6833      	ldrmi	r3, [r6, #0]
 8004baa:	3302      	addmi	r3, #2
 8004bac:	6033      	strmi	r3, [r6, #0]
 8004bae:	6825      	ldr	r5, [r4, #0]
 8004bb0:	f015 0506 	ands.w	r5, r5, #6
 8004bb4:	d106      	bne.n	8004bc4 <_printf_common+0x48>
 8004bb6:	f104 0a19 	add.w	sl, r4, #25
 8004bba:	68e3      	ldr	r3, [r4, #12]
 8004bbc:	6832      	ldr	r2, [r6, #0]
 8004bbe:	1a9b      	subs	r3, r3, r2
 8004bc0:	42ab      	cmp	r3, r5
 8004bc2:	dc26      	bgt.n	8004c12 <_printf_common+0x96>
 8004bc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004bc8:	6822      	ldr	r2, [r4, #0]
 8004bca:	3b00      	subs	r3, #0
 8004bcc:	bf18      	it	ne
 8004bce:	2301      	movne	r3, #1
 8004bd0:	0692      	lsls	r2, r2, #26
 8004bd2:	d42b      	bmi.n	8004c2c <_printf_common+0xb0>
 8004bd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004bd8:	4641      	mov	r1, r8
 8004bda:	4638      	mov	r0, r7
 8004bdc:	47c8      	blx	r9
 8004bde:	3001      	adds	r0, #1
 8004be0:	d01e      	beq.n	8004c20 <_printf_common+0xa4>
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	6922      	ldr	r2, [r4, #16]
 8004be6:	f003 0306 	and.w	r3, r3, #6
 8004bea:	2b04      	cmp	r3, #4
 8004bec:	bf02      	ittt	eq
 8004bee:	68e5      	ldreq	r5, [r4, #12]
 8004bf0:	6833      	ldreq	r3, [r6, #0]
 8004bf2:	1aed      	subeq	r5, r5, r3
 8004bf4:	68a3      	ldr	r3, [r4, #8]
 8004bf6:	bf0c      	ite	eq
 8004bf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bfc:	2500      	movne	r5, #0
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	bfc4      	itt	gt
 8004c02:	1a9b      	subgt	r3, r3, r2
 8004c04:	18ed      	addgt	r5, r5, r3
 8004c06:	2600      	movs	r6, #0
 8004c08:	341a      	adds	r4, #26
 8004c0a:	42b5      	cmp	r5, r6
 8004c0c:	d11a      	bne.n	8004c44 <_printf_common+0xc8>
 8004c0e:	2000      	movs	r0, #0
 8004c10:	e008      	b.n	8004c24 <_printf_common+0xa8>
 8004c12:	2301      	movs	r3, #1
 8004c14:	4652      	mov	r2, sl
 8004c16:	4641      	mov	r1, r8
 8004c18:	4638      	mov	r0, r7
 8004c1a:	47c8      	blx	r9
 8004c1c:	3001      	adds	r0, #1
 8004c1e:	d103      	bne.n	8004c28 <_printf_common+0xac>
 8004c20:	f04f 30ff 	mov.w	r0, #4294967295
 8004c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c28:	3501      	adds	r5, #1
 8004c2a:	e7c6      	b.n	8004bba <_printf_common+0x3e>
 8004c2c:	18e1      	adds	r1, r4, r3
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	2030      	movs	r0, #48	@ 0x30
 8004c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c36:	4422      	add	r2, r4
 8004c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c40:	3302      	adds	r3, #2
 8004c42:	e7c7      	b.n	8004bd4 <_printf_common+0x58>
 8004c44:	2301      	movs	r3, #1
 8004c46:	4622      	mov	r2, r4
 8004c48:	4641      	mov	r1, r8
 8004c4a:	4638      	mov	r0, r7
 8004c4c:	47c8      	blx	r9
 8004c4e:	3001      	adds	r0, #1
 8004c50:	d0e6      	beq.n	8004c20 <_printf_common+0xa4>
 8004c52:	3601      	adds	r6, #1
 8004c54:	e7d9      	b.n	8004c0a <_printf_common+0x8e>
	...

08004c58 <_printf_i>:
 8004c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c5c:	7e0f      	ldrb	r7, [r1, #24]
 8004c5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c60:	2f78      	cmp	r7, #120	@ 0x78
 8004c62:	4691      	mov	r9, r2
 8004c64:	4680      	mov	r8, r0
 8004c66:	460c      	mov	r4, r1
 8004c68:	469a      	mov	sl, r3
 8004c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c6e:	d807      	bhi.n	8004c80 <_printf_i+0x28>
 8004c70:	2f62      	cmp	r7, #98	@ 0x62
 8004c72:	d80a      	bhi.n	8004c8a <_printf_i+0x32>
 8004c74:	2f00      	cmp	r7, #0
 8004c76:	f000 80d1 	beq.w	8004e1c <_printf_i+0x1c4>
 8004c7a:	2f58      	cmp	r7, #88	@ 0x58
 8004c7c:	f000 80b8 	beq.w	8004df0 <_printf_i+0x198>
 8004c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c88:	e03a      	b.n	8004d00 <_printf_i+0xa8>
 8004c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c8e:	2b15      	cmp	r3, #21
 8004c90:	d8f6      	bhi.n	8004c80 <_printf_i+0x28>
 8004c92:	a101      	add	r1, pc, #4	@ (adr r1, 8004c98 <_printf_i+0x40>)
 8004c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c98:	08004cf1 	.word	0x08004cf1
 8004c9c:	08004d05 	.word	0x08004d05
 8004ca0:	08004c81 	.word	0x08004c81
 8004ca4:	08004c81 	.word	0x08004c81
 8004ca8:	08004c81 	.word	0x08004c81
 8004cac:	08004c81 	.word	0x08004c81
 8004cb0:	08004d05 	.word	0x08004d05
 8004cb4:	08004c81 	.word	0x08004c81
 8004cb8:	08004c81 	.word	0x08004c81
 8004cbc:	08004c81 	.word	0x08004c81
 8004cc0:	08004c81 	.word	0x08004c81
 8004cc4:	08004e03 	.word	0x08004e03
 8004cc8:	08004d2f 	.word	0x08004d2f
 8004ccc:	08004dbd 	.word	0x08004dbd
 8004cd0:	08004c81 	.word	0x08004c81
 8004cd4:	08004c81 	.word	0x08004c81
 8004cd8:	08004e25 	.word	0x08004e25
 8004cdc:	08004c81 	.word	0x08004c81
 8004ce0:	08004d2f 	.word	0x08004d2f
 8004ce4:	08004c81 	.word	0x08004c81
 8004ce8:	08004c81 	.word	0x08004c81
 8004cec:	08004dc5 	.word	0x08004dc5
 8004cf0:	6833      	ldr	r3, [r6, #0]
 8004cf2:	1d1a      	adds	r2, r3, #4
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6032      	str	r2, [r6, #0]
 8004cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d00:	2301      	movs	r3, #1
 8004d02:	e09c      	b.n	8004e3e <_printf_i+0x1e6>
 8004d04:	6833      	ldr	r3, [r6, #0]
 8004d06:	6820      	ldr	r0, [r4, #0]
 8004d08:	1d19      	adds	r1, r3, #4
 8004d0a:	6031      	str	r1, [r6, #0]
 8004d0c:	0606      	lsls	r6, r0, #24
 8004d0e:	d501      	bpl.n	8004d14 <_printf_i+0xbc>
 8004d10:	681d      	ldr	r5, [r3, #0]
 8004d12:	e003      	b.n	8004d1c <_printf_i+0xc4>
 8004d14:	0645      	lsls	r5, r0, #25
 8004d16:	d5fb      	bpl.n	8004d10 <_printf_i+0xb8>
 8004d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d1c:	2d00      	cmp	r5, #0
 8004d1e:	da03      	bge.n	8004d28 <_printf_i+0xd0>
 8004d20:	232d      	movs	r3, #45	@ 0x2d
 8004d22:	426d      	negs	r5, r5
 8004d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d28:	4858      	ldr	r0, [pc, #352]	@ (8004e8c <_printf_i+0x234>)
 8004d2a:	230a      	movs	r3, #10
 8004d2c:	e011      	b.n	8004d52 <_printf_i+0xfa>
 8004d2e:	6821      	ldr	r1, [r4, #0]
 8004d30:	6833      	ldr	r3, [r6, #0]
 8004d32:	0608      	lsls	r0, r1, #24
 8004d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d38:	d402      	bmi.n	8004d40 <_printf_i+0xe8>
 8004d3a:	0649      	lsls	r1, r1, #25
 8004d3c:	bf48      	it	mi
 8004d3e:	b2ad      	uxthmi	r5, r5
 8004d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d42:	4852      	ldr	r0, [pc, #328]	@ (8004e8c <_printf_i+0x234>)
 8004d44:	6033      	str	r3, [r6, #0]
 8004d46:	bf14      	ite	ne
 8004d48:	230a      	movne	r3, #10
 8004d4a:	2308      	moveq	r3, #8
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d52:	6866      	ldr	r6, [r4, #4]
 8004d54:	60a6      	str	r6, [r4, #8]
 8004d56:	2e00      	cmp	r6, #0
 8004d58:	db05      	blt.n	8004d66 <_printf_i+0x10e>
 8004d5a:	6821      	ldr	r1, [r4, #0]
 8004d5c:	432e      	orrs	r6, r5
 8004d5e:	f021 0104 	bic.w	r1, r1, #4
 8004d62:	6021      	str	r1, [r4, #0]
 8004d64:	d04b      	beq.n	8004dfe <_printf_i+0x1a6>
 8004d66:	4616      	mov	r6, r2
 8004d68:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d6c:	fb03 5711 	mls	r7, r3, r1, r5
 8004d70:	5dc7      	ldrb	r7, [r0, r7]
 8004d72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d76:	462f      	mov	r7, r5
 8004d78:	42bb      	cmp	r3, r7
 8004d7a:	460d      	mov	r5, r1
 8004d7c:	d9f4      	bls.n	8004d68 <_printf_i+0x110>
 8004d7e:	2b08      	cmp	r3, #8
 8004d80:	d10b      	bne.n	8004d9a <_printf_i+0x142>
 8004d82:	6823      	ldr	r3, [r4, #0]
 8004d84:	07df      	lsls	r7, r3, #31
 8004d86:	d508      	bpl.n	8004d9a <_printf_i+0x142>
 8004d88:	6923      	ldr	r3, [r4, #16]
 8004d8a:	6861      	ldr	r1, [r4, #4]
 8004d8c:	4299      	cmp	r1, r3
 8004d8e:	bfde      	ittt	le
 8004d90:	2330      	movle	r3, #48	@ 0x30
 8004d92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d9a:	1b92      	subs	r2, r2, r6
 8004d9c:	6122      	str	r2, [r4, #16]
 8004d9e:	f8cd a000 	str.w	sl, [sp]
 8004da2:	464b      	mov	r3, r9
 8004da4:	aa03      	add	r2, sp, #12
 8004da6:	4621      	mov	r1, r4
 8004da8:	4640      	mov	r0, r8
 8004daa:	f7ff fee7 	bl	8004b7c <_printf_common>
 8004dae:	3001      	adds	r0, #1
 8004db0:	d14a      	bne.n	8004e48 <_printf_i+0x1f0>
 8004db2:	f04f 30ff 	mov.w	r0, #4294967295
 8004db6:	b004      	add	sp, #16
 8004db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dbc:	6823      	ldr	r3, [r4, #0]
 8004dbe:	f043 0320 	orr.w	r3, r3, #32
 8004dc2:	6023      	str	r3, [r4, #0]
 8004dc4:	4832      	ldr	r0, [pc, #200]	@ (8004e90 <_printf_i+0x238>)
 8004dc6:	2778      	movs	r7, #120	@ 0x78
 8004dc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004dcc:	6823      	ldr	r3, [r4, #0]
 8004dce:	6831      	ldr	r1, [r6, #0]
 8004dd0:	061f      	lsls	r7, r3, #24
 8004dd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8004dd6:	d402      	bmi.n	8004dde <_printf_i+0x186>
 8004dd8:	065f      	lsls	r7, r3, #25
 8004dda:	bf48      	it	mi
 8004ddc:	b2ad      	uxthmi	r5, r5
 8004dde:	6031      	str	r1, [r6, #0]
 8004de0:	07d9      	lsls	r1, r3, #31
 8004de2:	bf44      	itt	mi
 8004de4:	f043 0320 	orrmi.w	r3, r3, #32
 8004de8:	6023      	strmi	r3, [r4, #0]
 8004dea:	b11d      	cbz	r5, 8004df4 <_printf_i+0x19c>
 8004dec:	2310      	movs	r3, #16
 8004dee:	e7ad      	b.n	8004d4c <_printf_i+0xf4>
 8004df0:	4826      	ldr	r0, [pc, #152]	@ (8004e8c <_printf_i+0x234>)
 8004df2:	e7e9      	b.n	8004dc8 <_printf_i+0x170>
 8004df4:	6823      	ldr	r3, [r4, #0]
 8004df6:	f023 0320 	bic.w	r3, r3, #32
 8004dfa:	6023      	str	r3, [r4, #0]
 8004dfc:	e7f6      	b.n	8004dec <_printf_i+0x194>
 8004dfe:	4616      	mov	r6, r2
 8004e00:	e7bd      	b.n	8004d7e <_printf_i+0x126>
 8004e02:	6833      	ldr	r3, [r6, #0]
 8004e04:	6825      	ldr	r5, [r4, #0]
 8004e06:	6961      	ldr	r1, [r4, #20]
 8004e08:	1d18      	adds	r0, r3, #4
 8004e0a:	6030      	str	r0, [r6, #0]
 8004e0c:	062e      	lsls	r6, r5, #24
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	d501      	bpl.n	8004e16 <_printf_i+0x1be>
 8004e12:	6019      	str	r1, [r3, #0]
 8004e14:	e002      	b.n	8004e1c <_printf_i+0x1c4>
 8004e16:	0668      	lsls	r0, r5, #25
 8004e18:	d5fb      	bpl.n	8004e12 <_printf_i+0x1ba>
 8004e1a:	8019      	strh	r1, [r3, #0]
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	6123      	str	r3, [r4, #16]
 8004e20:	4616      	mov	r6, r2
 8004e22:	e7bc      	b.n	8004d9e <_printf_i+0x146>
 8004e24:	6833      	ldr	r3, [r6, #0]
 8004e26:	1d1a      	adds	r2, r3, #4
 8004e28:	6032      	str	r2, [r6, #0]
 8004e2a:	681e      	ldr	r6, [r3, #0]
 8004e2c:	6862      	ldr	r2, [r4, #4]
 8004e2e:	2100      	movs	r1, #0
 8004e30:	4630      	mov	r0, r6
 8004e32:	f7fb f9dd 	bl	80001f0 <memchr>
 8004e36:	b108      	cbz	r0, 8004e3c <_printf_i+0x1e4>
 8004e38:	1b80      	subs	r0, r0, r6
 8004e3a:	6060      	str	r0, [r4, #4]
 8004e3c:	6863      	ldr	r3, [r4, #4]
 8004e3e:	6123      	str	r3, [r4, #16]
 8004e40:	2300      	movs	r3, #0
 8004e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e46:	e7aa      	b.n	8004d9e <_printf_i+0x146>
 8004e48:	6923      	ldr	r3, [r4, #16]
 8004e4a:	4632      	mov	r2, r6
 8004e4c:	4649      	mov	r1, r9
 8004e4e:	4640      	mov	r0, r8
 8004e50:	47d0      	blx	sl
 8004e52:	3001      	adds	r0, #1
 8004e54:	d0ad      	beq.n	8004db2 <_printf_i+0x15a>
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	079b      	lsls	r3, r3, #30
 8004e5a:	d413      	bmi.n	8004e84 <_printf_i+0x22c>
 8004e5c:	68e0      	ldr	r0, [r4, #12]
 8004e5e:	9b03      	ldr	r3, [sp, #12]
 8004e60:	4298      	cmp	r0, r3
 8004e62:	bfb8      	it	lt
 8004e64:	4618      	movlt	r0, r3
 8004e66:	e7a6      	b.n	8004db6 <_printf_i+0x15e>
 8004e68:	2301      	movs	r3, #1
 8004e6a:	4632      	mov	r2, r6
 8004e6c:	4649      	mov	r1, r9
 8004e6e:	4640      	mov	r0, r8
 8004e70:	47d0      	blx	sl
 8004e72:	3001      	adds	r0, #1
 8004e74:	d09d      	beq.n	8004db2 <_printf_i+0x15a>
 8004e76:	3501      	adds	r5, #1
 8004e78:	68e3      	ldr	r3, [r4, #12]
 8004e7a:	9903      	ldr	r1, [sp, #12]
 8004e7c:	1a5b      	subs	r3, r3, r1
 8004e7e:	42ab      	cmp	r3, r5
 8004e80:	dcf2      	bgt.n	8004e68 <_printf_i+0x210>
 8004e82:	e7eb      	b.n	8004e5c <_printf_i+0x204>
 8004e84:	2500      	movs	r5, #0
 8004e86:	f104 0619 	add.w	r6, r4, #25
 8004e8a:	e7f5      	b.n	8004e78 <_printf_i+0x220>
 8004e8c:	08005035 	.word	0x08005035
 8004e90:	08005046 	.word	0x08005046

08004e94 <memmove>:
 8004e94:	4288      	cmp	r0, r1
 8004e96:	b510      	push	{r4, lr}
 8004e98:	eb01 0402 	add.w	r4, r1, r2
 8004e9c:	d902      	bls.n	8004ea4 <memmove+0x10>
 8004e9e:	4284      	cmp	r4, r0
 8004ea0:	4623      	mov	r3, r4
 8004ea2:	d807      	bhi.n	8004eb4 <memmove+0x20>
 8004ea4:	1e43      	subs	r3, r0, #1
 8004ea6:	42a1      	cmp	r1, r4
 8004ea8:	d008      	beq.n	8004ebc <memmove+0x28>
 8004eaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004eae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004eb2:	e7f8      	b.n	8004ea6 <memmove+0x12>
 8004eb4:	4402      	add	r2, r0
 8004eb6:	4601      	mov	r1, r0
 8004eb8:	428a      	cmp	r2, r1
 8004eba:	d100      	bne.n	8004ebe <memmove+0x2a>
 8004ebc:	bd10      	pop	{r4, pc}
 8004ebe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004ec2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004ec6:	e7f7      	b.n	8004eb8 <memmove+0x24>

08004ec8 <_sbrk_r>:
 8004ec8:	b538      	push	{r3, r4, r5, lr}
 8004eca:	4d06      	ldr	r5, [pc, #24]	@ (8004ee4 <_sbrk_r+0x1c>)
 8004ecc:	2300      	movs	r3, #0
 8004ece:	4604      	mov	r4, r0
 8004ed0:	4608      	mov	r0, r1
 8004ed2:	602b      	str	r3, [r5, #0]
 8004ed4:	f7fc f810 	bl	8000ef8 <_sbrk>
 8004ed8:	1c43      	adds	r3, r0, #1
 8004eda:	d102      	bne.n	8004ee2 <_sbrk_r+0x1a>
 8004edc:	682b      	ldr	r3, [r5, #0]
 8004ede:	b103      	cbz	r3, 8004ee2 <_sbrk_r+0x1a>
 8004ee0:	6023      	str	r3, [r4, #0]
 8004ee2:	bd38      	pop	{r3, r4, r5, pc}
 8004ee4:	200042fc 	.word	0x200042fc

08004ee8 <_realloc_r>:
 8004ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004eec:	4607      	mov	r7, r0
 8004eee:	4614      	mov	r4, r2
 8004ef0:	460d      	mov	r5, r1
 8004ef2:	b921      	cbnz	r1, 8004efe <_realloc_r+0x16>
 8004ef4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ef8:	4611      	mov	r1, r2
 8004efa:	f7ff bc5b 	b.w	80047b4 <_malloc_r>
 8004efe:	b92a      	cbnz	r2, 8004f0c <_realloc_r+0x24>
 8004f00:	f7ff fbec 	bl	80046dc <_free_r>
 8004f04:	4625      	mov	r5, r4
 8004f06:	4628      	mov	r0, r5
 8004f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f0c:	f000 f81a 	bl	8004f44 <_malloc_usable_size_r>
 8004f10:	4284      	cmp	r4, r0
 8004f12:	4606      	mov	r6, r0
 8004f14:	d802      	bhi.n	8004f1c <_realloc_r+0x34>
 8004f16:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004f1a:	d8f4      	bhi.n	8004f06 <_realloc_r+0x1e>
 8004f1c:	4621      	mov	r1, r4
 8004f1e:	4638      	mov	r0, r7
 8004f20:	f7ff fc48 	bl	80047b4 <_malloc_r>
 8004f24:	4680      	mov	r8, r0
 8004f26:	b908      	cbnz	r0, 8004f2c <_realloc_r+0x44>
 8004f28:	4645      	mov	r5, r8
 8004f2a:	e7ec      	b.n	8004f06 <_realloc_r+0x1e>
 8004f2c:	42b4      	cmp	r4, r6
 8004f2e:	4622      	mov	r2, r4
 8004f30:	4629      	mov	r1, r5
 8004f32:	bf28      	it	cs
 8004f34:	4632      	movcs	r2, r6
 8004f36:	f7ff fbc3 	bl	80046c0 <memcpy>
 8004f3a:	4629      	mov	r1, r5
 8004f3c:	4638      	mov	r0, r7
 8004f3e:	f7ff fbcd 	bl	80046dc <_free_r>
 8004f42:	e7f1      	b.n	8004f28 <_realloc_r+0x40>

08004f44 <_malloc_usable_size_r>:
 8004f44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f48:	1f18      	subs	r0, r3, #4
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	bfbc      	itt	lt
 8004f4e:	580b      	ldrlt	r3, [r1, r0]
 8004f50:	18c0      	addlt	r0, r0, r3
 8004f52:	4770      	bx	lr

08004f54 <_init>:
 8004f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f56:	bf00      	nop
 8004f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f5a:	bc08      	pop	{r3}
 8004f5c:	469e      	mov	lr, r3
 8004f5e:	4770      	bx	lr

08004f60 <_fini>:
 8004f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f62:	bf00      	nop
 8004f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f66:	bc08      	pop	{r3}
 8004f68:	469e      	mov	lr, r3
 8004f6a:	4770      	bx	lr
