

================================================================
== Vitis HLS Report for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'
================================================================
* Date:           Tue Nov 15 12:03:41 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.026 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        6|  50.000 ns|  60.000 ns|    5|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_91_2  |        3|        4|         2|          1|          1|  3 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|      68|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln91_fu_97_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln93_fu_128_p2  |         +|   0|  0|  12|           5|           4|
    |icmp_ln91_fu_91_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|          12|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_5_fu_46                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_5_fu_46                |  3|   0|    3|          0|
    |trunc_ln93_reg_164       |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_VITIS_LOOP_91_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_VITIS_LOOP_91_2|  return value|
|select_ln91        |   in|    3|     ap_none|                       select_ln91|        scalar|
|tmp_buf_address0   |  out|    2|   ap_memory|                           tmp_buf|         array|
|tmp_buf_ce0        |  out|    1|   ap_memory|                           tmp_buf|         array|
|tmp_buf_q0         |   in|   32|   ap_memory|                           tmp_buf|         array|
|data_buf_address0  |  out|    9|   ap_memory|                          data_buf|         array|
|data_buf_ce0       |  out|    1|   ap_memory|                          data_buf|         array|
|data_buf_we0       |  out|    1|   ap_memory|                          data_buf|         array|
|data_buf_d0        |  out|   32|   ap_memory|                          data_buf|         array|
+-------------------+-----+-----+------------+----------------------------------+--------------+

