0.7
2020.2
Feb  9 2024
00:36:40
D:/Projects/2024CODH/labs/lab1/RAM/RAM.sim/sim_1/synth/timing/xsim/RAM_tb_time_synth.v,1711339989,verilog,,D:/Projects/2024CODH/labs/lab1/src/RAM_tb.v,,RAM;glbl,,,,,,,,
D:/Projects/2024CODH/labs/lab1/src/RAM_tb.v,1711291563,verilog,,,,RAM_tb,,,,,,,,
