From 2019c3be2a3f4bf5e5af87438383730941993e89 Mon Sep 17 00:00:00 2001
From: Shaohui Xie <b21989@freescale.com>
Date: Fri, 20 May 2011 10:38:35 +0800
Subject: [PATCH 17/22] powerpc/85xx: change espi input-clock from 40MHz to
 35MHz for P3041

Default CCB on P3041 is 750MHz, but espi cannot work at 40MHz with this CCB,
so we need to slow down the clock rate of espi to 35MHz to make it work stable
with the CCB.

Signed-off-by: Shaohui Xie <b21989@freescale.com>
[Extracted from FSL QorIQ-SDK-V1.2-SOURCE-20120614-yocto.iso image]
Signed-off-by:Jiang Lu <lu.jiang@windriver.com>
[Rebase on sdkv1.3 context.]
Signed-off-by: Tiejun Chen <tiejun.chen@windriver.com>
---
 arch/powerpc/boot/dts/p3041ds.dts |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/powerpc/boot/dts/p3041ds.dts b/arch/powerpc/boot/dts/p3041ds.dts
index 686e4ea..90ce0a0 100644
--- a/arch/powerpc/boot/dts/p3041ds.dts
+++ b/arch/powerpc/boot/dts/p3041ds.dts
@@ -86,7 +86,7 @@
 				#size-cells = <1>;
 				compatible = "spansion,s25sl12801";
 				reg = <0>;
-				spi-max-frequency = <40000000>; /* input clock */
+				spi-max-frequency = <35000000>; /* input clock */
 				partition@u-boot {
 					label = "u-boot";
 					reg = <0x00000000 0x00100000>;
-- 
1.7.9.7

