# ACCURATE2 Evaluation Board RTL

## Description

This repo contains the VHDL code for the ACCURATE2 Evaluation Board.
A ready to use Makefile is provided to compile the code, generate the bitstream and program the FPGA.

The FPGA used is a Lattice iCE40 iCE5LP4k chip (SG48 package) mounted on a custom board. More informations abount the custom board, including schematics PCB layout and BOM, can be found [here](https://example.com). The code is written entirely in VHDL and compiled with the open source [`oss-cad-suite`](https://github.com/YosysHQ/oss-cad-suite-build?tab=readme-ov-file) toolchain. No proprietary tools or IPs are used.

### A brief explanation of the logic of the design:
- **PLL**: Takes the clock coming from an external 100MHz oscillator and generates a 20MHz clock. The input clock is also forwarded to the output port as well.
- **ACCURATE**: The AccurateWrapper receive the configuration data from the register file and the sampling tempo from the window generator. It drives the ASIC and forward to UartLogic the amount of charge counted in the last interval (in LSBs).
- **DAC**: Sets the reference voltages used internally by ACCURATE. It is programmed via I2C using default values at startup. The values are update during operations as soon as the register file receive new values.
- **Register file**: Contains the configuration registers for the DAC and ACCURATE. Default values are hardcoded and utilised during startup. During operations new values can be sent via UART interface.
- **UART**: In charge of sending the ACCURATE output to the external world and receiving new configuration data from the user.

### Block diagram of the internal logic:

<div align="center">
    <img src="VHDL_Diagram.svg" alt="VHDL block diagram">
</div>

## Table of Contents

- [Installation](#installation)
- [Usage](#usage)
- [Serial output](#serial-output)
- [Register map](#register-map)
- [Scripts](#scripts)

## Installation

Install the `oss-cad-suite`, following the [installation instructions](https://github.com/YosysHQ/oss-cad-suite-build?tab=readme-ov-file#installation).

Clone the repository:
```bash
git clone https://gitlab.cern.ch/AIGROUP-crome-support/accurate2_eval_rtl.git
```
---

Note that GHDL and the GHDL plugin for Yosys (required for this project) are only available for linux-x64 and darwin-x64 platforms.
The main development was carried out on an M1 Pro MacBook Pro machine. No issues were found concerning the translation of the darwin-x64 binaries from x86 to arm.

## Usage

Source the environment:
```bash
source /path/to/oss-cad-suite/environment
````

Change to the `build` directory:
```bash
cd ./build
```

Compile the code and generate the bitstream:
```bash
make all
````

Program the FPGA's flash:
```bash
make prog
```


## Serial output
As soon as the board is powered up the FPGA will start to stream on the UART bus the measurements coming from ACCURATE.

The format is the following: 1 byte of header followed by 6 bytes of data (LSB first). The header byte is `0xAB`. The data value is actually 52bit long, so the 4 MSb are all zeros and used just for padding.


## Register map
The application utilise a very simple register map to configure internal logic parameters, namely the DAC's output voltages and ACCURATE's parameters.

To program the registers, the user must write to the FPGA's UART interface. The FPGA expect 5 bytes: the first byte is the register address, and the following 4 bytes are the register value sent in LSB to MSB order (i.e. byte1 (LSB) first and byte4 (MSB) last). The UART interface is configured to 9600 baud rate, 8 data bits, 1 stop bit, and no parity bit. Once a comunication is started, it can not be stopped until the 5 bytes are received.

### Register map table:

| Register address | Register name | Description | Type |
|------------------|---------------|-------------| ---- |
| 0x00 | vOutA | DAC's port A output voltage | 12-bit unsigned |
| 0x01 | vOutB | DAC's port B output voltage | 12-bit unsigned |
| 0x02 | vOutC | DAC's port C output voltage | 12-bit unsigned |
| 0x03 | vOutD | DAC's port D output voltage | 12-bit unsigned |
| 0x04 | vOutE | DAC's port E output voltage | 12-bit unsigned |
| 0x05 | vOutF | DAC's port F output voltage | 12-bit unsigned |
| 0x06 | vOutG | DAC's port G output voltage | 12-bit unsigned |
| 0x07 | vOutH | DAC's port H output voltage | 12-bit unsigned |
|||||
| 0x08 | chargeQuantaCP1 | Charge quanta for CP1 | 24-bit signed |
| 0x09 | chargeQuantaCP2 | Charge quanta for CP2 | 24-bit signed |
| 0x0A | chargeQuantaCP3 | Charge quanta for CP3 | 24-bit signed |
| 0x0B | cooldownMinCP1 | Minimum cooldown for CP1 | 16-bit unsigned |
| 0x0C | cooldownMaxCP1 | Maximum cooldown for CP1 | 16-bit unsigned |
| 0x0D | cooldownMinCP2 | Minimum cooldown for CP2 | 16-bit unsigned |
| 0x0E | cooldownMaxCP2 | Maximum cooldown for CP2 | 16-bit unsigned |
| 0x0F | cooldownMinCP3 | Minimum cooldown for CP3 | 16-bit unsigned |
| 0x10 | cooldownMaxCP3 | Maximum cooldown for CP3 | 16-bit unsigned |
| 0x11 | resetOTA | Reset OTA | std_logic |
| 0x12 | tCharge | T Charge | 8-bit unsigned |
| 0x13 | tInjection | T Injection | 8-bit unsigned |
| 0x14 | disableCP1 | Disable CP1 | std_logic |
| 0x15 | disableCP2 | Disable CP2 | std_logic |
| 0x16 | disableCP3 | Disable CP3 | std_logic |
| 0x17 | singlyCPActivation | Singly CP Activation | std_logic |


## Scripts
Some python scripts are provided to help the user convert the register values to the correct format to be sent to the FPGA.

- `Din_calculator.py`: This script calculates the value to be sent to the FPGA to set the DAC's output voltage. The user must provide the desired voltage and the script will return the 12-bit value to be sent to the FPGA.

- `chargeQuanta_calculator.py`: This script calculates the value to be sent to the FPGA to set the charge quanta for the CPs. The user must provide the information about the capacitors and the script will return the 24-bit value to be sent to the FPGA.