##
##This file has been generated by the SpyGlass SGDC decompile routine

##Design Constraints :

##Waive Constraints :
##"-none" /nfs/iind/disks/dteg_disk007/users/adithya1/GIT/spyglasscdc/dteg-stap/target/stap/TGL/aceroot/tools/spyglass_lint/sglint_time0_waivers.awl waive -du "ctech_lib_clk_buf" -msg \
      q%ctech_lib module 'ctech_lib_clk_buf' should be 'defined' only inside map file% \
      -rule "60706" -comment q%Created by adithya1 on 12-Feb-2018 11:28:49%
##"-none" /nfs/iind/disks/dteg_disk007/users/adithya1/GIT/spyglasscdc/dteg-stap/target/stap/TGL/aceroot/tools/spyglass_lint/sglint_time0_waivers.awl waive -rule "50002" -exact  -comment \
      q%Created by adithya1 on 12-Feb-2018 11:56:21 Ctech releated%
##"-none" /nfs/iind/disks/dteg_disk007/users/adithya1/GIT/spyglasscdc/dteg-stap/target/stap/TGL/aceroot/tools/spyglass_lint/sglint_time0_waivers.awl waive -rule "50520" -exact  -comment \
      q%Created by adithya1 on 12-Feb-2018 11:57:29          Ctech Releated%
##"-none" /nfs/iind/disks/dteg_disk007/users/adithya1/GIT/spyglasscdc/dteg-stap/target/stap/TGL/aceroot/tools/spyglass_lint/sglint_time0_waivers.awl waive -rule "60706" -exact  -comment \
      q%Created by adithya1 on 12-Feb-2018 11:58:05  Ctech Releated%
##"-none" /nfs/iind/disks/dteg_disk007/users/adithya1/GIT/spyglasscdc/dteg-stap/target/stap/TGL/aceroot/tools/spyglass_lint/sglint_time0_waivers.awl waive -du "stap_ctech_lib_dq" -msg \
      q%File '/nfs/iind/disks/dteg_disk007/users/adithya1/GIT/spyglasscdc/dteg-stap/source/rtl/ctech_lib/stap_ctech_map.sv' contains more than one module% \
      -rule q%OneModule-ML% -exact  -comment \
      q%Created by adithya1 on 12-Feb-2018 11:58:46  Ctech %
##"-none" /nfs/iind/disks/dteg_disk007/users/adithya1/GIT/spyglasscdc/dteg-stap/target/stap/TGL/aceroot/tools/spyglass_lint/sglint_time0_waivers.awl waive -du "stap_irdecoder" -msg \
      q%Signal 'stap_irdecoder_drselect' is not initialized in reset block.% \
      -rule q%UnInitializedReset-ML% -exact  -comment \
      q%Created by adithya1 on 12-Feb-2018 11:59:11  Fine by design%
