INFO-FLOW: Workspace C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1 opened at Wed Jan 31 01:06:02 +0000 2024
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xc7a100t-csg324-1 
Execute       create_platform xc7a100t-csg324-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
Command       create_platform done; 0.546 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.637 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=accelerator 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
Execute     config_export -display_name=accelerator 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
Execute     config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=20 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
Execute     config_export -vivado_clock=20 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Command   open_solution done; 0.723 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
Execute     create_platform xc7a100t-csg324-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.132 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
Execute   config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
Execute   source ./first_accel/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
Execute     set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.046 seconds; current allocated memory: 105.543 MB.
INFO: [HLS 200-10] Analyzing design file 'first_accel/matprod.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling first_accel/matprod.cpp as C++
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang first_accel/matprod.cpp -foptimization-record-file=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.cpp.clang.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.cpp.clang.err.log 
Command       ap_eval done; 0.161 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top matprod -name=matprod 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/clang.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.131 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.101 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.131 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp.clang.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.181 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 106.641 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.g.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.619 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.622 sec.
Execute       run_link_or_opt -opt -out C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matprod -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matprod -reflow-float-conversion -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.618 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.619 sec.
Execute       run_link_or_opt -out C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matprod 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matprod -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=matprod -mllvm -hls-db-dir -mllvm C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -mllvm -default-clock-period=20 -x ir C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.225 sec.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_23_1'(first_accel/matprod.cpp:23:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:23:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_2'(first_accel/matprod.cpp:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:24:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_6'(first_accel/matprod.cpp:37:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (first_accel/matprod.cpp:37:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.762 seconds; current allocated memory: 107.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 107.668 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matprod -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.0.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 113.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.1.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 115.273 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.g.1.bc to C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.o.1.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (first_accel/matprod.cpp:23) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (first_accel/matprod.cpp:24) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_5' (first_accel/matprod.cpp:28) in function 'matprod' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (first_accel/matprod.cpp:37) in function 'matprod' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (first_accel/matprod.cpp:28:30) to (first_accel/matprod.cpp:28:21) in function 'matprod'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 137.059 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.o.2.bc -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_4' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (first_accel/matprod.cpp:26:28) in function 'matprod'.
INFO: [HLS 200-472] Inferring partial write operation for 'm1_buffer' (first_accel/matprod.cpp:23:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm2_buffer' (first_accel/matprod.cpp:24:59)
INFO: [HLS 200-472] Inferring partial write operation for 'm3_buffer' (first_accel/matprod.cpp:33:23)
Command         transform done; 0.151 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 165.375 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.412 sec.
Command     elaborate done; 4.095 sec.
Execute     ap_eval exec zip -j C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matprod' ...
Execute       ap_set_top_model matprod 
Execute       get_model_list matprod -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matprod 
Execute       preproc_iomode -model matprod_Pipeline_VITIS_LOOP_37_6 
Execute       preproc_iomode -model matprod_Pipeline_VITIS_LOOP_28_5 
Execute       preproc_iomode -model matprod_Pipeline_VITIS_LOOP_24_2 
Execute       preproc_iomode -model matprod_Pipeline_VITIS_LOOP_23_1 
Execute       get_model_list matprod -filter all-wo-channel 
INFO-FLOW: Model list for configure: matprod_Pipeline_VITIS_LOOP_23_1 matprod_Pipeline_VITIS_LOOP_24_2 matprod_Pipeline_VITIS_LOOP_28_5 matprod_Pipeline_VITIS_LOOP_37_6 matprod
INFO-FLOW: Configuring Module : matprod_Pipeline_VITIS_LOOP_23_1 ...
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_23_1 
Execute       apply_spec_resource_limit matprod_Pipeline_VITIS_LOOP_23_1 
INFO-FLOW: Configuring Module : matprod_Pipeline_VITIS_LOOP_24_2 ...
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_24_2 
Execute       apply_spec_resource_limit matprod_Pipeline_VITIS_LOOP_24_2 
INFO-FLOW: Configuring Module : matprod_Pipeline_VITIS_LOOP_28_5 ...
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_28_5 
Execute       apply_spec_resource_limit matprod_Pipeline_VITIS_LOOP_28_5 
INFO-FLOW: Configuring Module : matprod_Pipeline_VITIS_LOOP_37_6 ...
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_37_6 
Execute       apply_spec_resource_limit matprod_Pipeline_VITIS_LOOP_37_6 
INFO-FLOW: Configuring Module : matprod ...
Execute       set_default_model matprod 
Execute       apply_spec_resource_limit matprod 
INFO-FLOW: Model list for preprocess: matprod_Pipeline_VITIS_LOOP_23_1 matprod_Pipeline_VITIS_LOOP_24_2 matprod_Pipeline_VITIS_LOOP_28_5 matprod_Pipeline_VITIS_LOOP_37_6 matprod
INFO-FLOW: Preprocessing Module: matprod_Pipeline_VITIS_LOOP_23_1 ...
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_23_1 
Execute       cdfg_preprocess -model matprod_Pipeline_VITIS_LOOP_23_1 
Execute       rtl_gen_preprocess matprod_Pipeline_VITIS_LOOP_23_1 
INFO-FLOW: Preprocessing Module: matprod_Pipeline_VITIS_LOOP_24_2 ...
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_24_2 
Execute       cdfg_preprocess -model matprod_Pipeline_VITIS_LOOP_24_2 
Execute       rtl_gen_preprocess matprod_Pipeline_VITIS_LOOP_24_2 
INFO-FLOW: Preprocessing Module: matprod_Pipeline_VITIS_LOOP_28_5 ...
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_28_5 
Execute       cdfg_preprocess -model matprod_Pipeline_VITIS_LOOP_28_5 
Execute       rtl_gen_preprocess matprod_Pipeline_VITIS_LOOP_28_5 
INFO-FLOW: Preprocessing Module: matprod_Pipeline_VITIS_LOOP_37_6 ...
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_37_6 
Execute       cdfg_preprocess -model matprod_Pipeline_VITIS_LOOP_37_6 
Execute       rtl_gen_preprocess matprod_Pipeline_VITIS_LOOP_37_6 
INFO-FLOW: Preprocessing Module: matprod ...
Execute       set_default_model matprod 
Execute       cdfg_preprocess -model matprod 
Execute       rtl_gen_preprocess matprod 
INFO-FLOW: Model list for synthesis: matprod_Pipeline_VITIS_LOOP_23_1 matprod_Pipeline_VITIS_LOOP_24_2 matprod_Pipeline_VITIS_LOOP_28_5 matprod_Pipeline_VITIS_LOOP_37_6 matprod
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_23_1 
Execute       schedule -model matprod_Pipeline_VITIS_LOOP_23_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 169.715 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.sched.adb -f 
INFO-FLOW: Finish scheduling matprod_Pipeline_VITIS_LOOP_23_1.
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_23_1 
Execute       bind -model matprod_Pipeline_VITIS_LOOP_23_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 170.934 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.bind.adb -f 
INFO-FLOW: Finish binding matprod_Pipeline_VITIS_LOOP_23_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_24_2 
Execute       schedule -model matprod_Pipeline_VITIS_LOOP_24_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 171.227 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.sched.adb -f 
INFO-FLOW: Finish scheduling matprod_Pipeline_VITIS_LOOP_24_2.
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_24_2 
Execute       bind -model matprod_Pipeline_VITIS_LOOP_24_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 171.227 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.bind.adb -f 
INFO-FLOW: Finish binding matprod_Pipeline_VITIS_LOOP_24_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_28_5 
Execute       schedule -model matprod_Pipeline_VITIS_LOOP_28_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_5'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_28_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 171.828 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.sched.adb -f 
INFO-FLOW: Finish scheduling matprod_Pipeline_VITIS_LOOP_28_5.
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_28_5 
Execute       bind -model matprod_Pipeline_VITIS_LOOP_28_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 171.852 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.bind.adb -f 
INFO-FLOW: Finish binding matprod_Pipeline_VITIS_LOOP_28_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_37_6 
Execute       schedule -model matprod_Pipeline_VITIS_LOOP_37_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 172.055 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.sched.adb -f 
INFO-FLOW: Finish scheduling matprod_Pipeline_VITIS_LOOP_37_6.
Execute       set_default_model matprod_Pipeline_VITIS_LOOP_37_6 
Execute       bind -model matprod_Pipeline_VITIS_LOOP_37_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 172.141 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.bind.adb -f 
INFO-FLOW: Finish binding matprod_Pipeline_VITIS_LOOP_37_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matprod 
Execute       schedule -model matprod 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 172.781 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.sched.adb -f 
INFO-FLOW: Finish scheduling matprod.
Execute       set_default_model matprod 
Execute       bind -model matprod 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 173.270 MB.
Execute       syn_report -verbosereport -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.bind.adb -f 
INFO-FLOW: Finish binding matprod.
Execute       get_model_list matprod -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matprod_Pipeline_VITIS_LOOP_23_1 
Execute       rtl_gen_preprocess matprod_Pipeline_VITIS_LOOP_24_2 
Execute       rtl_gen_preprocess matprod_Pipeline_VITIS_LOOP_28_5 
Execute       rtl_gen_preprocess matprod_Pipeline_VITIS_LOOP_37_6 
Execute       rtl_gen_preprocess matprod 
INFO-FLOW: Model list for RTL generation: matprod_Pipeline_VITIS_LOOP_23_1 matprod_Pipeline_VITIS_LOOP_24_2 matprod_Pipeline_VITIS_LOOP_28_5 matprod_Pipeline_VITIS_LOOP_37_6 matprod
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matprod_Pipeline_VITIS_LOOP_23_1 -top_prefix matprod_ -sub_prefix matprod_ -mg_file C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_23_1'.
Command       create_rtl_model done; 0.226 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 175.523 MB.
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute       gen_rtl matprod_Pipeline_VITIS_LOOP_23_1 -style xilinx -f -lang vhdl -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/vhdl/matprod_matprod_Pipeline_VITIS_LOOP_23_1 
Execute       gen_rtl matprod_Pipeline_VITIS_LOOP_23_1 -style xilinx -f -lang vlog -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/verilog/matprod_matprod_Pipeline_VITIS_LOOP_23_1 
Execute       syn_report -csynth -model matprod_Pipeline_VITIS_LOOP_23_1 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_Pipeline_VITIS_LOOP_23_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model matprod_Pipeline_VITIS_LOOP_23_1 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_Pipeline_VITIS_LOOP_23_1_csynth.xml 
Execute       syn_report -verbosereport -model matprod_Pipeline_VITIS_LOOP_23_1 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model matprod_Pipeline_VITIS_LOOP_23_1 -f -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.adb 
Execute       db_write -model matprod_Pipeline_VITIS_LOOP_23_1 -bindview -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matprod_Pipeline_VITIS_LOOP_23_1 -p C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matprod_Pipeline_VITIS_LOOP_24_2 -top_prefix matprod_ -sub_prefix matprod_ -mg_file C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_24_2'.
Command       create_rtl_model done; 0.194 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 177.270 MB.
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute       gen_rtl matprod_Pipeline_VITIS_LOOP_24_2 -style xilinx -f -lang vhdl -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/vhdl/matprod_matprod_Pipeline_VITIS_LOOP_24_2 
Execute       gen_rtl matprod_Pipeline_VITIS_LOOP_24_2 -style xilinx -f -lang vlog -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/verilog/matprod_matprod_Pipeline_VITIS_LOOP_24_2 
Execute       syn_report -csynth -model matprod_Pipeline_VITIS_LOOP_24_2 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_Pipeline_VITIS_LOOP_24_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model matprod_Pipeline_VITIS_LOOP_24_2 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_Pipeline_VITIS_LOOP_24_2_csynth.xml 
Execute       syn_report -verbosereport -model matprod_Pipeline_VITIS_LOOP_24_2 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model matprod_Pipeline_VITIS_LOOP_24_2 -f -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.adb 
Execute       db_write -model matprod_Pipeline_VITIS_LOOP_24_2 -bindview -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matprod_Pipeline_VITIS_LOOP_24_2 -p C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_28_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matprod_Pipeline_VITIS_LOOP_28_5 -top_prefix matprod_ -sub_prefix matprod_ -mg_file C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_28_5' pipeline 'VITIS_LOOP_28_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_28_5'.
Command       create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 178.602 MB.
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute       gen_rtl matprod_Pipeline_VITIS_LOOP_28_5 -style xilinx -f -lang vhdl -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/vhdl/matprod_matprod_Pipeline_VITIS_LOOP_28_5 
Execute       gen_rtl matprod_Pipeline_VITIS_LOOP_28_5 -style xilinx -f -lang vlog -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/verilog/matprod_matprod_Pipeline_VITIS_LOOP_28_5 
Execute       syn_report -csynth -model matprod_Pipeline_VITIS_LOOP_28_5 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_Pipeline_VITIS_LOOP_28_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model matprod_Pipeline_VITIS_LOOP_28_5 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_Pipeline_VITIS_LOOP_28_5_csynth.xml 
Execute       syn_report -verbosereport -model matprod_Pipeline_VITIS_LOOP_28_5 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model matprod_Pipeline_VITIS_LOOP_28_5 -f -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.adb 
Execute       db_write -model matprod_Pipeline_VITIS_LOOP_28_5 -bindview -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matprod_Pipeline_VITIS_LOOP_28_5 -p C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matprod_Pipeline_VITIS_LOOP_37_6 -top_prefix matprod_ -sub_prefix matprod_ -mg_file C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matprod_Pipeline_VITIS_LOOP_37_6' pipeline 'VITIS_LOOP_37_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod_Pipeline_VITIS_LOOP_37_6'.
Command       create_rtl_model done; 0.261 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 179.516 MB.
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute       gen_rtl matprod_Pipeline_VITIS_LOOP_37_6 -style xilinx -f -lang vhdl -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/vhdl/matprod_matprod_Pipeline_VITIS_LOOP_37_6 
Execute       gen_rtl matprod_Pipeline_VITIS_LOOP_37_6 -style xilinx -f -lang vlog -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/verilog/matprod_matprod_Pipeline_VITIS_LOOP_37_6 
Execute       syn_report -csynth -model matprod_Pipeline_VITIS_LOOP_37_6 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_Pipeline_VITIS_LOOP_37_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model matprod_Pipeline_VITIS_LOOP_37_6 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_Pipeline_VITIS_LOOP_37_6_csynth.xml 
Execute       syn_report -verbosereport -model matprod_Pipeline_VITIS_LOOP_37_6 -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model matprod_Pipeline_VITIS_LOOP_37_6 -f -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.adb 
Execute       db_write -model matprod_Pipeline_VITIS_LOOP_37_6 -bindview -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matprod_Pipeline_VITIS_LOOP_37_6 -p C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matprod -top_prefix  -sub_prefix matprod_ -mg_file C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/m3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matprod/N3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matprod' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'm1', 'm2', 'm3', 'N1', 'N2', 'N3' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matprod'.
INFO: [RTMG 210-278] Implementing memory 'matprod_m1_buffer_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.354 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 182.715 MB.
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute       gen_rtl matprod -istop -style xilinx -f -lang vhdl -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/vhdl/matprod 
Execute       gen_rtl matprod -istop -style xilinx -f -lang vlog -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/verilog/matprod 
Execute       syn_report -csynth -model matprod -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model matprod -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/matprod_csynth.xml 
Execute       syn_report -verbosereport -model matprod -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model matprod -f -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.adb 
Execute       db_write -model matprod -bindview -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matprod -p C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod 
Execute       export_constraint_db -f -tool general -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.constraint.tcl 
Execute       syn_report -designview -model matprod -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.design.xml 
Execute       syn_report -csynthDesign -model matprod -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model matprod -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matprod -o C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.protoinst 
Execute       sc_get_clocks matprod 
Execute       sc_get_portdomain matprod 
INFO-FLOW: Model list for RTL component generation: matprod_Pipeline_VITIS_LOOP_23_1 matprod_Pipeline_VITIS_LOOP_24_2 matprod_Pipeline_VITIS_LOOP_28_5 matprod_Pipeline_VITIS_LOOP_37_6 matprod
INFO-FLOW: Handling components in module [matprod_Pipeline_VITIS_LOOP_23_1] ... 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
INFO-FLOW: Found component matprod_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matprod_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matprod_Pipeline_VITIS_LOOP_24_2] ... 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.compgen.tcl 
INFO-FLOW: Found component matprod_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matprod_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matprod_Pipeline_VITIS_LOOP_28_5] ... 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.compgen.tcl 
INFO-FLOW: Found component matprod_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model matprod_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component matprod_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model matprod_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component matprod_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matprod_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matprod_Pipeline_VITIS_LOOP_37_6] ... 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.compgen.tcl 
INFO-FLOW: Found component matprod_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matprod_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matprod] ... 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.compgen.tcl 
INFO-FLOW: Found component matprod_mul_32s_32s_32_1_1.
INFO-FLOW: Append model matprod_mul_32s_32s_32_1_1
INFO-FLOW: Found component matprod_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model matprod_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component matprod_mul_10s_10s_10_1_1.
INFO-FLOW: Append model matprod_mul_10s_10s_10_1_1
INFO-FLOW: Found component matprod_mac_muladd_10s_10s_10ns_10_4_1.
INFO-FLOW: Append model matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO-FLOW: Found component matprod_m1_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model matprod_m1_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component matprod_gmem_m_axi.
INFO-FLOW: Append model matprod_gmem_m_axi
INFO-FLOW: Found component matprod_BUS1_s_axi.
INFO-FLOW: Append model matprod_BUS1_s_axi
INFO-FLOW: Append model matprod_Pipeline_VITIS_LOOP_23_1
INFO-FLOW: Append model matprod_Pipeline_VITIS_LOOP_24_2
INFO-FLOW: Append model matprod_Pipeline_VITIS_LOOP_28_5
INFO-FLOW: Append model matprod_Pipeline_VITIS_LOOP_37_6
INFO-FLOW: Append model matprod
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matprod_flow_control_loop_pipe_sequential_init matprod_flow_control_loop_pipe_sequential_init matprod_fadd_32ns_32ns_32_4_full_dsp_1 matprod_fmul_32ns_32ns_32_2_max_dsp_1 matprod_flow_control_loop_pipe_sequential_init matprod_flow_control_loop_pipe_sequential_init matprod_mul_32s_32s_32_1_1 matprod_mul_32ns_32ns_64_1_1 matprod_mul_10s_10s_10_1_1 matprod_mac_muladd_10s_10s_10ns_10_4_1 matprod_m1_buffer_RAM_AUTO_1R1W matprod_gmem_m_axi matprod_BUS1_s_axi matprod_Pipeline_VITIS_LOOP_23_1 matprod_Pipeline_VITIS_LOOP_24_2 matprod_Pipeline_VITIS_LOOP_28_5 matprod_Pipeline_VITIS_LOOP_37_6 matprod
INFO-FLOW: Generating C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model matprod_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matprod_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matprod_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model matprod_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model matprod_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matprod_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matprod_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model matprod_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model matprod_mul_10s_10s_10_1_1
INFO-FLOW: To file: write model matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO-FLOW: To file: write model matprod_m1_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matprod_gmem_m_axi
INFO-FLOW: To file: write model matprod_BUS1_s_axi
INFO-FLOW: To file: write model matprod_Pipeline_VITIS_LOOP_23_1
INFO-FLOW: To file: write model matprod_Pipeline_VITIS_LOOP_24_2
INFO-FLOW: To file: write model matprod_Pipeline_VITIS_LOOP_28_5
INFO-FLOW: To file: write model matprod_Pipeline_VITIS_LOOP_37_6
INFO-FLOW: To file: write model matprod
INFO-FLOW: Generating C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/vlog' tclDir='C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db' modelList='matprod_flow_control_loop_pipe_sequential_init
matprod_flow_control_loop_pipe_sequential_init
matprod_fadd_32ns_32ns_32_4_full_dsp_1
matprod_fmul_32ns_32ns_32_2_max_dsp_1
matprod_flow_control_loop_pipe_sequential_init
matprod_flow_control_loop_pipe_sequential_init
matprod_mul_32s_32s_32_1_1
matprod_mul_32ns_32ns_64_1_1
matprod_mul_10s_10s_10_1_1
matprod_mac_muladd_10s_10s_10ns_10_4_1
matprod_m1_buffer_RAM_AUTO_1R1W
matprod_gmem_m_axi
matprod_BUS1_s_axi
matprod_Pipeline_VITIS_LOOP_23_1
matprod_Pipeline_VITIS_LOOP_24_2
matprod_Pipeline_VITIS_LOOP_28_5
matprod_Pipeline_VITIS_LOOP_37_6
matprod
' expOnly='0'
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.compgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.compgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.compgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.compgen.tcl 
Execute         ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute         ap_part_info -name xc7a100t-csg324-1 -data info 
Execute         source ./BUS1.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 188.121 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='matprod_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='matprod_flow_control_loop_pipe_sequential_init
matprod_flow_control_loop_pipe_sequential_init
matprod_fadd_32ns_32ns_32_4_full_dsp_1
matprod_fmul_32ns_32ns_32_2_max_dsp_1
matprod_flow_control_loop_pipe_sequential_init
matprod_flow_control_loop_pipe_sequential_init
matprod_mul_32s_32s_32_1_1
matprod_mul_32ns_32ns_64_1_1
matprod_mul_10s_10s_10_1_1
matprod_mac_muladd_10s_10s_10ns_10_4_1
matprod_m1_buffer_RAM_AUTO_1R1W
matprod_gmem_m_axi
matprod_BUS1_s_axi
matprod_Pipeline_VITIS_LOOP_23_1
matprod_Pipeline_VITIS_LOOP_24_2
matprod_Pipeline_VITIS_LOOP_28_5
matprod_Pipeline_VITIS_LOOP_37_6
matprod
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.compgen.dataonly.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.compgen.dataonly.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.compgen.dataonly.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_23_1.tbgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_24_2.tbgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_28_5.tbgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod_Pipeline_VITIS_LOOP_37_6.tbgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.constraint.tcl 
Execute       sc_get_clocks matprod 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/impl/misc/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/impl/misc/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME BUS1_s_axi_U SOURCE {} VARIABLE {} MODULE matprod LOOP {} BUNDLEDNAME BUS1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE matprod LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST matprod MODULE2INSTS {matprod matprod matprod_Pipeline_VITIS_LOOP_23_1 grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189 matprod_Pipeline_VITIS_LOOP_24_2 grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198 matprod_Pipeline_VITIS_LOOP_28_5 grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207 matprod_Pipeline_VITIS_LOOP_37_6 grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219} INST2MODULE {matprod matprod grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189 matprod_Pipeline_VITIS_LOOP_23_1 grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198 matprod_Pipeline_VITIS_LOOP_24_2 grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207 matprod_Pipeline_VITIS_LOOP_28_5 grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219 matprod_Pipeline_VITIS_LOOP_37_6} INSTDATA {matprod {DEPTH 1 CHILDREN {grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189 grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198 grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207 grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219}} grp_matprod_Pipeline_VITIS_LOOP_23_1_fu_189 {DEPTH 2 CHILDREN {}} grp_matprod_Pipeline_VITIS_LOOP_24_2_fu_198 {DEPTH 2 CHILDREN {}} grp_matprod_Pipeline_VITIS_LOOP_28_5_fu_207 {DEPTH 2 CHILDREN {}} grp_matprod_Pipeline_VITIS_LOOP_37_6_fu_219 {DEPTH 2 CHILDREN {}}} MODULEDATA {matprod_Pipeline_VITIS_LOOP_23_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_104_p2 SOURCE first_accel/matprod.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_23_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matprod_Pipeline_VITIS_LOOP_24_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_104_p2 SOURCE first_accel/matprod.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_24_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matprod_Pipeline_VITIS_LOOP_28_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_126_p2 SOURCE first_accel/matprod.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_139_p2 SOURCE first_accel/matprod.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_2_fu_149_p2 SOURCE first_accel/matprod.cpp:29 VARIABLE add_ln29_2 LOOP VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_154_p2 SOURCE first_accel/matprod.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U10 SOURCE first_accel/matprod.cpp:29 VARIABLE mul LOOP VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U9 SOURCE first_accel/matprod.cpp:31 VARIABLE add LOOP VITIS_LOOP_28_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} matprod_Pipeline_VITIS_LOOP_37_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_109_p2 SOURCE first_accel/matprod.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matprod {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m1_buffer_U SOURCE first_accel/matprod.cpp:19 VARIABLE m1_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m2_buffer_U SOURCE first_accel/matprod.cpp:20 VARIABLE m2_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m3_buffer_U SOURCE first_accel/matprod.cpp:21 VARIABLE m3_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U24 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U25 SOURCE {} VARIABLE mul6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U26 SOURCE first_accel/matprod.cpp:26 VARIABLE mul_ln26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_377_p2 SOURCE first_accel/matprod.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_1_fu_394_p2 SOURCE first_accel/matprod.cpp:26 VARIABLE add_ln26_1 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_10s_10_1_1_U27 SOURCE first_accel/matprod.cpp:26 VARIABLE mul_ln26_1 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10s_10s_10ns_10_4_1_U29 SOURCE first_accel/matprod.cpp:26 VARIABLE mul_ln26_2 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10s_10s_10ns_10_4_1_U29 SOURCE first_accel/matprod.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_423_p2 SOURCE first_accel/matprod.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_26_3_VITIS_LOOP_27_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U28 SOURCE {} VARIABLE mul58 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 18 BRAM 6 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 195.355 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matprod.
INFO: [VLOG 209-307] Generating Verilog RTL for matprod.
Execute       syn_report -model matprod -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
Command     autosyn done; 5.697 sec.
Command   csynth_design done; 9.874 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.874 seconds; current allocated memory: 89.832 MB.
Command ap_source done; 20.805 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1 opened at Wed Jan 31 01:06:40 +0000 2024
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xc7a100t-csg324-1 
Execute       create_platform xc7a100t-csg324-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
Command       create_platform done; 0.538 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.632 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=accelerator 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=accelerator
Execute     config_export -display_name=accelerator 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips
Execute     config_export -output=C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=20 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
Execute     config_export -vivado_clock=20 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Command   open_solution done; 0.725 sec.
Execute   set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
Execute     create_platform xc7a100t-csg324-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_export -display_name accelerator -format ip_catalog -output C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/ips -rtl verilog -vivado_clock 20 
Execute   config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
Execute   source ./first_accel/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./first_accel/solution1/directives.tcl
Execute     set_directive_top -name matprod matprod 
INFO: [HLS 200-1510] Running: set_directive_top -name matprod matprod 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20 (was NA)
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: TB processing: C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/tb_matprod.cpp C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/./sim/autowrap/testbench/tb_matprod.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/./sim/autowrap/testbench/tb_matprod.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/./sim/autowrap/testbench/tb_matprod.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.142 sec.
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: TB processing: C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/matprod.cpp C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/./sim/autowrap/testbench/matprod.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/./sim/autowrap/testbench/matprod.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/./sim/autowrap/testbench/matprod.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.rtl_wrap.cfg.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.145 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/.autopilot/db/matprod.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 15.916 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 36.631 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 36.631 seconds; current allocated memory: 7.492 MB.
Command ap_source done; 47.532 sec.
Execute cleanup_all 
