<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"Rate Assignment" | Genetic Logic Lab</title><link>/tag/rate-assignment/</link><atom:link href="/tag/rate-assignment/index.xml" rel="self" type="application/rss+xml"/><description>"Rate Assignment"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Jan 2007 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"Rate Assignment"</title><link>/tag/rate-assignment/</link></image><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/analog-mixed-signal-circuit-little-2007-a/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/analog-mixed-signal-circuit-little-2007-a/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/analog-mixed-signal-circuit-little-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/analog-mixed-signal-circuit-little-2007/</guid><description/></item></channel></rss>