(edif shiyan_9
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 11 27 23 17 42)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure shiyan_9.ngc shiyan_9.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library shiyan_9_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell shiyan_9
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port pre
              (direction INPUT)
            )
            (port clr
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port d
              (direction INPUT)
            )
            (port q
              (direction OUTPUT)
            )
            (port qb
              (direction OUTPUT)
            )
            (designator "xc7a100t-3-fgg484")
            (property TYPE (string "shiyan_9") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "shiyan_9_shiyan_9") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance clr_pre_AND_2_o1
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename pre_IBUF_renamed_0 "pre_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clr_IBUF_renamed_1 "clr_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename d_IBUF_renamed_2 "d_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_OBUF_renamed_3 "q_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename qb_OBUF_renamed_4 "qb_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename qb_LDC_renamed_5 "qb_LDC")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename qb_C_renamed_6 "qb_C")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename qb_P_renamed_7 "qb_P")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance qb1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8") (owner "Xilinx"))
            )
            (instance (rename q_LDC_renamed_8 "q_LDC")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename q_C_renamed_9 "q_C")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_P_renamed_10 "q_P")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_11 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clr_IBUF_BUFG_renamed_12 "clr_IBUF_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pre_IBUF_BUFG_renamed_13 "pre_IBUF_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance d_INV_5_o1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pre_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance clr_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance clr_IBUF_BUFG_LUT1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pre_IBUF_BUFG_LUT1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net pre_IBUF_BUFG
              (joined
                (portRef O (instanceRef pre_IBUF_BUFG_renamed_13))
                (portRef I (instanceRef pre_inv1_INV_0))
              )
            )
            (net clr_IBUF_BUFG
              (joined
                (portRef O (instanceRef clr_IBUF_BUFG_renamed_12))
                (portRef I (instanceRef clr_inv1_INV_0))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef qb_C_renamed_6))
                (portRef C (instanceRef qb_P_renamed_7))
                (portRef C (instanceRef q_C_renamed_9))
                (portRef C (instanceRef q_P_renamed_10))
                (portRef O (instanceRef clk_BUFGP_renamed_11))
              )
            )
            (net d_IBUF
              (joined
                (portRef O (instanceRef d_IBUF_renamed_2))
                (portRef D (instanceRef q_C_renamed_9))
                (portRef D (instanceRef q_P_renamed_10))
                (portRef I (instanceRef d_INV_5_o1_INV_0))
              )
            )
            (net clr_pre_AND_2_o
              (joined
                (portRef O (instanceRef clr_pre_AND_2_o1))
                (portRef CLR (instanceRef q_LDC_renamed_8))
                (portRef CLR (instanceRef q_C_renamed_9))
              )
            )
            (net qb_OBUF
              (joined
                (portRef I (instanceRef qb_OBUF_renamed_4))
                (portRef O (instanceRef qb1))
              )
            )
            (net q_OBUF
              (joined
                (portRef I (instanceRef q_OBUF_renamed_3))
                (portRef O (instanceRef q1))
              )
            )
            (net d_INV_5_o
              (joined
                (portRef D (instanceRef qb_C_renamed_6))
                (portRef D (instanceRef qb_P_renamed_7))
                (portRef O (instanceRef d_INV_5_o1_INV_0))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef D (instanceRef qb_LDC_renamed_5))
                (portRef D (instanceRef q_LDC_renamed_8))
              )
            )
            (net pre_inv
              (joined
                (portRef G (instanceRef q_LDC_renamed_8))
                (portRef O (instanceRef pre_inv1_INV_0))
              )
            )
            (net clr_inv
              (joined
                (portRef G (instanceRef qb_LDC_renamed_5))
                (portRef O (instanceRef clr_inv1_INV_0))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_11))
              )
            )
            (net pre
              (joined
                (portRef pre)
                (portRef I (instanceRef pre_IBUF_renamed_0))
              )
            )
            (net clr
              (joined
                (portRef clr)
                (portRef I (instanceRef clr_IBUF_renamed_1))
              )
            )
            (net d
              (joined
                (portRef d)
                (portRef I (instanceRef d_IBUF_renamed_2))
              )
            )
            (net q
              (joined
                (portRef q)
                (portRef O (instanceRef q_OBUF_renamed_3))
              )
            )
            (net qb
              (joined
                (portRef qb)
                (portRef O (instanceRef qb_OBUF_renamed_4))
              )
            )
            (net qb_LDC
              (joined
                (portRef Q (instanceRef qb_LDC_renamed_5))
                (portRef I0 (instanceRef qb1))
              )
            )
            (net qb_C
              (joined
                (portRef Q (instanceRef qb_C_renamed_6))
                (portRef I2 (instanceRef qb1))
              )
            )
            (net qb_P
              (joined
                (portRef Q (instanceRef qb_P_renamed_7))
                (portRef I1 (instanceRef qb1))
              )
            )
            (net q_LDC
              (joined
                (portRef Q (instanceRef q_LDC_renamed_8))
                (portRef I0 (instanceRef q1))
              )
            )
            (net q_C
              (joined
                (portRef Q (instanceRef q_C_renamed_9))
                (portRef I2 (instanceRef q1))
              )
            )
            (net q_P
              (joined
                (portRef Q (instanceRef q_P_renamed_10))
                (portRef I1 (instanceRef q1))
              )
            )
            (net clr_IBUF
              (joined
                (portRef O (instanceRef clr_IBUF_renamed_1))
                (portRef I (instanceRef clr_IBUF_BUFG_renamed_12))
                (portRef I0 (instanceRef clr_pre_AND_2_o1))
                (portRef I (instanceRef clr_IBUF_BUFG_LUT1_INV_0))
              )
            )
            (net clr_IBUF_BUFG_LUT1
              (joined
                (portRef PRE (instanceRef qb_P_renamed_7))
                (portRef O (instanceRef clr_IBUF_BUFG_LUT1_INV_0))
              )
            )
            (net pre_IBUF
              (joined
                (portRef O (instanceRef pre_IBUF_renamed_0))
                (portRef I (instanceRef pre_IBUF_BUFG_renamed_13))
                (portRef I1 (instanceRef clr_pre_AND_2_o1))
                (portRef I (instanceRef pre_IBUF_BUFG_LUT1_INV_0))
              )
            )
            (net pre_IBUF_BUFG_LUT1
              (joined
                (portRef CLR (instanceRef qb_LDC_renamed_5))
                (portRef CLR (instanceRef qb_C_renamed_6))
                (portRef PRE (instanceRef q_P_renamed_10))
                (portRef O (instanceRef pre_IBUF_BUFG_LUT1_INV_0))
              )
            )
          )
      )
    )
  )

  (design shiyan_9
    (cellRef shiyan_9
      (libraryRef shiyan_9_lib)
    )
    (property PART (string "xc7a100t-3-fgg484") (owner "Xilinx"))
  )
)

