g++ -g -std=c++11 -I/home/wejiang/opt/xilinx/xrt/include -o host src/host.cpp -L/home/wejiang/opt/xilinx/xrt/lib -lxilinxopencl -pthread -lrt
Compiled Host Executable: host
mkdir -p ./xclbin
v++ -g -t hw --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --save-temps --config connectivity.cfg -c -k vadd --temp_dir ./_x.hw -o xclbin/vadd.hw.xo src/vadd.cpp
Option Map File Used: '/tools/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/reports/vadd.hw
	Log files: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/logs/vadd.hw
Running Dispatch Server on port: 36151
INFO: [v++ 60-1548] Creating build summary session with primary output /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xo.compile_summary, at Thu Nov 17 11:39:56 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Nov 17 11:39:56 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/reports/vadd.hw/v++_compile_vadd.hw_guidance.html', at Thu Nov 17 11:39:57 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 140 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/vadd.hw/vadd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_29_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_29_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_1_VITIS_LOOP_20_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 191.78 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/reports/vadd.hw/system_estimate_vadd.hw.xtxt
INFO: [v++ 60-586] Created xclbin/vadd.hw.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 0s
INFO: [v++ 60-1653] Closing dispatch client.
mkdir -p ./xclbin
v++ -g -t hw --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --save-temps --config connectivity.cfg -l --temp_dir ./_x.hw -o xclbin/vadd.hw.xclbin xclbin/vadd.hw.xo # 
Option Map File Used: '/tools/Xilinx/Vitis/2022.1/data/vitis/vpp/optMap.xml'
INFO: [v++ 82-4274] Default memory will be used for trace offload

****** v++ v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/reports/link
	Log files: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/logs/link
Running Dispatch Server on port: 41175
INFO: [v++ 60-1548] Creating build summary session with primary output /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xclbin.link_summary, at Thu Nov 17 11:40:58 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Nov 17 11:40:58 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/reports/link/v++_link_vadd.hw_guidance.html', at Thu Nov 17 11:41:00 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.1
INFO: [v++ 82-4274] Default memory will be used for trace offload
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:41:05] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xo -keep --config /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --target hw --output_dir /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int --temp_dir /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Nov 17 11:41:07 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:41:08] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/hw.hpfm -clkid 0 -ip /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:41:15] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2269.574 ; gain = 0.000 ; free physical = 32805 ; free virtual = 316916
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:41:15] cfgen started: /tools/Xilinx/Vitis/2022.1/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.in_pages_A:DDR[0] -sp vadd_1.in_pages_B:DDR[1] -sp vadd_1.out_intersect:DDR[2] -dmclkid 0 -r /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: in_pages_A, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: in_pages_B, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_intersect, sptag: DDR[2]
INFO: [SYSTEM_LINK 82-37] [11:41:20] cfgen finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.574 ; gain = 0.000 ; free physical = 32766 ; free virtual = 316867
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:41:20] cf2bd started: /tools/Xilinx/Vitis/2022.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/_sysl/.xsd --temp_dir /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link --output_dir /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:41:24] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2269.574 ; gain = 0.000 ; free physical = 32837 ; free virtual = 316947
INFO: [v++ 60-1441] [11:41:24] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2185.195 ; gain = 0.000 ; free physical = 32879 ; free virtual = 316989
INFO: [v++ 60-1443] [11:41:24] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/sdsl.dat -rtd /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/cf2sw.rtd -nofilter /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/cf2sw_full.rtd -xclbin /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/xclbin_orig.xml -o /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/run_link
INFO: [v++ 60-1441] [11:41:29] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2185.195 ; gain = 0.000 ; free physical = 31854 ; free virtual = 315956
INFO: [v++ 60-1443] [11:41:29] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/run_link
INFO: [v++ 60-1441] [11:41:29] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2185.195 ; gain = 0.000 ; free physical = 31652 ; free virtual = 315757
INFO: [v++ 60-1443] [11:41:29] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u250_gen3x16_xdma_4_1_202210_1 -g --kernel_frequency 140 --remote_ip_cache /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/.ipcache -s --trace_memory DDR[0] --output_dir /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int --log_dir /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/logs/link --report_dir /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/reports/link --config /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vplConfig.ini -k /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link --no-info --iprepo /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/run_link/vpl.pb /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/run_link

****** vpl v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.1
INFO: [VPL 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [VPL 82-4282] Memory used for trace offload is DDR 0 
INFO: [VPL 60-1032] Extracting hardware platform to /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/vivado/vpl/.local/hw_platform
[11:41:48] Run vpl: Step create_project: Started
Creating Vivado project.
[11:41:53] Run vpl: Step create_project: Completed
[11:41:53] Run vpl: Step create_bd: Started
[11:42:34] Run vpl: Step create_bd: Completed
[11:42:34] Run vpl: Step update_bd: Started
WARNING: [VPL-1] The use of profile options turned on trace, which uses a memory resource in one SLR; however kernels or compute units could potentially be located in multiple SLRs. This may impact timing due to SLR crossing. To improve timing, please consider implementing trace memory in every SLRs used via the linker option: --profile.trace_memory <memory>:<SLR>. SLRs present on the design : SLR0 SLR1 SLR2 SLR3
[11:42:39] Run vpl: Step update_bd: Completed
[11:42:39] Run vpl: Step generate_target: Started
[11:43:57] Run vpl: Step generate_target: RUNNING...
[11:45:08] Run vpl: Step generate_target: Completed
[11:45:08] Run vpl: Step config_hw_runs: Started
[11:46:34] Run vpl: Step config_hw_runs: RUNNING...
[11:47:59] Run vpl: Step config_hw_runs: RUNNING...
[11:48:15] Run vpl: Step config_hw_runs: Completed
[11:48:15] Run vpl: Step synth: Started
[11:49:23] Block-level synthesis in progress, 0 of 219 jobs complete, 8 jobs running.
[11:49:56] Block-level synthesis in progress, 6 of 219 jobs complete, 2 jobs running.
[11:50:31] Block-level synthesis in progress, 10 of 219 jobs complete, 7 jobs running.
[11:51:03] Block-level synthesis in progress, 11 of 219 jobs complete, 7 jobs running.
[11:51:37] Block-level synthesis in progress, 17 of 219 jobs complete, 6 jobs running.
[11:52:09] Block-level synthesis in progress, 17 of 219 jobs complete, 8 jobs running.
[11:52:44] Block-level synthesis in progress, 22 of 219 jobs complete, 5 jobs running.
[11:53:16] Block-level synthesis in progress, 22 of 219 jobs complete, 8 jobs running.
[11:53:51] Block-level synthesis in progress, 26 of 219 jobs complete, 6 jobs running.
[11:54:23] Block-level synthesis in progress, 29 of 219 jobs complete, 6 jobs running.
[11:54:58] Block-level synthesis in progress, 34 of 219 jobs complete, 7 jobs running.
[11:55:31] Block-level synthesis in progress, 36 of 219 jobs complete, 7 jobs running.
[11:56:05] Block-level synthesis in progress, 43 of 219 jobs complete, 5 jobs running.
[11:56:38] Block-level synthesis in progress, 46 of 219 jobs complete, 6 jobs running.
[11:57:13] Block-level synthesis in progress, 49 of 219 jobs complete, 7 jobs running.
[11:57:45] Block-level synthesis in progress, 52 of 219 jobs complete, 7 jobs running.
[11:58:20] Block-level synthesis in progress, 55 of 219 jobs complete, 5 jobs running.
[11:58:53] Block-level synthesis in progress, 60 of 219 jobs complete, 6 jobs running.
[11:59:28] Block-level synthesis in progress, 63 of 219 jobs complete, 8 jobs running.
[12:00:01] Block-level synthesis in progress, 71 of 219 jobs complete, 4 jobs running.
[12:00:36] Block-level synthesis in progress, 78 of 219 jobs complete, 5 jobs running.
[12:01:09] Block-level synthesis in progress, 83 of 219 jobs complete, 5 jobs running.
[12:01:43] Block-level synthesis in progress, 90 of 219 jobs complete, 5 jobs running.
[12:02:16] Block-level synthesis in progress, 96 of 219 jobs complete, 5 jobs running.
[12:02:50] Block-level synthesis in progress, 101 of 219 jobs complete, 5 jobs running.
[12:03:24] Block-level synthesis in progress, 107 of 219 jobs complete, 2 jobs running.
[12:03:58] Block-level synthesis in progress, 111 of 219 jobs complete, 8 jobs running.
[12:04:32] Block-level synthesis in progress, 113 of 219 jobs complete, 8 jobs running.
[12:05:06] Block-level synthesis in progress, 125 of 219 jobs complete, 3 jobs running.
[12:05:40] Block-level synthesis in progress, 132 of 219 jobs complete, 6 jobs running.
[12:06:14] Block-level synthesis in progress, 138 of 219 jobs complete, 5 jobs running.
[12:06:49] Block-level synthesis in progress, 145 of 219 jobs complete, 6 jobs running.
[12:07:23] Block-level synthesis in progress, 156 of 219 jobs complete, 3 jobs running.
[12:07:58] Block-level synthesis in progress, 160 of 219 jobs complete, 7 jobs running.
[12:08:32] Block-level synthesis in progress, 161 of 219 jobs complete, 8 jobs running.
[12:09:07] Block-level synthesis in progress, 167 of 219 jobs complete, 5 jobs running.
[12:09:41] Block-level synthesis in progress, 168 of 219 jobs complete, 8 jobs running.
[12:10:15] Block-level synthesis in progress, 172 of 219 jobs complete, 6 jobs running.
[12:10:49] Block-level synthesis in progress, 176 of 219 jobs complete, 8 jobs running.
[12:11:24] Block-level synthesis in progress, 181 of 219 jobs complete, 5 jobs running.
[12:11:58] Block-level synthesis in progress, 186 of 219 jobs complete, 6 jobs running.
[12:12:33] Block-level synthesis in progress, 188 of 219 jobs complete, 8 jobs running.
[12:13:07] Block-level synthesis in progress, 194 of 219 jobs complete, 6 jobs running.
[12:13:42] Block-level synthesis in progress, 196 of 219 jobs complete, 7 jobs running.
[12:14:17] Block-level synthesis in progress, 198 of 219 jobs complete, 6 jobs running.
[12:14:52] Block-level synthesis in progress, 204 of 219 jobs complete, 6 jobs running.
[12:15:26] Block-level synthesis in progress, 210 of 219 jobs complete, 4 jobs running.
[12:16:01] Block-level synthesis in progress, 219 of 219 jobs complete, 0 jobs running.
[12:16:35] Top-level synthesis in progress.
[12:17:09] Top-level synthesis in progress.
[12:17:44] Top-level synthesis in progress.
[12:18:26] Run vpl: Step synth: Completed
[12:18:26] Run vpl: Step impl: Started
[12:30:02] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 48m 31s 

[12:30:02] Starting logic optimization..
[12:30:38] Phase 1 Generate And Synthesize MIG Cores
[12:37:38] Phase 2 Generate And Synthesize Debug Cores
[12:41:08] Phase 3 Retarget
[12:41:08] Phase 4 Constant propagation
[12:41:08] Phase 5 Sweep
[12:42:19] Phase 6 BUFG optimization
[12:42:19] Phase 7 Shift Register Optimization
[12:42:19] Phase 8 Post Processing Netlist
[12:45:13] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 15m 11s 

[12:45:13] Starting logic placement..
[12:45:49] Phase 1 Placer Initialization
[12:45:49] Phase 1.1 Placer Initialization Netlist Sorting
[12:51:02] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[12:52:12] Phase 1.3 Build Placer Netlist Model
[12:54:31] Phase 1.4 Constrain Clocks/Macros
[12:55:07] Phase 2 Global Placement
[12:55:07] Phase 2.1 Floorplanning
[12:56:17] Phase 2.1.1 Partition Driven Placement
[12:56:17] Phase 2.1.1.1 PBP: Partition Driven Placement
[12:57:26] Phase 2.1.1.2 PBP: Clock Region Placement
[12:59:47] Phase 2.1.1.3 PBP: Compute Congestion
[12:59:47] Phase 2.1.1.4 PBP: UpdateTiming
[13:00:21] Phase 2.1.1.5 PBP: Add part constraints
[13:00:21] Phase 2.2 Physical Synthesis After Floorplan
[13:00:57] Phase 2.3 Update Timing before SLR Path Opt
[13:00:57] Phase 2.4 Post-Processing in Floorplanning
[13:00:57] Phase 2.5 Global Placement Core
[13:07:55] Phase 2.5.1 Physical Synthesis In Placer
[13:12:00] Phase 3 Detail Placement
[13:12:00] Phase 3.1 Commit Multi Column Macros
[13:12:36] Phase 3.2 Commit Most Macros & LUTRAMs
[13:16:42] Phase 3.3 Small Shape DP
[13:16:42] Phase 3.3.1 Small Shape Clustering
[13:16:42] Phase 3.3.2 Flow Legalize Slice Clusters
[13:17:18] Phase 3.3.3 Slice Area Swap
[13:17:18] Phase 3.3.3.1 Slice Area Swap Initial
[13:19:03] Phase 3.4 Place Remaining
[13:19:03] Phase 3.5 Re-assign LUT pins
[13:22:00] Phase 3.6 Pipeline Register Optimization
[13:22:00] Phase 3.7 Fast Optimization
[13:23:10] Phase 4 Post Placement Optimization and Clean-Up
[13:23:10] Phase 4.1 Post Commit Optimization
[13:24:56] Phase 4.1.1 Post Placement Optimization
[13:24:56] Phase 4.1.1.1 BUFG Insertion
[13:24:56] Phase 1 Physical Synthesis Initialization
[13:26:06] Phase 4.1.1.2 BUFG Replication
[13:26:06] Phase 4.1.1.3 Post Placement Timing Optimization
[13:26:06] Phase 4.1.1.4 Replication
[13:27:52] Phase 4.2 Post Placement Cleanup
[13:27:52] Phase 4.3 Placer Reporting
[13:27:52] Phase 4.3.1 Print Estimated Congestion
[13:27:52] Phase 4.4 Final Placement Cleanup
[13:31:22] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 46m 08s 

[13:31:22] Starting logic routing..
[13:32:32] Phase 1 Build RT Design
[13:34:52] Phase 2 Router Initialization
[13:34:52] Phase 2.1 Fix Topology Constraints
[13:34:52] Phase 2.2 Pre Route Cleanup
[13:34:52] Phase 2.3 Global Clock Net Routing
[13:35:26] Phase 2.4 Update Timing
[13:37:11] Phase 2.5 Update Timing for Bus Skew
[13:37:11] Phase 2.5.1 Update Timing
[13:37:46] Phase 3 Initial Routing
[13:37:46] Phase 3.1 Global Routing
[13:39:31] Phase 4 Rip-up And Reroute
[13:39:31] Phase 4.1 Global Iteration 0
[13:45:55] Phase 4.2 Global Iteration 1
[13:47:05] Phase 5 Delay and Skew Optimization
[13:47:05] Phase 5.1 Delay CleanUp
[13:47:05] Phase 5.1.1 Update Timing
[13:47:41] Phase 5.2 Clock Skew Optimization
[13:48:15] Phase 6 Post Hold Fix
[13:48:15] Phase 6.1 Hold Fix Iter
[13:48:15] Phase 6.1.1 Update Timing
[13:48:51] Phase 7 Leaf Clock Prog Delay Opt
[13:50:01] Phase 8 Route finalize
[13:50:01] Phase 9 Verifying routed nets
[13:50:01] Phase 10 Depositing Routes
[13:50:35] Phase 11 Resolve XTalk
[13:51:10] Phase 12 Post Router Timing
[13:51:10] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 19m 48s 

[13:51:10] Starting bitstream generation..
[14:08:03] Creating bitmap...
[14:12:44] Writing bitstream ./level0_i_level1_level1_i_ulp_my_rm_partial.bit...
[14:12:44] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 21m 34s 
[14:13:57] Run vpl: Step impl: Completed
[14:14:04] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [14:14:10] Run run_link: Step vpl: Completed
Time (s): cpu = 00:03:39 ; elapsed = 02:32:41 . Memory (MB): peak = 2185.195 ; gain = 0.000 ; free physical = 17421 ; free virtual = 225510
INFO: [v++ 60-1443] [14:14:10] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/run_link
INFO: [v++ 60-991] clock name 'ss_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ss_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: ss_ucs/aclk_kernel_00 = 140, Kernel (KERNEL) clock: ss_ucs/aclk_kernel_01 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -force-enable-memory DDR[0] -a /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/address_map.xml -sdsl /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/sdsl.dat -xclbin /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/xclbin_orig.xml -rtd /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vadd.hw.rtd -o /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vadd.hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [14:14:14] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2185.195 ; gain = 0.000 ; free physical = 17061 ; free virtual = 225176
INFO: [v++ 60-1443] [14:14:14] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vadd.hw.rtd --append-section :JSON:/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vadd.hw_xml.rtd --add-section BUILD_METADATA:JSON:/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vadd.hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vadd.hw.xml --add-section SYSTEM_METADATA:RAW:/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u250_gen3x16_xdma_4_1_202210_1 --output /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xclbin
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/run_link
XRT Build Version: 2.13.466 (2022.1)
       Build Date: 2022-04-14 17:43:11
          Hash ID: f5505e402c2ca1ffe45eb6d3a9399b23a0dc8776
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 872 bytes
Format : JSON
File   : '/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 48125158 bytes
Format : RAW
File   : '/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vadd.hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2927 bytes
Format : JSON
File   : '/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vadd.hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 7703 bytes
Format : RAW
File   : '/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/vadd.hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18168 bytes
Format : RAW
File   : '/pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (48170553 bytes) to the output file: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [14:14:15] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2185.195 ; gain = 0.000 ; free physical = 16987 ; free virtual = 225151
INFO: [v++ 60-1443] [14:14:15] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xclbin.info --input /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xclbin
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/run_link
INFO: [v++ 60-1441] [14:14:16] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2185.195 ; gain = 0.000 ; free physical = 17040 ; free virtual = 225207
INFO: [v++ 60-1443] [14:14:16] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/link/run_link
INFO: [v++ 60-1441] [14:14:16] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2185.195 ; gain = 0.000 ; free physical = 17061 ; free virtual = 225228
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/reports/link/system_estimate_vadd.hw.xtxt
INFO: [v++ 60-586] Created /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.ltx
INFO: [v++ 60-586] Created xclbin/vadd.hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/reports/link/v++_link_vadd.hw_guidance.html
	Timing Report: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/logs/link/vivado.log
	Steps Log File: /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/_x.hw/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /pub/scratch/wenqi/spatial-join-on-FPGA/modular_test_load_pages/xclbin/vadd.hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 33m 27s
INFO: [v++ 60-1653] Closing dispatch client.
/tools/Xilinx//Vitis/2022.1/bin/emconfigutil --nd 1 --od . --platform xilinx_u250_gen3x16_xdma_4_1_202210_1

****** configutil v2022.1 (64-bit)
  **** SW Build 3524075 on 2022-04-13-17:42:45
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [ConfigUtil 60-1032] Extracting hardware platform to .
emulation configuration file `emconfig.json` is created in . directory 
