#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x611171dd8b20 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v0x611171e3f360_0 .var "clk", 0 0;
v0x611171e3f450_0 .var "reset", 0 0;
S_0x611171dd8cb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 16, 2 16 0, S_0x611171dd8b20;
 .timescale -9 -10;
v0x611171df10e0_0 .var/i "i", 31 0;
S_0x611171e35eb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 20, 2 20 0, S_0x611171dd8b20;
 .timescale -9 -10;
v0x611171e1be00_0 .var/i "i", 31 0;
S_0x611171e360f0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 24, 2 24 0, S_0x611171dd8b20;
 .timescale -9 -10;
v0x611171e362d0_0 .var/i "i", 31 0;
S_0x611171e363b0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 34, 2 34 0, S_0x611171dd8b20;
 .timescale -9 -10;
v0x611171e36590_0 .var/i "i", 31 0;
S_0x611171e36690 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 38, 2 38 0, S_0x611171dd8b20;
 .timescale -9 -10;
v0x611171e368c0_0 .var/i "i", 31 0;
S_0x611171e369c0 .scope module, "datapath" "Datapath" 2 6, 2 54 0, S_0x611171dd8b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x611171e3f600 .functor AND 1, v0x611171e38bd0_0, v0x611171e37f90_0, C4<1>, C4<1>;
v0x611171e3dcd0_0 .net "ALUControl", 3 0, v0x611171e383d0_0;  1 drivers
v0x611171e3de00_0 .net "ALUOp", 2 0, v0x611171e38a50_0;  1 drivers
v0x611171e3df10_0 .net "ALUResult", 31 0, v0x611171e37ce0_0;  1 drivers
v0x611171e3dfb0_0 .net "ALUSrc", 0 0, v0x611171e38b30_0;  1 drivers
v0x611171e3e0a0_0 .net "Branch", 0 0, v0x611171e38bd0_0;  1 drivers
v0x611171e3e190_0 .net "MUXOut0", 31 0, v0x611171e3b630_0;  1 drivers
v0x611171e3e280_0 .net "MUXOut1", 31 0, v0x611171e3bd00_0;  1 drivers
v0x611171e3e390_0 .net "MUXOut2", 31 0, v0x611171e3c3d0_0;  1 drivers
v0x611171e3e4a0_0 .net "MemRead", 0 0, v0x611171e38ca0_0;  1 drivers
v0x611171e3e5d0_0 .net "MemWrite", 0 0, v0x611171e38d60_0;  1 drivers
v0x611171e3e6c0_0 .net "MemtoReg", 0 0, v0x611171e38e70_0;  1 drivers
v0x611171e3e7b0_0 .net "PCOut", 31 0, v0x611171e3c920_0;  1 drivers
v0x611171e3e900_0 .net "RegWrite", 0 0, v0x611171e38f30_0;  1 drivers
v0x611171e3e9a0_0 .net "addout0", 31 0, L_0x611171e3f560;  1 drivers
v0x611171e3eab0_0 .net "addout1", 31 0, L_0x611171e4f6d0;  1 drivers
v0x611171e3ebc0_0 .net "clk", 0 0, v0x611171e3f360_0;  1 drivers
v0x611171e3ec60_0 .net "immediate", 31 0, v0x611171e3a390_0;  1 drivers
v0x611171e3ee10_0 .net "instruction", 31 0, v0x611171e3a920_0;  1 drivers
v0x611171e3ef20_0 .net "readData", 31 0, v0x611171e39ca0_0;  1 drivers
v0x611171e3f030_0 .net "readData1", 31 0, v0x611171e3d650_0;  1 drivers
v0x611171e3f140_0 .net "readData2", 31 0, v0x611171e3d710_0;  1 drivers
v0x611171e3f200_0 .net "reset", 0 0, v0x611171e3f450_0;  1 drivers
v0x611171e3f2a0_0 .net "zero", 0 0, v0x611171e37f90_0;  1 drivers
L_0x611171e4f770 .part v0x611171e3a920_0, 12, 3;
L_0x611171e4f810 .part v0x611171e3a920_0, 0, 7;
L_0x611171e4fd00 .part v0x611171e3a920_0, 15, 5;
L_0x611171e4fdf0 .part v0x611171e3a920_0, 20, 5;
L_0x611171e4fee0 .part v0x611171e3a920_0, 7, 5;
S_0x611171e36bc0 .scope module, "add0" "Add" 2 71, 3 1 0, S_0x611171e369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x611171e36e30_0 .net "a", 31 0, v0x611171e3c920_0;  alias, 1 drivers
L_0x7981e0a4f018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x611171e36f30_0 .net "b", 31 0, L_0x7981e0a4f018;  1 drivers
v0x611171e37010_0 .net "result", 31 0, L_0x611171e3f560;  alias, 1 drivers
L_0x611171e3f560 .arith/sum 32, v0x611171e3c920_0, L_0x7981e0a4f018;
S_0x611171e37150 .scope module, "add1" "Add" 2 72, 3 1 0, S_0x611171e369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x611171e37380_0 .net "a", 31 0, v0x611171e3c920_0;  alias, 1 drivers
v0x611171e37460_0 .net "b", 31 0, v0x611171e3a390_0;  alias, 1 drivers
v0x611171e37520_0 .net "result", 31 0, L_0x611171e4f6d0;  alias, 1 drivers
L_0x611171e4f6d0 .arith/sum 32, v0x611171e3c920_0, v0x611171e3a390_0;
S_0x611171e37660 .scope module, "alu" "ALU" 2 73, 4 1 0, S_0x611171e369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x611171d9cc40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x611171d9cc80 .param/l "AND" 1 4 12, C4<0000>;
P_0x611171d9ccc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x611171d9cd00 .param/l "LB" 1 4 9, C4<0010>;
P_0x611171d9cd40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x611171d9cd80 .param/l "SB" 1 4 10, C4<0010>;
P_0x611171d9cdc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x611171e37be0_0 .net "ALUControl", 3 0, v0x611171e383d0_0;  alias, 1 drivers
v0x611171e37ce0_0 .var "ALUResult", 31 0;
v0x611171e37dc0_0 .net "a", 31 0, v0x611171e3d650_0;  alias, 1 drivers
v0x611171e37eb0_0 .net "b", 31 0, v0x611171e3b630_0;  alias, 1 drivers
v0x611171e37f90_0 .var "zero", 0 0;
E_0x611171dd58d0 .event edge, v0x611171e37be0_0, v0x611171e37dc0_0, v0x611171e37eb0_0, v0x611171e37ce0_0;
S_0x611171e38140 .scope module, "alucontrol" "ALUControl" 2 74, 5 1 0, S_0x611171e369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x611171e383d0_0 .var "ALUControl", 3 0;
v0x611171e384b0_0 .net "ALUOp", 2 0, v0x611171e38a50_0;  alias, 1 drivers
v0x611171e38570_0 .net "instruction", 2 0, L_0x611171e4f770;  1 drivers
E_0x611171dbed50 .event edge, v0x611171e384b0_0, v0x611171e38570_0;
S_0x611171e386e0 .scope module, "control" "Control" 2 75, 6 1 0, S_0x611171e369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x611171e38a50_0 .var "ALUOp", 2 0;
v0x611171e38b30_0 .var "ALUSrc", 0 0;
v0x611171e38bd0_0 .var "Branch", 0 0;
v0x611171e38ca0_0 .var "MemRead", 0 0;
v0x611171e38d60_0 .var "MemWrite", 0 0;
v0x611171e38e70_0 .var "MemtoReg", 0 0;
v0x611171e38f30_0 .var "RegWrite", 0 0;
v0x611171e38ff0_0 .net "instruction", 6 0, L_0x611171e4f810;  1 drivers
E_0x611171e1a150 .event edge, v0x611171e38ff0_0;
S_0x611171e39220 .scope module, "datamemory" "DataMemory" 2 76, 7 1 0, S_0x611171e369c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x611171e39580_0 .net "MemRead", 0 0, v0x611171e38ca0_0;  alias, 1 drivers
v0x611171e39670_0 .net "MemWrite", 0 0, v0x611171e38d60_0;  alias, 1 drivers
v0x611171e39740_0 .net "address", 31 0, v0x611171e37ce0_0;  alias, 1 drivers
v0x611171e39840 .array "memory", 31 0, 31 0;
v0x611171e39ca0_0 .var "readData", 31 0;
v0x611171e39dd0_0 .net "writeData", 31 0, v0x611171e3d710_0;  alias, 1 drivers
v0x611171e39840_0 .array/port v0x611171e39840, 0;
v0x611171e39840_1 .array/port v0x611171e39840, 1;
E_0x611171e1bd30/0 .event edge, v0x611171e38ca0_0, v0x611171e37ce0_0, v0x611171e39840_0, v0x611171e39840_1;
v0x611171e39840_2 .array/port v0x611171e39840, 2;
v0x611171e39840_3 .array/port v0x611171e39840, 3;
v0x611171e39840_4 .array/port v0x611171e39840, 4;
v0x611171e39840_5 .array/port v0x611171e39840, 5;
E_0x611171e1bd30/1 .event edge, v0x611171e39840_2, v0x611171e39840_3, v0x611171e39840_4, v0x611171e39840_5;
v0x611171e39840_6 .array/port v0x611171e39840, 6;
v0x611171e39840_7 .array/port v0x611171e39840, 7;
v0x611171e39840_8 .array/port v0x611171e39840, 8;
v0x611171e39840_9 .array/port v0x611171e39840, 9;
E_0x611171e1bd30/2 .event edge, v0x611171e39840_6, v0x611171e39840_7, v0x611171e39840_8, v0x611171e39840_9;
v0x611171e39840_10 .array/port v0x611171e39840, 10;
v0x611171e39840_11 .array/port v0x611171e39840, 11;
v0x611171e39840_12 .array/port v0x611171e39840, 12;
v0x611171e39840_13 .array/port v0x611171e39840, 13;
E_0x611171e1bd30/3 .event edge, v0x611171e39840_10, v0x611171e39840_11, v0x611171e39840_12, v0x611171e39840_13;
v0x611171e39840_14 .array/port v0x611171e39840, 14;
v0x611171e39840_15 .array/port v0x611171e39840, 15;
v0x611171e39840_16 .array/port v0x611171e39840, 16;
v0x611171e39840_17 .array/port v0x611171e39840, 17;
E_0x611171e1bd30/4 .event edge, v0x611171e39840_14, v0x611171e39840_15, v0x611171e39840_16, v0x611171e39840_17;
v0x611171e39840_18 .array/port v0x611171e39840, 18;
v0x611171e39840_19 .array/port v0x611171e39840, 19;
v0x611171e39840_20 .array/port v0x611171e39840, 20;
v0x611171e39840_21 .array/port v0x611171e39840, 21;
E_0x611171e1bd30/5 .event edge, v0x611171e39840_18, v0x611171e39840_19, v0x611171e39840_20, v0x611171e39840_21;
v0x611171e39840_22 .array/port v0x611171e39840, 22;
v0x611171e39840_23 .array/port v0x611171e39840, 23;
v0x611171e39840_24 .array/port v0x611171e39840, 24;
v0x611171e39840_25 .array/port v0x611171e39840, 25;
E_0x611171e1bd30/6 .event edge, v0x611171e39840_22, v0x611171e39840_23, v0x611171e39840_24, v0x611171e39840_25;
v0x611171e39840_26 .array/port v0x611171e39840, 26;
v0x611171e39840_27 .array/port v0x611171e39840, 27;
v0x611171e39840_28 .array/port v0x611171e39840, 28;
v0x611171e39840_29 .array/port v0x611171e39840, 29;
E_0x611171e1bd30/7 .event edge, v0x611171e39840_26, v0x611171e39840_27, v0x611171e39840_28, v0x611171e39840_29;
v0x611171e39840_30 .array/port v0x611171e39840, 30;
v0x611171e39840_31 .array/port v0x611171e39840, 31;
E_0x611171e1bd30/8 .event edge, v0x611171e39840_30, v0x611171e39840_31, v0x611171e38d60_0, v0x611171e39dd0_0;
E_0x611171e1bd30 .event/or E_0x611171e1bd30/0, E_0x611171e1bd30/1, E_0x611171e1bd30/2, E_0x611171e1bd30/3, E_0x611171e1bd30/4, E_0x611171e1bd30/5, E_0x611171e1bd30/6, E_0x611171e1bd30/7, E_0x611171e1bd30/8;
S_0x611171e39f50 .scope module, "immgen" "ImmGen" 2 77, 8 1 0, S_0x611171e369c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x611171e1c170 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x611171e1c1b0 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x611171e1c1f0 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x611171e1c230 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x611171e3a390_0 .var "immediate", 31 0;
v0x611171e3a470_0 .net "instruction", 31 0, v0x611171e3a920_0;  alias, 1 drivers
E_0x611171e3a310 .event edge, v0x611171e3a470_0;
S_0x611171e3a590 .scope module, "instructionmemory" "InstructionMemory" 2 78, 9 1 0, S_0x611171e369c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x611171e3a920_0 .var "instruction", 31 0;
v0x611171e3aa30 .array "memory", 31 0, 31 0;
v0x611171e3afe0_0 .net "readAddress", 31 0, v0x611171e3c920_0;  alias, 1 drivers
v0x611171e3aa30_0 .array/port v0x611171e3aa30, 0;
v0x611171e3aa30_1 .array/port v0x611171e3aa30, 1;
v0x611171e3aa30_2 .array/port v0x611171e3aa30, 2;
E_0x611171e3a7b0/0 .event edge, v0x611171e36e30_0, v0x611171e3aa30_0, v0x611171e3aa30_1, v0x611171e3aa30_2;
v0x611171e3aa30_3 .array/port v0x611171e3aa30, 3;
v0x611171e3aa30_4 .array/port v0x611171e3aa30, 4;
v0x611171e3aa30_5 .array/port v0x611171e3aa30, 5;
v0x611171e3aa30_6 .array/port v0x611171e3aa30, 6;
E_0x611171e3a7b0/1 .event edge, v0x611171e3aa30_3, v0x611171e3aa30_4, v0x611171e3aa30_5, v0x611171e3aa30_6;
v0x611171e3aa30_7 .array/port v0x611171e3aa30, 7;
v0x611171e3aa30_8 .array/port v0x611171e3aa30, 8;
v0x611171e3aa30_9 .array/port v0x611171e3aa30, 9;
v0x611171e3aa30_10 .array/port v0x611171e3aa30, 10;
E_0x611171e3a7b0/2 .event edge, v0x611171e3aa30_7, v0x611171e3aa30_8, v0x611171e3aa30_9, v0x611171e3aa30_10;
v0x611171e3aa30_11 .array/port v0x611171e3aa30, 11;
v0x611171e3aa30_12 .array/port v0x611171e3aa30, 12;
v0x611171e3aa30_13 .array/port v0x611171e3aa30, 13;
v0x611171e3aa30_14 .array/port v0x611171e3aa30, 14;
E_0x611171e3a7b0/3 .event edge, v0x611171e3aa30_11, v0x611171e3aa30_12, v0x611171e3aa30_13, v0x611171e3aa30_14;
v0x611171e3aa30_15 .array/port v0x611171e3aa30, 15;
v0x611171e3aa30_16 .array/port v0x611171e3aa30, 16;
v0x611171e3aa30_17 .array/port v0x611171e3aa30, 17;
v0x611171e3aa30_18 .array/port v0x611171e3aa30, 18;
E_0x611171e3a7b0/4 .event edge, v0x611171e3aa30_15, v0x611171e3aa30_16, v0x611171e3aa30_17, v0x611171e3aa30_18;
v0x611171e3aa30_19 .array/port v0x611171e3aa30, 19;
v0x611171e3aa30_20 .array/port v0x611171e3aa30, 20;
v0x611171e3aa30_21 .array/port v0x611171e3aa30, 21;
v0x611171e3aa30_22 .array/port v0x611171e3aa30, 22;
E_0x611171e3a7b0/5 .event edge, v0x611171e3aa30_19, v0x611171e3aa30_20, v0x611171e3aa30_21, v0x611171e3aa30_22;
v0x611171e3aa30_23 .array/port v0x611171e3aa30, 23;
v0x611171e3aa30_24 .array/port v0x611171e3aa30, 24;
v0x611171e3aa30_25 .array/port v0x611171e3aa30, 25;
v0x611171e3aa30_26 .array/port v0x611171e3aa30, 26;
E_0x611171e3a7b0/6 .event edge, v0x611171e3aa30_23, v0x611171e3aa30_24, v0x611171e3aa30_25, v0x611171e3aa30_26;
v0x611171e3aa30_27 .array/port v0x611171e3aa30, 27;
v0x611171e3aa30_28 .array/port v0x611171e3aa30, 28;
v0x611171e3aa30_29 .array/port v0x611171e3aa30, 29;
v0x611171e3aa30_30 .array/port v0x611171e3aa30, 30;
E_0x611171e3a7b0/7 .event edge, v0x611171e3aa30_27, v0x611171e3aa30_28, v0x611171e3aa30_29, v0x611171e3aa30_30;
v0x611171e3aa30_31 .array/port v0x611171e3aa30, 31;
E_0x611171e3a7b0/8 .event edge, v0x611171e3aa30_31;
E_0x611171e3a7b0 .event/or E_0x611171e3a7b0/0, E_0x611171e3a7b0/1, E_0x611171e3a7b0/2, E_0x611171e3a7b0/3, E_0x611171e3a7b0/4, E_0x611171e3a7b0/5, E_0x611171e3a7b0/6, E_0x611171e3a7b0/7, E_0x611171e3a7b0/8;
S_0x611171e3b160 .scope module, "mux0" "Mux" 2 79, 10 1 0, S_0x611171e369c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x611171e3b3a0_0 .net "Control", 0 0, v0x611171e38b30_0;  alias, 1 drivers
v0x611171e3b490_0 .net "in0", 31 0, v0x611171e3d710_0;  alias, 1 drivers
v0x611171e3b560_0 .net "in1", 31 0, v0x611171e3a390_0;  alias, 1 drivers
v0x611171e3b630_0 .var "out", 31 0;
E_0x611171e3b340 .event edge, v0x611171e38b30_0, v0x611171e37460_0, v0x611171e39dd0_0;
S_0x611171e3b760 .scope module, "mux1" "Mux" 2 80, 10 1 0, S_0x611171e369c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x611171e3ba30_0 .net "Control", 0 0, L_0x611171e3f600;  1 drivers
v0x611171e3bb10_0 .net "in0", 31 0, L_0x611171e3f560;  alias, 1 drivers
v0x611171e3bc00_0 .net "in1", 31 0, L_0x611171e4f6d0;  alias, 1 drivers
v0x611171e3bd00_0 .var "out", 31 0;
E_0x611171e3b9b0 .event edge, v0x611171e3ba30_0, v0x611171e37520_0, v0x611171e37010_0;
S_0x611171e3be50 .scope module, "mux2" "Mux" 2 81, 10 1 0, S_0x611171e369c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x611171e3c120_0 .net "Control", 0 0, v0x611171e38e70_0;  alias, 1 drivers
v0x611171e3c210_0 .net "in0", 31 0, v0x611171e37ce0_0;  alias, 1 drivers
v0x611171e3c300_0 .net "in1", 31 0, v0x611171e39ca0_0;  alias, 1 drivers
v0x611171e3c3d0_0 .var "out", 31 0;
E_0x611171e3c0a0 .event edge, v0x611171e38e70_0, v0x611171e39ca0_0, v0x611171e37ce0_0;
S_0x611171e3c540 .scope module, "pc" "PC" 2 82, 11 1 0, S_0x611171e369c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x611171e3c810_0 .net "PCIn", 31 0, v0x611171e3bd00_0;  alias, 1 drivers
v0x611171e3c920_0 .var "PCOut", 31 0;
v0x611171e3c9c0_0 .net "clk", 0 0, v0x611171e3f360_0;  alias, 1 drivers
v0x611171e3ca90_0 .net "reset", 0 0, v0x611171e3f450_0;  alias, 1 drivers
E_0x611171e3c790 .event posedge, v0x611171e3c9c0_0;
S_0x611171e3cc00 .scope module, "registers" "Registers" 2 83, 12 1 0, S_0x611171e369c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x611171e3d010_0 .net "RegWrite", 0 0, v0x611171e38f30_0;  alias, 1 drivers
v0x611171e3d0d0_0 .net *"_ivl_11", 31 0, L_0x611171e4fb20;  1 drivers
v0x611171e3d190_0 .net *"_ivl_13", 6 0, L_0x611171e4fbc0;  1 drivers
L_0x7981e0a4f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611171e3d280_0 .net *"_ivl_16", 1 0, L_0x7981e0a4f0a8;  1 drivers
v0x611171e3d360_0 .net *"_ivl_2", 31 0, L_0x611171e4f940;  1 drivers
v0x611171e3d490_0 .net *"_ivl_4", 6 0, L_0x611171e4f9e0;  1 drivers
L_0x7981e0a4f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611171e3d570_0 .net *"_ivl_7", 1 0, L_0x7981e0a4f060;  1 drivers
v0x611171e3d650_0 .var "readData1", 31 0;
v0x611171e3d710_0 .var "readData2", 31 0;
v0x611171e3d7b0_0 .net "readReg1", 4 0, L_0x611171e4fd00;  1 drivers
v0x611171e3d890_0 .net "readReg2", 4 0, L_0x611171e4fdf0;  1 drivers
v0x611171e3d970 .array "registers", 31 0, 31 0;
v0x611171e3da30_0 .net "writeData", 31 0, v0x611171e3c3d0_0;  alias, 1 drivers
v0x611171e3daf0_0 .net "writeReg", 4 0, L_0x611171e4fee0;  1 drivers
E_0x611171e3ced0 .event edge, v0x611171e38f30_0, v0x611171e3c3d0_0, v0x611171e3daf0_0;
E_0x611171e3cf50 .event edge, L_0x611171e4fb20, v0x611171e3d890_0;
E_0x611171e3cfb0 .event edge, L_0x611171e4f940, v0x611171e3d7b0_0;
L_0x611171e4f940 .array/port v0x611171e3d970, L_0x611171e4f9e0;
L_0x611171e4f9e0 .concat [ 5 2 0 0], L_0x611171e4fd00, L_0x7981e0a4f060;
L_0x611171e4fb20 .array/port v0x611171e3d970, L_0x611171e4fbc0;
L_0x611171e4fbc0 .concat [ 5 2 0 0], L_0x611171e4fdf0, L_0x7981e0a4f0a8;
    .scope S_0x611171e37660;
T_0 ;
    %wait E_0x611171dd58d0;
    %load/vec4 v0x611171e37be0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611171e37ce0_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x611171e37dc0_0;
    %load/vec4 v0x611171e37eb0_0;
    %add;
    %store/vec4 v0x611171e37ce0_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x611171e37dc0_0;
    %load/vec4 v0x611171e37eb0_0;
    %add;
    %store/vec4 v0x611171e37ce0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x611171e37dc0_0;
    %load/vec4 v0x611171e37eb0_0;
    %add;
    %store/vec4 v0x611171e37ce0_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x611171e37dc0_0;
    %load/vec4 v0x611171e37eb0_0;
    %and;
    %store/vec4 v0x611171e37ce0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x611171e37dc0_0;
    %load/vec4 v0x611171e37eb0_0;
    %or;
    %store/vec4 v0x611171e37ce0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x611171e37dc0_0;
    %ix/getv 4, v0x611171e37eb0_0;
    %shiftl 4;
    %store/vec4 v0x611171e37ce0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x611171e37dc0_0;
    %load/vec4 v0x611171e37eb0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x611171e37ce0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x611171e37ce0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x611171e37f90_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x611171e38140;
T_1 ;
    %wait E_0x611171dbed50;
    %load/vec4 v0x611171e384b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x611171e383d0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x611171e383d0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x611171e383d0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x611171e38570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x611171e383d0_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x611171e383d0_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x611171e383d0_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x611171e383d0_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x611171e383d0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x611171e386e0;
T_2 ;
    %wait E_0x611171e1a150;
    %load/vec4 v0x611171e38ff0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38e70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611171e38a50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38f30_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38e70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611171e38a50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38f30_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38e70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x611171e38a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38f30_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38e70_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x611171e38a50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38f30_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38e70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x611171e38a50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38f30_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e38bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38e70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x611171e38a50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e38f30_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x611171e39220;
T_3 ;
    %wait E_0x611171e1bd30;
    %load/vec4 v0x611171e39580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x611171e39740_0;
    %load/vec4a v0x611171e39840, 4;
    %store/vec4 v0x611171e39ca0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x611171e39670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x611171e39dd0_0;
    %ix/getv 4, v0x611171e39740_0;
    %store/vec4a v0x611171e39840, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x611171e39f50;
T_4 ;
    %wait E_0x611171e3a310;
    %load/vec4 v0x611171e3a470_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611171e3a390_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x611171e3a470_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x611171e3a470_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611171e3a390_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x611171e3a470_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x611171e3a470_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611171e3a390_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x611171e3a470_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x611171e3a470_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x611171e3a470_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611171e3a390_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x611171e3a470_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x611171e3a470_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x611171e3a470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x611171e3a470_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x611171e3a470_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x611171e3a390_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x611171e3a590;
T_5 ;
    %wait E_0x611171e3a7b0;
    %load/vec4 v0x611171e3afe0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x611171e3aa30, 4;
    %store/vec4 v0x611171e3a920_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x611171e3b160;
T_6 ;
    %wait E_0x611171e3b340;
    %load/vec4 v0x611171e3b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x611171e3b560_0;
    %store/vec4 v0x611171e3b630_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x611171e3b490_0;
    %store/vec4 v0x611171e3b630_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x611171e3b760;
T_7 ;
    %wait E_0x611171e3b9b0;
    %load/vec4 v0x611171e3ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x611171e3bc00_0;
    %store/vec4 v0x611171e3bd00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x611171e3bb10_0;
    %store/vec4 v0x611171e3bd00_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x611171e3be50;
T_8 ;
    %wait E_0x611171e3c0a0;
    %load/vec4 v0x611171e3c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x611171e3c300_0;
    %store/vec4 v0x611171e3c3d0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x611171e3c210_0;
    %store/vec4 v0x611171e3c3d0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x611171e3c540;
T_9 ;
    %wait E_0x611171e3c790;
    %load/vec4 v0x611171e3ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611171e3c920_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x611171e3c810_0;
    %store/vec4 v0x611171e3c920_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x611171e3cc00;
T_10 ;
    %wait E_0x611171e3cfb0;
    %load/vec4 v0x611171e3d7b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x611171e3d970, 4;
    %store/vec4 v0x611171e3d650_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x611171e3cc00;
T_11 ;
    %wait E_0x611171e3cf50;
    %load/vec4 v0x611171e3d890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x611171e3d970, 4;
    %store/vec4 v0x611171e3d710_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x611171e3cc00;
T_12 ;
    %wait E_0x611171e3ced0;
    %load/vec4 v0x611171e3d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x611171e3da30_0;
    %load/vec4 v0x611171e3daf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x611171e3d970, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x611171dd8b20;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x611171e39840 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x611171e3aa30 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x611171e3d970 {0 0 0};
    %vpi_call 2 13 "$display", "Program Counter = %2d", v0x611171e3c920_0 {0 0 0};
    %vpi_call 2 14 "$display", "Instruction = %h", v0x611171e3a920_0 {0 0 0};
    %vpi_call 2 15 "$display" {0 0 0};
    %fork t_1, S_0x611171dd8cb0;
    %jmp t_0;
    .scope S_0x611171dd8cb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611171df10e0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x611171df10e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 17 "$display", "DataMemory [%2d] = %d", v0x611171df10e0_0, &A<v0x611171e39840, v0x611171df10e0_0 > {0 0 0};
    %load/vec4 v0x611171df10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611171df10e0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x611171dd8b20;
t_0 %join;
    %vpi_call 2 19 "$display" {0 0 0};
    %fork t_3, S_0x611171e35eb0;
    %jmp t_2;
    .scope S_0x611171e35eb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611171e1be00_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x611171e1be00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 21 "$display", "InstructionMemory [%2d] = %h", v0x611171e1be00_0, &A<v0x611171e3aa30, v0x611171e1be00_0 > {0 0 0};
    %load/vec4 v0x611171e1be00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611171e1be00_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x611171dd8b20;
t_2 %join;
    %vpi_call 2 23 "$display" {0 0 0};
    %fork t_5, S_0x611171e360f0;
    %jmp t_4;
    .scope S_0x611171e360f0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611171e362d0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x611171e362d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 25 "$display", "Register [%2d] = %d", v0x611171e362d0_0, &A<v0x611171e3d970, v0x611171e362d0_0 > {0 0 0};
    %load/vec4 v0x611171e362d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611171e362d0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x611171dd8b20;
t_4 %join;
    %vpi_call 2 27 "$display" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x611171dd8b20;
T_14 ;
    %wait E_0x611171e3a310;
    %vpi_call 2 31 "$display", "Program Counter = %2d", v0x611171e3c920_0 {0 0 0};
    %vpi_call 2 32 "$display", "Instruction = %h", v0x611171e3a920_0 {0 0 0};
    %vpi_call 2 33 "$display" {0 0 0};
    %fork t_7, S_0x611171e363b0;
    %jmp t_6;
    .scope S_0x611171e363b0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611171e36590_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x611171e36590_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 35 "$display", "DataMemory [%2d] = %d", v0x611171e36590_0, &A<v0x611171e39840, v0x611171e36590_0 > {0 0 0};
    %load/vec4 v0x611171e36590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611171e36590_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x611171dd8b20;
t_6 %join;
    %vpi_call 2 37 "$display" {0 0 0};
    %fork t_9, S_0x611171e36690;
    %jmp t_8;
    .scope S_0x611171e36690;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611171e368c0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x611171e368c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 39 "$display", "Register [%2d] = %d", v0x611171e368c0_0, &A<v0x611171e3d970, v0x611171e368c0_0 > {0 0 0};
    %load/vec4 v0x611171e368c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611171e368c0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x611171dd8b20;
t_8 %join;
    %vpi_call 2 41 "$display" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x611171dd8b20;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e3f360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611171e3f450_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611171e3f450_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x611171dd8b20;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x611171e3f360_0;
    %inv;
    %store/vec4 v0x611171e3f360_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
