git clone --depth 1 --no-tags https://github.com/PSOCER/de2i150_RTimage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56799759
git clone --depth 1 --no-tags https://github.com/Jafet95/proy_2_grupo_2_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53997154
git clone --depth 1 --no-tags https://github.com/ChiWeiHsiao/32-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54820935
git clone --depth 1 --no-tags https://github.com/wallento/verilog-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48921253
git clone --depth 1 --no-tags https://github.com/andyj1/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52205376
git clone --depth 1 --no-tags https://github.com/minngk/COJTkadai1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56893369
git clone --depth 1 --no-tags https://github.com/toxtli/Verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54168887
git clone --depth 1 --no-tags https://github.com/Masahiro000Shimasaki/FPGA_BMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51637845
git clone --depth 1 --no-tags https://github.com/chinnygan/DigiLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53625890
git clone --depth 1 --no-tags https://github.com/bdshaffer73/fpga-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47728432
git clone --depth 1 --no-tags https://github.com/mikecat/brainfuck_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53253728
git clone --depth 1 --no-tags https://github.com/abi90/ARMSIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51390907
git clone --depth 1 --no-tags https://github.com/aleonb21/XilinxFPGA_VoiceRecorder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50803016
git clone --depth 1 --no-tags https://github.com/YorkHe/Pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48950462
git clone --depth 1 --no-tags https://github.com/zliaky/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48273125
git clone --depth 1 --no-tags https://github.com/cedar-renjun/az_processer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55061007
git clone --depth 1 --no-tags https://github.com/sarojbardewa/NNSimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56719893
git clone --depth 1 --no-tags https://github.com/antonpaquin/EC311_TicTacToe_Neat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47937578
git clone --depth 1 --no-tags https://github.com/jdwilsn2/ECE445.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53903192
git clone --depth 1 --no-tags https://github.com/ojousima/FPGA-SMPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55707742
git clone --depth 1 --no-tags https://github.com/lanwuwei/LC3-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55460881
git clone --depth 1 --no-tags https://github.com/ableda/Multicycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56891997
git clone --depth 1 --no-tags https://github.com/spacemonkeydelivers/dht11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55953297
git clone --depth 1 --no-tags https://github.com/pavlik2/ping-pong-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56274024
git clone --depth 1 --no-tags https://github.com/stevenlim89/Fibonacci-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51826876
git clone --depth 1 --no-tags https://github.com/vkuruturi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48688446
git clone --depth 1 --no-tags https://github.com/ogvalt/melexis_intership_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51656636
git clone --depth 1 --no-tags https://github.com/IceyP/SerDes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50909961
git clone --depth 1 --no-tags https://github.com/perjerz/MIPS32_VERILOG_SINGLE_DATA_PATH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48578117
git clone --depth 1 --no-tags https://github.com/mohitgogri/BITS-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48396669
git clone --depth 1 --no-tags https://github.com/ilovaca/ece342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49579022
git clone --depth 1 --no-tags https://github.com/GeeksSect/Wall-e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50459067
git clone --depth 1 --no-tags https://github.com/hardik-manocha/8_bit_microprocessor_vectored_interrupt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55480436
git clone --depth 1 --no-tags https://github.com/mohsennazari/pipelined-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51165354
git clone --depth 1 --no-tags https://github.com/yaqwsx/MandelbrotFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48695884
git clone --depth 1 --no-tags https://github.com/mshr-h/verilog_building_block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48330045
git clone --depth 1 --no-tags https://github.com/kosuke86/Verilog_NFA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53020003
git clone --depth 1 --no-tags https://github.com/nesh170/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52975540
git clone --depth 1 --no-tags https://github.com/Rafaherrero/EC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52591175
git clone --depth 1 --no-tags https://github.com/zzzzRuby/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53828413
git clone --depth 1 --no-tags https://github.com/topig/Flash_Multi_Write_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51947415
git clone --depth 1 --no-tags https://github.com/Cirrith/ECE_552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51262826
git clone --depth 1 --no-tags https://github.com/wallento/barista.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54987350
git clone --depth 1 --no-tags https://github.com/jsjain/VLSI-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56402566
git clone --depth 1 --no-tags https://github.com/stevenlim89/RLE-Compression-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51827392
git clone --depth 1 --no-tags https://github.com/gatsbyz/processor-design-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53527798
git clone --depth 1 --no-tags https://github.com/CarlCKChan/Cycle-Accurate-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53843388
git clone --depth 1 --no-tags https://github.com/peterqt95/sha1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54766859
git clone --depth 1 --no-tags https://github.com/abp250/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48474832
git clone --depth 1 --no-tags https://github.com/gjmunozl/Uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47741668
git clone --depth 1 --no-tags https://github.com/jlgutierrez/general-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52007859
git clone --depth 1 --no-tags https://github.com/thomasrussellmurphy/CVGX_1024_01_M4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56388472
git clone --depth 1 --no-tags https://github.com/dianarvp/FPGgram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52233582
git clone --depth 1 --no-tags https://github.com/thomasrussellmurphy/eecs_301_reference_designs_2015_spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53884440
git clone --depth 1 --no-tags https://github.com/krutarthkikani/Data-Scrambler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55744552
git clone --depth 1 --no-tags https://github.com/jdgentsch/EE-469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55202083
git clone --depth 1 --no-tags https://github.com/codyohl/DESnuts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51938519
git clone --depth 1 --no-tags https://github.com/RobotCasserole1736/FPGAVison.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54116163
git clone --depth 1 --no-tags https://github.com/tannercyr4/Stopwatch-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51683862
git clone --depth 1 --no-tags https://github.com/mohitgogri/RMS-Search-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48395097
git clone --depth 1 --no-tags https://github.com/mustafalw/multicycleRISCProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48472139
git clone --depth 1 --no-tags https://github.com/cpulabs/mist32_mist32e_rs1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48602886
git clone --depth 1 --no-tags https://github.com/russeree/XILINX_RING_OSCILATOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47969572
git clone --depth 1 --no-tags https://github.com/Shaza-Is/COProjectMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47721697
git clone --depth 1 --no-tags https://github.com/asrathor/Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53173532
git clone --depth 1 --no-tags https://github.com/peterqt95/fibo-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52051564
git clone --depth 1 --no-tags https://github.com/wuqiongzhi/RIFFA_Builder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50693363
git clone --depth 1 --no-tags https://github.com/Daniel-Norman/FDPaint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54170675
git clone --depth 1 --no-tags https://github.com/Apo45ty/ArquiCourseCPUVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51595169
git clone --depth 1 --no-tags https://github.com/ludisu13/IE-499.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54086862
git clone --depth 1 --no-tags https://github.com/jigangujs/Uart_zhixin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56120028
git clone --depth 1 --no-tags https://github.com/secworks/mkmif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56693391
git clone --depth 1 --no-tags https://github.com/saiedhk/AnubisCryptoEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52586287
git clone --depth 1 --no-tags https://github.com/gabrianto/mips-in-haste.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52967426
git clone --depth 1 --no-tags https://github.com/vipinkmenon/v7_dyract_debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52367636
git clone --depth 1 --no-tags https://github.com/sunswift/sunswift.mpptng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52644950
git clone --depth 1 --no-tags https://github.com/jigangujs/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55034809
git clone --depth 1 --no-tags https://github.com/Nagarathna123/RISC-V-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50415595
git clone --depth 1 --no-tags https://github.com/dan-olsen/ECE522.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50533626
git clone --depth 1 --no-tags https://github.com/bntmorgan/vga-text-mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52206293
git clone --depth 1 --no-tags https://github.com/AmateurIndian/HeatSensorandController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51267262
git clone --depth 1 --no-tags https://github.com/mzandrew/idlab-daq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49295425
git clone --depth 1 --no-tags https://github.com/hsm5xw/470-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50637844
git clone --depth 1 --no-tags https://github.com/SorinChang/ic_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49367743
git clone --depth 1 --no-tags https://github.com/jknollmeyer/FPongGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48247968
git clone --depth 1 --no-tags https://github.com/sankeerthgk/Vector-Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47858783
git clone --depth 1 --no-tags https://github.com/Jafet95/proy_1_grupo_2_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53467234
git clone --depth 1 --no-tags https://github.com/rohit-numato/square-wave-gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53922832
git clone --depth 1 --no-tags https://github.com/bhaylock/9ch-fpga-pulsegen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54615275
git clone --depth 1 --no-tags https://github.com/huanght1997/Verilog_SingleCycleMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47807139
git clone --depth 1 --no-tags https://github.com/Kumikomi/openreroc_accelsensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49941796
git clone --depth 1 --no-tags https://github.com/mlohstroh/bubble-pushers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53896071
git clone --depth 1 --no-tags https://github.com/hammashamzah/sad-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48678600
git clone --depth 1 --no-tags https://github.com/rLoopTeam/eng-software-HIL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54811072
git clone --depth 1 --no-tags https://github.com/daviddhas/Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54909183
git clone --depth 1 --no-tags https://github.com/dsantamaria1/Verification_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55567040
git clone --depth 1 --no-tags https://github.com/HENRDS/IndoorPos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56343040
git clone --depth 1 --no-tags https://github.com/1997cui/google-authenticator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47537295
git clone --depth 1 --no-tags https://github.com/vagnonas/embedded-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52883462
