,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/ChFrenkel/ODIN.git,2019-04-20 17:57:39+00:00,ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.,39,ChFrenkel/ODIN,182438188,Verilog,ODIN,205,126,2024-04-07 14:01:38+00:00,[],
1,https://github.com/Lyncien/RISC-V-32I.git,2019-04-02 07:10:48+00:00,体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器,23,Lyncien/RISC-V-32I,179019736,Verilog,RISC-V-32I,63802,59,2024-03-25 11:58:40+00:00,[],None
2,https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog.git,2019-05-01 01:52:16+00:00,32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.,23,nishthaparashar/Floating-Point-ALU-in-Verilog,184356332,Verilog,Floating-Point-ALU-in-Verilog,3347,52,2024-04-11 20:27:33+00:00,[],
3,https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition.git,2019-04-06 04:52:18+00:00,杭电计算机学院-《计算机组成原理》上机实验代码工程文件,9,hjs557523/Computer-Experiment-on-the-principle-of-computer-composition,179790027,Verilog,Computer-Experiment-on-the-principle-of-computer-composition,13186,40,2024-03-04 03:49:44+00:00,[],None
4,https://github.com/ultraembedded/core_spiflash.git,2019-04-23 10:56:06+00:00,SPI-Flash XIP Interface (Verilog),11,ultraembedded/core_spiflash,182995708,Verilog,core_spiflash,24,34,2024-01-15 08:21:32+00:00,"['spi', 'axi4', 'verilog', 'spi-flash', 'fpga', 'xip']",https://api.github.com/licenses/lgpl-2.1
5,https://github.com/crypt-xie/XCryptCore.git,2019-04-18 06:07:27+00:00,"Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)",11,crypt-xie/XCryptCore,182026356,Verilog,XCryptCore,2136,32,2024-03-17 17:36:33+00:00,[],None
6,https://github.com/NingHeChuan/Digital_Front_End_Verilog.git,2019-04-19 09:50:45+00:00,,6,NingHeChuan/Digital_Front_End_Verilog,182242825,Verilog,Digital_Front_End_Verilog,4606,23,2023-08-12 02:53:15+00:00,[],None
7,https://github.com/CodeNameGrapefruit/SoC_CNN.git,2019-04-07 22:36:59+00:00,Convolutional Neural Network Implemented in Verilog for System on Chip ,3,CodeNameGrapefruit/SoC_CNN,180032111,Verilog,SoC_CNN,35,19,2024-03-28 20:58:22+00:00,[],None
8,https://github.com/OldRepoPreservation/mpeg2fpga.git,2019-04-24 15:16:42+00:00,"An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.",8,OldRepoPreservation/mpeg2fpga,183254752,Verilog,mpeg2fpga,3025,18,2024-02-06 19:29:43+00:00,[],None
9,https://github.com/Silverster98/bitmips2019.git,2019-04-21 04:23:25+00:00,,4,Silverster98/bitmips2019,182489107,Verilog,bitmips2019,5258,16,2023-05-26 04:38:57+00:00,[],None
10,https://github.com/fanbinqi/CNN-Based-FPGA.git,2019-04-08 06:55:23+00:00,CNN implementation based FPGA,1,fanbinqi/CNN-Based-FPGA,180088350,Verilog,CNN-Based-FPGA,6,16,2023-10-30 17:02:39+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/sprout-uci/vrased.git,2019-05-06 23:49:17+00:00,,2,sprout-uci/vrased,185287750,Verilog,vrased,22419,16,2023-12-21 10:43:13+00:00,[],https://api.github.com/licenses/gpl-3.0
12,https://github.com/loghall/axi_cache.git,2019-04-21 20:33:55+00:00,verification of simple axi-based cache ,1,loghall/axi_cache,182579770,Verilog,axi_cache,91,15,2024-03-16 07:44:32+00:00,[],None
13,https://github.com/emard/oberon.git,2019-04-23 13:15:25+00:00,,3,emard/oberon,183018749,Verilog,oberon,240,14,2023-06-12 22:03:18+00:00,[],None
14,https://github.com/mjkkirschner/simpleGPUCore.git,2019-04-09 04:07:29+00:00,verilog/FPGA hardware description for very simple GPU,0,mjkkirschner/simpleGPUCore,180282590,Verilog,simpleGPUCore,1485,13,2024-02-01 16:58:58+00:00,[],https://api.github.com/licenses/lgpl-2.1
15,https://github.com/ecelab-org/Split-Chip_authentication.git,2019-05-05 22:25:30+00:00,An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.,2,ecelab-org/Split-Chip_authentication,185088867,Verilog,Split-Chip_authentication,53,13,2023-12-10 19:51:56+00:00,[],
16,https://github.com/kaito0422/Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-.git,2019-04-08 12:00:02+00:00,给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行,4,kaito0422/Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-,180139539,Verilog,Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-,832,13,2023-11-04 03:17:32+00:00,[],None
17,https://github.com/maxs-well/USB_Ctrl.git,2019-04-20 04:59:12+00:00,USB2.0 Verilog,3,maxs-well/USB_Ctrl,182362084,Verilog,USB_Ctrl,21,13,2023-11-14 15:59:10+00:00,"['usb', 'verilog', 'usb2', 'cy7c68013a', 'altera', 'cyclone', 'quartus']",https://api.github.com/licenses/gpl-2.0
18,https://github.com/trialley/loongson_MIPS_demo.git,2019-05-01 05:06:28+00:00,龙芯官方给出的MIPS源码与我个人优化文件结构之后的源码,2,trialley/loongson_MIPS_demo,184371514,Verilog,loongson_MIPS_demo,53369,13,2023-12-03 05:09:57+00:00,[],https://api.github.com/licenses/mit
19,https://github.com/verimake-team/SparkRoad-FPGA.git,2019-04-22 13:21:46+00:00,,6,verimake-team/SparkRoad-FPGA,182791900,Verilog,SparkRoad-FPGA,23241,13,2023-02-20 09:24:33+00:00,[],https://api.github.com/licenses/mit
20,https://github.com/zhouzaixin/arm_soc.git,2019-04-03 15:19:36+00:00,,13,zhouzaixin/arm_soc,179316880,Verilog,arm_soc,15007,12,2024-03-12 07:28:29+00:00,[],None
21,https://github.com/theseus-cores/theseus-cores.git,2019-04-24 00:49:23+00:00,Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores),4,theseus-cores/theseus-cores,183118050,Verilog,theseus-cores,44605,11,2024-03-01 19:59:32+00:00,[],None
22,https://github.com/webfpga/verilog.git,2019-04-06 20:43:58+00:00,Verilog Examples and WebFPGA Standard Library,2,webfpga/verilog,179884651,Verilog,verilog,427,11,2023-10-23 13:12:47+00:00,[],https://api.github.com/licenses/mit
23,https://github.com/joey1115/Alpha64_R10000_Superscalar_Processor.git,2019-05-04 19:32:29+00:00,Alpha64 R10000 Two-Way Superscalar Processor,5,joey1115/Alpha64_R10000_Superscalar_Processor,184936624,Verilog,Alpha64_R10000_Superscalar_Processor,2152,10,2024-04-09 04:43:04+00:00,[],None
24,https://github.com/adamwalker/starty.git,2019-05-02 02:15:28+00:00,Arty FPGA board starter project,0,adamwalker/starty,184508899,Verilog,starty,23,9,2024-02-11 08:03:41+00:00,[],None
25,https://github.com/bondhugula/fw_fpga.git,2019-04-29 16:48:59+00:00,An FPGA accelerator for all-pairs shortest-paths (using the Floyd-Warshall algorithm) - a systolic array based parallel design,1,bondhugula/fw_fpga,184108896,Verilog,fw_fpga,36,9,2024-02-29 01:50:43+00:00,[],https://api.github.com/licenses/apache-2.0
26,https://github.com/jinexplorer/CPU.git,2019-04-11 12:50:03+00:00,本科二年级计算机组成原理实验流水线CPU,2,jinexplorer/CPU,180790981,Verilog,CPU,239,8,2023-07-23 12:34:57+00:00,[],None
27,https://github.com/Anand270294/AES-encryption-VSLI.git,2019-04-25 15:19:47+00:00,EE4415 Project : AES Verilog,3,Anand270294/AES-encryption-VSLI,183460228,Verilog,AES-encryption-VSLI,16,8,2024-01-17 06:44:26+00:00,"['verilog-project', 'digital-design']",None
28,https://github.com/f-of-e/f-of-e-tools.git,2019-05-05 15:30:14+00:00,Repository for the tools for the Foundations of Embedded Systems online course (https://f-of-e.org).,39,f-of-e/f-of-e-tools,185049323,Verilog,f-of-e-tools,13139,8,2024-02-13 00:46:12+00:00,"['risc-v', 'riscv-emulator', 'embedded-systems', 'fpga', 'verilog']",None
29,https://github.com/gyurco/gstmcu.git,2019-04-25 13:45:06+00:00,Simulation model of the Atari STE GSTMCU,1,gyurco/gstmcu,183443028,Verilog,gstmcu,169,8,2024-01-05 13:30:47+00:00,['atari-st'],None
30,https://github.com/tymcgrew/RISC-V.git,2019-04-03 00:03:06+00:00,An implementation of the RISC-V 32I ISA on an Altera FPGA in Verilog with a cache and process-switching OS,1,tymcgrew/RISC-V,179177303,Verilog,RISC-V,185729,7,2024-03-18 08:52:50+00:00,[],None
31,https://github.com/jotego/jt8255.git,2019-04-15 15:04:20+00:00,Programmable peripheral interface compatible with uPD8225,1,jotego/jt8255,181511023,Verilog,jt8255,820,7,2024-01-30 08:23:48+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/RPISEC/website.git,2019-04-06 01:19:21+00:00,,6,RPISEC/website,179775326,Verilog,website,30326,7,2024-02-06 15:28:01+00:00,[],https://api.github.com/licenses/mit
33,https://github.com/alexandrado/camera_system.git,2019-04-07 12:44:59+00:00,,2,alexandrado/camera_system,179965087,Verilog,camera_system,60,7,2022-07-17 20:36:41+00:00,[],None
34,https://github.com/sammy17/simba-core.git,2019-04-12 14:43:31+00:00,,1,sammy17/simba-core,181027054,Verilog,simba-core,101702,7,2023-03-18 12:44:20+00:00,[],
35,https://github.com/GeekAlexis/superscalar-mips.git,2019-04-12 03:14:54+00:00,"A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines ",3,GeekAlexis/superscalar-mips,180921496,Verilog,superscalar-mips,49387,6,2024-04-03 07:41:30+00:00,"['processor-architecture', 'verilog', 'mips']",None
36,https://github.com/mattco98/LEGv8-Processor.git,2019-04-09 17:00:23+00:00,A Verilog implementation of a LEGv8 Processor,2,mattco98/LEGv8-Processor,180413071,Verilog,LEGv8-Processor,4452,6,2022-04-13 06:57:38+00:00,"['verilog', 'armv8', 'legv8', 'processor', 'computer-arch']",https://api.github.com/licenses/mit
37,https://github.com/NegarMirgati/KoggeStone-BrentKung.git,2019-04-12 08:46:50+00:00,Gate level implementation of Kogge-Stone and Brent-Kung adders,3,NegarMirgati/KoggeStone-BrentKung,180968290,Verilog,KoggeStone-BrentKung,424,6,2023-10-25 06:37:05+00:00,"['kogge-stone-adder', 'brent-kung']",None
38,https://github.com/BENAGP/SLAM-FPGA.git,2019-04-21 12:48:43+00:00,,1,BENAGP/SLAM-FPGA,182532355,Verilog,SLAM-FPGA,2127,6,2023-07-19 14:18:06+00:00,[],None
39,https://github.com/s-bear/verilog-basics.git,2019-04-04 08:05:25+00:00,Basic Verilog modules,1,s-bear/verilog-basics,179451217,Verilog,verilog-basics,169,6,2024-01-31 20:11:58+00:00,[],https://api.github.com/licenses/mit
40,https://github.com/shyoshyo/openriscv.git,2019-05-04 16:49:57+00:00,,4,shyoshyo/openriscv,184921205,Verilog,openriscv,3484,6,2024-02-07 08:24:10+00:00,[],None
41,https://github.com/William6Sun/Zynq_PS_PL_interface.git,2019-04-14 12:35:27+00:00,the communication between PL and PS in a Xilinx Zynq Board.,1,William6Sun/Zynq_PS_PL_interface,181306418,Verilog,Zynq_PS_PL_interface,15,5,2022-04-07 09:44:39+00:00,[],None
42,https://github.com/mxllc/CPU54_EhternetTransmit.git,2019-04-13 03:02:45+00:00,CPU54上实现基于以太网口的文本显示器,0,mxllc/CPU54_EhternetTransmit,181113628,Verilog,CPU54_EhternetTransmit,34184,5,2023-03-10 12:03:06+00:00,[],None
43,https://github.com/QzLancer/EDADesign.git,2019-04-19 10:13:10+00:00,HIT电子设计自动化，通过FPGA生成三相互补SPWM程序，驱动三相步进电机,5,QzLancer/EDADesign,182246043,Verilog,EDADesign,9538,5,2023-10-20 07:19:16+00:00,[],None
44,https://github.com/mxllc/CPU_StaticPipeline_ThreeLevelCache.git,2019-04-17 12:39:23+00:00,基于静态流水线的三级存储CPU,3,mxllc/CPU_StaticPipeline_ThreeLevelCache,181888724,Verilog,CPU_StaticPipeline_ThreeLevelCache,26484,5,2022-07-31 11:30:41+00:00,[],None
45,https://github.com/Starrynightzyq/ARM_hardware.git,2019-04-13 01:23:08+00:00,The hardware work of China College IC Competition ARM Cup.,6,Starrynightzyq/ARM_hardware,181105196,Verilog,ARM_hardware,341299,5,2024-04-12 02:20:39+00:00,[],None
46,https://github.com/myriadrf/Lime-GPSDO_GW.git,2019-05-03 07:48:24+00:00,Lime-GPSDO MAX10 Gateware,5,myriadrf/Lime-GPSDO_GW,184717673,Verilog,Lime-GPSDO_GW,5106,5,2023-11-19 08:42:20+00:00,[],None
47,https://github.com/ZipCPU/zipstormmx.git,2019-05-01 16:59:30+00:00,"ZipSTORM-MX, an iCE40 ZipCPU demonstration project",2,ZipCPU/zipstormmx,184450205,Verilog,zipstormmx,750,5,2022-04-09 15:58:51+00:00,[],None
48,https://github.com/Tawfeeq04/High-Frequency-PWM.git,2019-04-02 17:21:36+00:00,Implementing High Frequency and Low Latency Pulse Width Modulation using Intel's MAX 10 FPGA for softcore testing with upto 5 nanoseconds of clock resolution,0,Tawfeeq04/High-Frequency-PWM,179125481,Verilog,High-Frequency-PWM,130,4,2023-10-21 02:14:07+00:00,[],None
49,https://github.com/hbrc-fpga-class/peripherals.git,2019-04-25 02:56:10+00:00,FPGA and Linux source files for the peripherals that interface with sensors and actuators,5,hbrc-fpga-class/peripherals,183345139,Verilog,peripherals,1779,4,2023-10-20 23:01:55+00:00,[],https://api.github.com/licenses/gpl-3.0
50,https://github.com/Verdvana/LCD_Driver.git,2019-04-12 12:05:11+00:00,800*480分辨率LCD屏幕驱动,1,Verdvana/LCD_Driver,180999967,Verilog,LCD_Driver,1,4,2024-01-15 07:20:15+00:00,[],None
51,https://github.com/dormando/tinyfpga-raycaster.git,2019-04-19 20:06:58+00:00,Wolf3D style raycasting engine for Arduino + TinyFPGA BX,1,dormando/tinyfpga-raycaster,182319584,Verilog,tinyfpga-raycaster,279,4,2023-04-05 16:10:38+00:00,[],https://api.github.com/licenses/mit
52,https://github.com/DoctorWkt/SimpleCPU.git,2019-04-07 10:06:04+00:00,,1,DoctorWkt/SimpleCPU,179947554,Verilog,SimpleCPU,24,4,2024-02-04 07:45:02+00:00,[],https://api.github.com/licenses/gpl-3.0
53,https://github.com/hou602630036/SMS4.git,2019-04-11 13:14:16+00:00,,1,hou602630036/SMS4,180795519,Verilog,SMS4,8,4,2022-01-25 02:32:14+00:00,[],None
54,https://github.com/jpcarvao/FPGA_speech_vocoder.git,2019-04-12 01:57:17+00:00,A real-time speech vocoder on an FPGA. Our design shows a highly parallel design built on the foundations of digital signal processing and CPU design.,1,jpcarvao/FPGA_speech_vocoder,180910440,Verilog,FPGA_speech_vocoder,21184,4,2023-04-01 13:23:51+00:00,[],None
55,https://github.com/Eiji-Kb/friendsRISC-V.git,2019-04-11 19:19:41+00:00,Friends RISC-V,0,Eiji-Kb/friendsRISC-V,180862366,Verilog,friendsRISC-V,264,4,2021-05-20 12:26:02+00:00,[],None
56,https://github.com/ColtonBeery/Basys3_VGA_Testbench.git,2019-04-24 02:24:35+00:00,Exploring VGA with the Basys 3 FPGA,0,ColtonBeery/Basys3_VGA_Testbench,183131088,Verilog,Basys3_VGA_Testbench,140,4,2023-11-28 19:45:05+00:00,[],https://api.github.com/licenses/mit
57,https://github.com/XuetongZhou/SVM-on-FPGA.git,2019-04-22 14:31:29+00:00,This is an SVM designed on FPGA. The project is written in Verilog HDL.,1,XuetongZhou/SVM-on-FPGA,182805324,Verilog,SVM-on-FPGA,95,4,2024-03-05 08:02:57+00:00,[],None
58,https://github.com/Tawfeeq04/Floating-Point-Converter-in-FPGA.git,2019-04-03 08:35:42+00:00,"Low Latency 8 bit binary to 32 bit floating point converter with conversion frequency of up to 150 MHz, using Intel's FPGA, module designed in Verilog",0,Tawfeeq04/Floating-Point-Converter-in-FPGA,179246595,Verilog,Floating-Point-Converter-in-FPGA,3,3,2022-02-28 20:46:21+00:00,[],None
59,https://github.com/akifuslu/RGB-Memory-Testbench.git,2019-05-03 13:57:16+00:00,Testbench for the homework 4 of Ceng232 (2019'),2,akifuslu/RGB-Memory-Testbench,184764409,Verilog,RGB-Memory-Testbench,10,3,2022-02-16 13:19:29+00:00,[],https://api.github.com/licenses/mit
60,https://github.com/JinwooWang/Inverse-Discrete-Cosine-Transform.git,2019-04-17 10:14:03+00:00,Implementation of Inverse Discrete cos Transform with verilog.,0,JinwooWang/Inverse-Discrete-Cosine-Transform,181866938,Verilog,Inverse-Discrete-Cosine-Transform,60,3,2022-05-30 04:29:02+00:00,[],None
61,https://github.com/NEEMSYS/X2401020-faq.git,2019-04-19 11:16:32+00:00,,2,NEEMSYS/X2401020-faq,182253197,Verilog,X2401020-faq,8,3,2021-01-22 14:10:04+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/ColtonBeery/Basys3_Camera_Driver.git,2019-04-10 18:24:18+00:00,Basys 3 driver for a Raspberry Pi NoIR 2.1 camera - COMPE470L class project,0,ColtonBeery/Basys3_Camera_Driver,180640075,Verilog,Basys3_Camera_Driver,14,3,2023-01-28 18:32:21+00:00,"['basys3', 'basys3-fpga', 'basys-3', 'fpga', 'verilog', 'camera', 'vga', 'vga-driver']",https://api.github.com/licenses/mit
63,https://github.com/lyc0930/COD.git,2019-04-08 16:53:09+00:00,Verilog code of Computer Organization and Design in spring semester of sophomore (USTC 2019 spring),1,lyc0930/COD,180193695,Verilog,COD,103925,3,2023-04-20 15:45:38+00:00,[],None
64,https://github.com/ece532-2019-g7/G7_Suspicious-Package-Detection-and-Alert.git,2019-04-07 19:16:21+00:00,Suspicious Package Detection and Alert System for Public Spaces,1,ece532-2019-g7/G7_Suspicious-Package-Detection-and-Alert,180011830,Verilog,G7_Suspicious-Package-Detection-and-Alert,3609,3,2024-03-06 01:02:16+00:00,"['xilinx-vivado', 'verilog', 'wifi', 'camera', 'gps', 'object-detection']",None
65,https://github.com/hotwolf/NiNA.git,2019-04-16 22:10:16+00:00,"""NiNA Integrates the N1 Architecture""",0,hotwolf/NiNA,181774932,Verilog,NiNA,5649,3,2023-02-27 15:33:51+00:00,"['verilog', 'mcu', 'n1', 'forth', 'fpga']",None
66,https://github.com/Jaina-96/Reconfigurable-cache.git,2019-04-05 03:57:04+00:00,Designing and Implementation of Reconfigurable cache on FPGA,1,Jaina-96/Reconfigurable-cache,179616190,Verilog,Reconfigurable-cache,22,3,2022-12-17 11:05:48+00:00,"['verilog-project', 'cache', 'reconfigurable-cache']",None
67,https://github.com/mdanilow/ddctracking.git,2019-04-08 16:02:12+00:00,,4,mdanilow/ddctracking,180184887,Verilog,ddctracking,4985,3,2022-05-23 01:54:48+00:00,[],None
68,https://github.com/clkwrkunvrs/ELEC-5200-Computer-Architecture-CPU-Design.git,2019-04-05 03:09:21+00:00,This is a repository containing the Verilog CPU Design files for the working processor I designed in Elec 5200. using the Verilog Hardware Description Language,0,clkwrkunvrs/ELEC-5200-Computer-Architecture-CPU-Design,179611932,Verilog,ELEC-5200-Computer-Architecture-CPU-Design,1558,3,2021-03-08 08:58:28+00:00,[],None
69,https://github.com/hjs557523/Computer-experiments-on-EDA.git,2019-04-06 08:40:41+00:00,杭电电院-EDA上机仿真实验,0,hjs557523/Computer-experiments-on-EDA,179808889,Verilog,Computer-experiments-on-EDA,28156,3,2020-03-03 09:15:40+00:00,[],None
70,https://github.com/SC2019-MD/SC2019_MD.git,2019-04-10 18:19:33+00:00,MD code for SC2019 artifact description ,2,SC2019-MD/SC2019_MD,180639299,Verilog,SC2019_MD,27696,3,2021-06-22 08:25:30+00:00,[],None
71,https://github.com/zhelnio/ddstart.git,2019-04-12 20:55:44+00:00,Digital Design Introduction Labs,1,zhelnio/ddstart,181082280,Verilog,ddstart,13,3,2021-05-16 22:20:28+00:00,[],https://api.github.com/licenses/mit
72,https://github.com/zyldgd/Graduation_Project.git,2019-04-25 07:46:49+00:00,毕业设计,1,zyldgd/Graduation_Project,183383566,Verilog,Graduation_Project,298758,3,2023-03-13 14:30:51+00:00,[],None
73,https://github.com/Dipperss/FPGA_2_SHT21.git,2019-04-30 14:54:50+00:00,用于FPGA使用IIC通信读取SHT21温湿度代码(verilog),2,Dipperss/FPGA_2_SHT21,184281830,Verilog,FPGA_2_SHT21,422,3,2019-11-15 01:50:02+00:00,[],None
74,https://github.com/Saanlima/Pano_G2C.git,2019-04-25 22:40:57+00:00,,0,Saanlima/Pano_G2C,183519538,Verilog,Pano_G2C,19263,3,2021-07-12 14:12:21+00:00,[],None
75,https://github.com/mxllc/Verilog-based-Bluetooth-player-for-musical-notes.git,2019-04-11 07:42:06+00:00,数字逻辑综合实验。使用verilog语言，运用蓝牙模块、蜂鸣器实现通过蓝牙传输的方式播放音符。,0,mxllc/Verilog-based-Bluetooth-player-for-musical-notes,180740613,Verilog,Verilog-based-Bluetooth-player-for-musical-notes,590,3,2023-12-17 12:29:30+00:00,[],None
76,https://github.com/Floral/Study.git,2019-05-02 14:38:55+00:00,立志自学计算机专业课并做笔记(也会有一些其他与计算机相关的东西(*^__^*) 嘻嘻……)，本仓库用于记录和分享，内容多从书中总结、摘录，欢迎指正和讨论,0,Floral/Study,184597375,Verilog,Study,112572,3,2023-06-05 08:02:43+00:00,[],None
77,https://github.com/colinshane/LIF_Neuromorphic.git,2019-04-11 16:02:40+00:00,some of our simulation codes for : A Low-Cost High-Speed Neuromorphic Hardware Based on Spiking Neural Network,4,colinshane/LIF_Neuromorphic,180827980,Verilog,LIF_Neuromorphic,10,3,2023-12-27 11:10:01+00:00,[],None
78,https://github.com/LEE-JAE-HYUN179/Verilog_Design.git,2019-04-04 03:23:45+00:00,This repos is for studying Verilog HDL,0,LEE-JAE-HYUN179/Verilog_Design,179414071,Verilog,Verilog_Design,121,3,2023-09-07 11:33:54+00:00,[],None
79,https://github.com/kappa3-rv32i/hw2019.git,2019-04-26 07:32:35+00:00,Resources for HW-jikken 2019,7,kappa3-rv32i/hw2019,183580645,Verilog,hw2019,21093,3,2023-09-25 21:49:29+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/milanvidakovic/FPGAComputer32.git,2019-04-24 19:48:00+00:00,,0,milanvidakovic/FPGAComputer32,183296664,Verilog,FPGAComputer32,9949,2,2023-09-08 17:53:04+00:00,[],None
81,https://github.com/DavidKopalaCU/Verilog-ReactionTimer.git,2019-05-02 20:41:55+00:00,A Reaction Timer for the DE10 Lite FPGA Written in Verilog HDL,1,DavidKopalaCU/Verilog-ReactionTimer,184648807,Verilog,Verilog-ReactionTimer,5720,2,2023-02-28 18:11:09+00:00,"['verilog', 'fpga', 'de10-lite']",None
82,https://github.com/Provencih/5-Stage_Pipeline_CPU.git,2019-05-04 03:29:25+00:00,A pipeline CPU supporting 12 basic MIPS instructions.,0,Provencih/5-Stage_Pipeline_CPU,184847821,Verilog,5-Stage_Pipeline_CPU,15,2,2024-03-16 19:12:45+00:00,"['cpu', 'verilog', 'mips', 'mips-instructions', 'pipeline-processor']",None
83,https://github.com/KorotkiyEugene/digital_micro_labs.git,2019-04-24 12:09:02+00:00,,0,KorotkiyEugene/digital_micro_labs,183221243,Verilog,digital_micro_labs,8563,2,2021-05-16 22:34:32+00:00,[],None
84,https://github.com/ChandulaNethmal/Processor-Design-and-Implementation-on-a-FPGA.git,2019-04-28 01:42:05+00:00,"Overview The objective of this project is to design object specified microprocessor and a Central Processing Unit in order to downscale an image. As steps of above task, we have to simulate it using the Verilog hardware description language, and finally to implement it in hardware using programmable logic device such as FPGA (Field Programmable Gate Array).  This document describes all the steps we followed in the microprocessor and CPU design, the test codes used to verify it, and the physical hardware implementation.",1,ChandulaNethmal/Processor-Design-and-Implementation-on-a-FPGA,183839796,Verilog,Processor-Design-and-Implementation-on-a-FPGA,29,2,2022-07-26 16:00:16+00:00,[],None
85,https://github.com/honorpeter/FPGA.DNN.Accelerator.git,2019-04-09 02:28:34+00:00,,1,honorpeter/FPGA.DNN.Accelerator,180269048,Verilog,FPGA.DNN.Accelerator,4,2,2021-03-05 08:28:33+00:00,[],None
86,https://github.com/AngelSol/HuffmanEncodingVerilog.git,2019-04-12 22:53:53+00:00,Huffman encoding algorithm done in verilog,0,AngelSol/HuffmanEncodingVerilog,181093729,Verilog,HuffmanEncodingVerilog,137,2,2024-02-14 06:59:44+00:00,[],None
87,https://github.com/sean-brandenburg/Verilog-Processor-RISC-V.git,2019-05-04 21:40:46+00:00,Verilog RISC-V single cycle CPU ,0,sean-brandenburg/Verilog-Processor-RISC-V,184946878,Verilog,Verilog-Processor-RISC-V,12,2,2024-02-19 07:30:09+00:00,[],None
88,https://github.com/nimamg/UT-DLD-Tangent-Calculator.git,2019-05-05 20:33:05+00:00,A tangent calculator written in Verilog; Datapath designed by Quartus II and controller was coded in verilog.,0,nimamg/UT-DLD-Tangent-Calculator,185079446,Verilog,UT-DLD-Tangent-Calculator,1352,2,2024-01-09 11:22:15+00:00,[],None
89,https://github.com/upscale-project/sqed-generator.git,2019-04-16 19:35:15+00:00,Python-based workflow to generate QED modules from ISA/architecture specifications,3,upscale-project/sqed-generator,181754667,Verilog,sqed-generator,5395,2,2024-03-14 03:59:52+00:00,[],None
90,https://github.com/yuxguo/USTC_CS_COD_Labs.git,2019-04-18 06:35:25+00:00,COD labs 2019 Spring,1,yuxguo/USTC_CS_COD_Labs,182030264,Verilog,USTC_CS_COD_Labs,248001,2,2022-04-08 12:41:48+00:00,[],None
91,https://github.com/FiveGuysProj/Image-processing-and-VGA.git,2019-04-30 00:30:19+00:00,Image processing implemented on an FPGA to output on a VGA display,0,FiveGuysProj/Image-processing-and-VGA,184163590,Verilog,Image-processing-and-VGA,22058,2,2021-01-21 18:40:50+00:00,[],None
92,https://github.com/aabuyazid/TrainedANN-EE460M-Lab6.git,2019-04-05 19:33:38+00:00,,0,aabuyazid/TrainedANN-EE460M-Lab6,179743268,Verilog,TrainedANN-EE460M-Lab6,8411,2,2024-01-13 21:21:14+00:00,[],None
93,https://github.com/Howeng98/FloatingPointAdder.git,2019-05-01 06:14:45+00:00,floating point adder,2,Howeng98/FloatingPointAdder,184376654,Verilog,FloatingPointAdder,2620,2,2023-10-13 16:06:16+00:00,"['floating-point-addition', 'floating-point-adder', 'verilog-hdl', 'verilog', 'computer-organization']",None
94,https://github.com/misakisaysyes/MipsCpuFpga.git,2019-04-08 06:48:58+00:00,能运行54条MIPS指令的CPU，使用ModelSim验证，并在Xilinx Nexys 4 Artix-7开发板上试运行,0,misakisaysyes/MipsCpuFpga,180087380,Verilog,MipsCpuFpga,132,2,2021-09-05 14:13:44+00:00,[],None
95,https://github.com/leapoo/FIFO.git,2019-04-03 02:55:21+00:00,FIFO in Verilog,3,leapoo/FIFO,179198883,Verilog,FIFO,156,2,2022-10-19 18:00:09+00:00,[],https://api.github.com/licenses/gpl-2.0
96,https://github.com/B0WEN-HU/64-point-FFT.git,2019-04-06 16:07:59+00:00,The 64-point FFT hardware DSP implemented by butterfly structure,1,B0WEN-HU/64-point-FFT,179855752,Verilog,64-point-FFT,21,2,2022-03-25 00:32:41+00:00,[],None
97,https://github.com/TrevorStevenson/Processor.git,2019-04-13 17:31:53+00:00,"A 32-bit, 5 stage, pipelined processor with full bypassing and exception handling.",0,TrevorStevenson/Processor,181206345,Verilog,Processor,59,2,2022-10-12 14:45:55+00:00,[],None
98,https://github.com/blacktion/OpenMIPS.git,2019-04-22 14:24:20+00:00,A simple-5stage openMIPS for curriculum design,1,blacktion/OpenMIPS,182803965,Verilog,OpenMIPS,50,2,2019-07-07 09:41:55+00:00,[],None
99,https://github.com/JuliaWPereira/asterixForth.git,2019-04-26 17:54:40+00:00,"Arquivos em HDL Verilog relativos à arquitetura AsterixForth desenvolvida para a Unidade Curricular de Laboratório de Arquitetura de Computadores, na Universidade Federal de São Paulo ",1,JuliaWPereira/asterixForth,183672386,Verilog,asterixForth,42106,2,2021-01-16 18:59:36+00:00,[],None
100,https://github.com/halftop/code_of_Verilog_HDL99.git,2019-05-04 02:52:45+00:00,part of my code&testbench of Verilog HDL99 of @ic7x24,1,halftop/code_of_Verilog_HDL99,184845238,Verilog,code_of_Verilog_HDL99,41,2,2022-11-07 10:02:35+00:00,[],None
101,https://github.com/htlabnet/DRSSTC_SFP_Transceiver_For_v1.git,2019-04-05 08:38:32+00:00,HTLAB.NET DRSSTC SFP Transceiver Ver1.0,0,htlabnet/DRSSTC_SFP_Transceiver_For_v1,179647027,Verilog,DRSSTC_SFP_Transceiver_For_v1,1334,2,2023-10-16 09:08:26+00:00,[],None
102,https://github.com/yflyl613/USTC_COD_LAB_2019.git,2019-04-26 09:04:14+00:00,USTC COD LAB 2019,0,yflyl613/USTC_COD_LAB_2019,183595632,Verilog,USTC_COD_LAB_2019,623,2,2022-04-08 12:46:10+00:00,[],None
103,https://github.com/ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-.git,2019-05-06 23:45:17+00:00,"USRT represents Universal Synchronous Reciever Transmitter where the Reciever and Transmitter run synchronously, that is with the same frequency without any delay. When the 8 bit data is loaded to the Transmitter the NINTO interrupt goes high indicating that the Transmitter is busy loading the data and transmitting it serially through the SO output. The data transmitted through SO gets into the Reciever through SI input serially. When the serial loading occures in the Reciever, the Reciever Interrupt NINTI goes high. Once the serial feeding of data is complete NINTI goes low. Similarly, once the Transmitter finishes sending all the data to the Reciever, NINTO goes low. To know the starting of a data bit the SO line goes from 1 to 0 (High to Low).",0,ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-,185287421,Verilog,Universal-Synchronous-Receiver-Transmitter-USRT-,82,2,2023-10-28 04:34:23+00:00,[],None
104,https://github.com/TheSonders/EaterComp.git,2019-04-06 17:06:04+00:00,Ben Eater Breadboard 8 bit computer,0,TheSonders/EaterComp,179862438,Verilog,EaterComp,1081,2,2022-02-14 20:04:38+00:00,[],None
105,https://github.com/axel223/8-bit-cpu-in-verilog.git,2019-05-05 13:03:54+00:00,"this is my first repository, it is endsem project of coa ",0,axel223/8-bit-cpu-in-verilog,185032237,Verilog,8-bit-cpu-in-verilog,9,2,2024-01-28 11:44:41+00:00,[],None
106,https://github.com/agkrut/FPGA-Connect4-EE354-Final.git,2019-04-09 01:07:22+00:00,Connect4 for Nexys 3 FPGA,0,agkrut/FPGA-Connect4-EE354-Final,180258054,Verilog,FPGA-Connect4-EE354-Final,671,2,2022-08-26 22:51:13+00:00,[],None
107,https://github.com/shayan-taheri/MTJ_TFET_Works.git,2019-04-26 17:09:04+00:00,(1) Security Protection for Magnetic Tunnel Junction: https://arxiv.org/pdf/1704.08513.pdf. (2) Security Analysis of Tunnel Field-Effect Transistor for Low Power Hardware: https://arxiv.org/ftp/arxiv/papers/1704/1704.07878.pdf.,1,shayan-taheri/MTJ_TFET_Works,183666662,Verilog,MTJ_TFET_Works,5204,2,2022-09-24 21:35:17+00:00,[],None
108,https://github.com/sorkhemiri/binryCodeToSevenSegment.git,2019-04-20 05:35:13+00:00,a verilog program for FPGA that shows binry numbers on seven segment as their desimal value,0,sorkhemiri/binryCodeToSevenSegment,182364845,Verilog,binryCodeToSevenSegment,1,1,2019-05-21 20:00:37+00:00,[],None
109,https://github.com/dustcat/IIR_m.git,2019-04-16 13:28:55+00:00,my iir filter in verilog hdl,1,dustcat/IIR_m,181694793,Verilog,IIR_m,53,1,2023-02-03 09:08:53+00:00,[],None
110,https://github.com/cse140l-sp19/cse140l_lib.git,2019-04-16 16:58:32+00:00,library components for cse140l,9,cse140l-sp19/cse140l_lib,181731543,Verilog,cse140l_lib,52,1,2020-05-14 23:46:30+00:00,[],None
111,https://github.com/alphan24/3-phase-SPWM-FPGA-.git,2019-04-27 13:58:34+00:00,,0,alphan24/3-phase-SPWM-FPGA-,183779709,Verilog,3-phase-SPWM-FPGA-,8,1,2023-09-22 00:19:43+00:00,[],None
112,https://github.com/Lollipop/CPU.git,2019-04-10 12:44:52+00:00,使用verilog实现简单的流水cpu，使用暂停流水线消解冲突,0,Lollipop/CPU,180579900,Verilog,CPU,141,1,2023-03-14 01:27:35+00:00,[],None
113,https://github.com/lts25/matrixMathEngine.git,2019-04-10 23:19:17+00:00,VHDL class project in verilog,1,lts25/matrixMathEngine,180678097,Verilog,matrixMathEngine,127,1,2022-05-18 07:20:56+00:00,[],None
114,https://github.com/Treaa/Audio-controlled-video-game-based-on-FPGA.git,2019-04-04 04:53:43+00:00,This is a spaceship video game controlled by user's audio and implemented on Altera DE2-115 FPGA board.,0,Treaa/Audio-controlled-video-game-based-on-FPGA,179424058,Verilog,Audio-controlled-video-game-based-on-FPGA,137,1,2022-04-17 21:42:18+00:00,[],None
115,https://github.com/irenezhang-utexas/verif_proj.git,2019-04-16 03:14:58+00:00,,0,irenezhang-utexas/verif_proj,181606158,Verilog,verif_proj,14561,1,2019-05-10 02:39:00+00:00,[],None
116,https://github.com/sultansidhu/VeriSynth.git,2019-04-03 14:17:07+00:00,"Synthesizer written in verilog, with ADSR modules for modulating sound, three types of sound waveforms, and control over the octave of the note produced. ",0,sultansidhu/VeriSynth,179305244,Verilog,VeriSynth,14078,1,2024-03-31 14:02:21+00:00,[],None
117,https://github.com/TuuguuEDI/Verilog-projects.git,2019-04-02 22:14:53+00:00,Verilog codes and projects for Xilinx boards (BASYS 3),0,TuuguuEDI/Verilog-projects,179166805,Verilog,Verilog-projects,15,1,2023-02-23 09:55:28+00:00,[],https://api.github.com/licenses/mit
118,https://github.com/JoshGelua/Asteroid-Blaster.git,2019-04-15 20:32:54+00:00,A Game Project in Verilog with the DE1-SOC FPGA chip.,0,JoshGelua/Asteroid-Blaster,181561364,Verilog,Asteroid-Blaster,66,1,2019-09-22 00:53:17+00:00,[],None
119,https://github.com/saqibkh/OR1200_Formal_Verification.git,2019-04-17 03:06:02+00:00,,0,saqibkh/OR1200_Formal_Verification,181807589,Verilog,OR1200_Formal_Verification,11178,1,2023-02-10 09:59:39+00:00,[],None
120,https://github.com/dslavineccsl/pci-core.git,2019-04-17 15:44:06+00:00,pci-core from OHWR,0,dslavineccsl/pci-core,181921997,Verilog,pci-core,2308,1,2023-05-17 04:52:24+00:00,[],None
121,https://github.com/alecamaracm/AVR-in-FPGA-Emulator-Debugger.git,2019-04-24 16:59:06+00:00,"This project emulates an AVR architecture design in an Altera FPGA with most of the neccesary intructions to run any ""Arduino"" program. It also contains a UART bootloader, and fully featured debugger with step by step instructions, breakpoints and real-time register visualization.",0,alecamaracm/AVR-in-FPGA-Emulator-Debugger,183271732,Verilog,AVR-in-FPGA-Emulator-Debugger,53819,1,2020-11-12 08:08:35+00:00,[],None
122,https://github.com/wangweivid/RSA-Montgomery-Algorithm-Hardware-implement.git,2019-04-24 08:27:08+00:00,just a test,2,wangweivid/RSA-Montgomery-Algorithm-Hardware-implement,183184010,Verilog,RSA-Montgomery-Algorithm-Hardware-implement,66,1,2022-01-14 05:18:03+00:00,[],None
123,https://github.com/saqibkh/Fast_Multipliers.git,2019-05-04 14:51:47+00:00,Contains the RTL code and test benches for multipliers,0,saqibkh/Fast_Multipliers,184907990,Verilog,Fast_Multipliers,72183,1,2023-08-14 12:45:55+00:00,"['rtl', 'verilog', 'multiplier', 'architecture']",None
124,https://github.com/jeanjonatas/tictactoe-fpga.git,2019-05-06 22:58:57+00:00,It's an sample example of Tic Tac Toe using FPGA ,0,jeanjonatas/tictactoe-fpga,185283244,Verilog,tictactoe-fpga,7393,1,2019-07-15 23:54:56+00:00,[],None
125,https://github.com/neverjust/cpu.git,2019-04-11 08:53:27+00:00,流水线CPU verlilog实现,0,neverjust/cpu,180752848,Verilog,cpu,64,1,2021-01-08 04:26:34+00:00,[],None
126,https://github.com/chenxl03/BC-MAC.git,2019-04-09 18:07:12+00:00,Bit-width Configurable MAC,2,chenxl03/BC-MAC,180423340,Verilog,BC-MAC,16036,1,2021-09-06 08:35:40+00:00,[],None
127,https://github.com/z4yx/DE2iBasedDanmaku.git,2019-04-15 05:05:37+00:00,First generation of hardware Danmaku render device,0,z4yx/DE2iBasedDanmaku,181415525,Verilog,DE2iBasedDanmaku,10143,1,2023-01-28 10:21:28+00:00,[],https://api.github.com/licenses/gpl-3.0
128,https://github.com/reisdev/INF450.git,2019-04-14 02:53:44+00:00,,0,reisdev/INF450,181252980,Verilog,INF450,721,1,2020-07-05 02:04:56+00:00,[],None
129,https://github.com/vishalraj3112/LcdVerilog.git,2019-04-06 08:53:24+00:00,Code for interfacing 16*2 lcd with spartan 6 for displaying characters.,0,vishalraj3112/LcdVerilog,179810054,Verilog,LcdVerilog,1,1,2023-12-16 05:34:03+00:00,[],None
130,https://github.com/ynaffitgnay/CascadeBenches.git,2019-04-04 22:10:16+00:00,,0,ynaffitgnay/CascadeBenches,179584484,Verilog,CascadeBenches,7124,1,2020-05-26 19:02:44+00:00,[],None
131,https://github.com/darisoy/Mux-Based-Multiplier.git,2019-05-03 23:12:41+00:00,Verilog test code for SSRL multiplexor based multiplier research project,0,darisoy/Mux-Based-Multiplier,184830685,Verilog,Mux-Based-Multiplier,193037,1,2020-04-29 17:33:21+00:00,[],None
132,https://github.com/stephaniegarcia/ARQUI.git,2019-04-17 17:41:58+00:00,,0,stephaniegarcia/ARQUI,181940597,Verilog,ARQUI,611,1,2019-11-12 23:44:38+00:00,[],None
133,https://github.com/ozan-san/formula1_tester.git,2019-04-15 18:31:45+00:00,Another testbench created for CENG232 - Logic Design class.,0,ozan-san/formula1_tester,181544444,Verilog,formula1_tester,8,1,2019-04-21 15:32:40+00:00,[],https://api.github.com/licenses/mit
134,https://github.com/xfong/StdCellTemplates.git,2019-05-01 14:47:33+00:00,A Template Standard Cell Library,1,xfong/StdCellTemplates,184431263,Verilog,StdCellTemplates,25,1,2022-02-07 03:35:44+00:00,[],https://api.github.com/licenses/gpl-3.0
135,https://github.com/halftop/New-Verilog-Punch.git,2019-04-22 15:16:32+00:00,,1,halftop/New-Verilog-Punch,182813516,Verilog,New-Verilog-Punch,37,1,2020-11-21 14:57:02+00:00,[],None
136,https://github.com/ghlkm/digital-logic.git,2019-04-18 13:45:11+00:00,,0,ghlkm/digital-logic,182095562,Verilog,digital-logic,170,1,2020-03-08 01:25:56+00:00,[],None
137,https://github.com/donayam1/Tirur.git,2019-05-02 09:14:23+00:00,MMIO security extension module for SoC written in chisel3. The repository also has implementations of AES-CTR and AES-GCM. ,0,donayam1/Tirur,184552566,Verilog,Tirur,774,1,2022-05-29 19:53:21+00:00,[],https://api.github.com/licenses/gpl-2.0
138,https://github.com/AngelTerrones/Mirfak.git,2019-04-06 14:34:16+00:00,A RISC-V RV32IM CPU,1,AngelTerrones/Mirfak,179844171,Verilog,Mirfak,289,1,2023-01-28 12:00:35+00:00,[],https://api.github.com/licenses/mit
139,https://github.com/B0WEN-HU/Finite-field-systolic-array-multiplier.git,2019-04-06 08:57:28+00:00,Finite field systolic array multiplier implemented by systolic array,1,B0WEN-HU/Finite-field-systolic-array-multiplier,179810446,Verilog,Finite-field-systolic-array-multiplier,4145,1,2022-03-25 00:33:56+00:00,[],None
140,https://github.com/nganinho/Basys3---hid_controller.git,2019-04-25 09:20:27+00:00,hid - device to host,1,nganinho/Basys3---hid_controller,183400208,Verilog,Basys3---hid_controller,6,1,2021-01-05 15:47:49+00:00,[],None
141,https://github.com/nganinho/Basys3---sht10_fpga.git,2019-05-06 02:55:52+00:00,SHT10 communication with Basys3,1,nganinho/Basys3---sht10_fpga,185113374,Verilog,Basys3---sht10_fpga,51,1,2021-01-05 15:40:16+00:00,[],None
142,https://github.com/AlmirNeeto99/Sistemas-Digitais-Problema1.git,2019-04-22 00:45:02+00:00,Este é o repositório para o produto do Primeiro Problema do MI - Sistemas Digitais.,1,AlmirNeeto99/Sistemas-Digitais-Problema1,182597949,Verilog,Sistemas-Digitais-Problema1,31060,1,2020-12-08 01:26:37+00:00,[],None
143,https://github.com/brockboe/ECE385.git,2019-05-04 06:43:04+00:00,"ECE385 Code from UIUC, including a final project: space invaders on the DE2-115 FPGA development board",0,brockboe/ECE385,184861395,Verilog,ECE385,228770,1,2022-09-21 19:43:42+00:00,[],None
144,https://github.com/JiangYiyang/Huawei-digital-watermark-embedding.git,2019-04-12 08:41:30+00:00,RTL code,0,JiangYiyang/Huawei-digital-watermark-embedding,180967262,Verilog,Huawei-digital-watermark-embedding,102,1,2019-04-12 09:29:23+00:00,[],None
145,https://github.com/kartik-hegde/buffets.git,2019-04-11 05:50:17+00:00,Verilog implementation of Buffets.,0,kartik-hegde/buffets,180723143,Verilog,buffets,32,1,2019-11-04 12:10:53+00:00,[],None
146,https://github.com/joaoeen/risc-V_xilinx.git,2019-04-11 00:25:56+00:00,Repositório para fazer o port do RISC V para o xilinx. Ainda não decidido se será Kintex ou virtex. ,1,joaoeen/risc-V_xilinx,180683885,Verilog,risc-V_xilinx,57883,1,2020-11-18 19:47:16+00:00,[],
147,https://github.com/EricSchonauer/RISC-V-Processor.git,2019-04-26 02:26:53+00:00,My implementation of a 32-bit RISC-V processor in Verilog,0,EricSchonauer/RISC-V-Processor,183542226,Verilog,RISC-V-Processor,36836,1,2023-03-02 17:55:17+00:00,[],None
148,https://github.com/tanvir9476/32bitMIPS.git,2019-05-06 17:18:28+00:00,"Design from concept to layout including the testbench to verify the operation of simplified version of a Microprocessor without Interlocked Pipeline Stages (MIPS) processor and create the gate level structure followed by physical design that covers floorplanning, power mesh, clock tree synthesis, nanorouting, post-routing timing optimization and design rule check (DRC).",0,tanvir9476/32bitMIPS,185240317,Verilog,32bitMIPS,4,1,2021-12-15 17:21:04+00:00,[],None
149,https://github.com/jemoralesuvg/simpleuProcessor.git,2019-04-25 16:59:01+00:00,La base de un microprocesador en Verilog.,0,jemoralesuvg/simpleuProcessor,183476132,Verilog,simpleuProcessor,56,1,2023-07-16 01:26:31+00:00,[],None
150,https://github.com/wallace-f-rosa-old/INF450.git,2019-04-18 02:07:00+00:00,Atividades INF 450 - Organização de Computadores II,0,wallace-f-rosa-old/INF450,181999347,Verilog,INF450,143,1,2022-05-31 00:30:51+00:00,[],None
151,https://github.com/Jestice08/UVM_Based_Verif_of_XGMACCORE.git,2019-04-23 02:38:16+00:00,UVM-Baesd Verification for 10G Media Access Contriol Core,0,Jestice08/UVM_Based_Verif_of_XGMACCORE,182911145,Verilog,UVM_Based_Verif_of_XGMACCORE,19996,1,2022-12-28 10:20:17+00:00,[],None
152,https://github.com/ece-176-group-5/ECE176-RSA.git,2019-04-21 06:23:54+00:00,,0,ece-176-group-5/ECE176-RSA,182497916,Verilog,ECE176-RSA,627,1,2019-05-09 17:01:49+00:00,[],None
153,https://github.com/porterpan/FPGA-C430.git,2019-05-05 07:32:48+00:00,"学习板子C430,小梅哥的开发板配套资料，很少，但很重要",0,porterpan/FPGA-C430,184995945,Verilog,FPGA-C430,134348,1,2019-07-19 14:51:40+00:00,[],None
154,https://github.com/TejbeerBhullar/Catch-the-brick.git,2019-05-04 03:11:59+00:00,A verilog Game that consists of falling blocks of different colors and the player catches the blocks to get different points by moving a scrollbar across the screen horizontally.(Using the keyboard),0,TejbeerBhullar/Catch-the-brick,184846620,Verilog,Catch-the-brick,12,1,2019-05-20 19:21:04+00:00,[],None
155,https://github.com/starwaredesign/ip_repo.git,2019-04-14 13:24:29+00:00,Repository for Xilinx Vivado IP cores,2,starwaredesign/ip_repo,181312504,Verilog,ip_repo,10,1,2023-05-07 17:57:16+00:00,[],https://api.github.com/licenses/mit
156,https://github.com/rambodrahmani/dalle_porte_and_or_not_al_sistema_calcolatore.git,2019-04-16 10:11:38+00:00,Dalle Porte AND OR NOT Al Sistema Calcolatore. Un viaggio nel mondo delle reti logiche in campagnia del linguaggio Verilog.,2,rambodrahmani/dalle_porte_and_or_not_al_sistema_calcolatore,181665138,Verilog,dalle_porte_and_or_not_al_sistema_calcolatore,37279,1,2023-08-11 11:45:56+00:00,"['verilog', 'logic-gates', 'boolean-algebra', 'boolean-logic', 'modelsim', 'altera']",https://api.github.com/licenses/gpl-3.0
157,https://github.com/PraveenW/UART.git,2019-04-24 07:26:45+00:00,USART0 for the ATMega328. ,0,PraveenW/UART,183172751,Verilog,UART,49,1,2022-05-16 20:32:35+00:00,[],None
158,https://github.com/duck2/conway.git,2019-04-04 21:35:50+00:00,,0,duck2/conway,179580715,Verilog,conway,10,1,2021-02-20 20:42:01+00:00,[],None
159,https://github.com/CanKorkut/Implementation-of-Back-Propagation-Algorithm-in-Verilog.git,2019-05-04 13:53:41+00:00,,1,CanKorkut/Implementation-of-Back-Propagation-Algorithm-in-Verilog,184901277,Verilog,Implementation-of-Back-Propagation-Algorithm-in-Verilog,7,1,2023-12-13 18:04:31+00:00,[],https://api.github.com/licenses/apache-2.0
160,https://github.com/RohitBandaru/ECE5760Final.git,2019-04-12 14:51:58+00:00,,1,RohitBandaru/ECE5760Final,181028572,Verilog,ECE5760Final,12,1,2023-12-29 02:29:48+00:00,[],None
161,https://github.com/eranas97/16-bit-basic-ALU.git,2019-05-05 16:08:12+00:00,,0,eranas97/16-bit-basic-ALU,185053702,Verilog,16-bit-basic-ALU,2,1,2020-02-22 17:05:30+00:00,[],None
162,https://github.com/shreyanshukumar/Introduction-to-VLSI-Design-EEL316.git,2019-04-06 16:29:27+00:00,Verilog ,0,shreyanshukumar/Introduction-to-VLSI-Design-EEL316,179858320,Verilog,Introduction-to-VLSI-Design-EEL316,12,1,2019-04-06 16:59:40+00:00,[],None
163,https://github.com/QingqingX/GhostSZ.git,2019-04-15 18:23:52+00:00,GhostSZ lossy compression for Xilinx platform,0,QingqingX/GhostSZ,181543226,Verilog,GhostSZ,294,1,2019-05-02 19:41:27+00:00,[],None
164,https://github.com/muhammad20/Hardware-AES.git,2019-04-15 16:17:06+00:00,Advanced Encryption Standard(AES) implemented on hardware level.,1,muhammad20/Hardware-AES,181523754,Verilog,Hardware-AES,196,1,2022-05-16 14:47:32+00:00,[],None
165,https://github.com/ABADY1000/DES-AO.git,2019-04-10 05:03:18+00:00,"Project of making ""Data Encryption Standard"" as a final project for Digital Design 2 (EE-460)",0,ABADY1000/DES-AO,180505387,Verilog,DES-AO,58012,1,2019-10-08 15:00:19+00:00,[],None
166,https://github.com/bjethro/simongame.git,2019-04-08 12:34:48+00:00,,0,bjethro/simongame,180145371,Verilog,simongame,7,1,2020-01-21 07:38:20+00:00,[],None
167,https://github.com/vipinkmenon/cannoc.git,2019-04-21 17:33:54+00:00,,0,vipinkmenon/cannoc,182563353,Verilog,cannoc,14,1,2022-04-21 04:09:42+00:00,[],None
168,https://github.com/damithkawshan/Cache-Design-VERILOG.git,2019-05-01 16:36:19+00:00,design of a memory sub system with cache memory,4,damithkawshan/Cache-Design-VERILOG,184447252,Verilog,Cache-Design-VERILOG,2442,1,2023-12-11 17:50:42+00:00,[],None
169,https://github.com/ryos36/retro-for-FPGA.git,2019-04-14 19:03:57+00:00,,0,ryos36/retro-for-FPGA,181355943,Verilog,retro-for-FPGA,5293,1,2022-05-02 01:26:45+00:00,[],https://api.github.com/licenses/mit
170,https://github.com/LHesperus/FIFO-AsynchronousClockDomin.git,2019-05-03 16:54:15+00:00,异步时钟域数据复用设计（UESTC-FPGA）,0,LHesperus/FIFO-AsynchronousClockDomin,184790710,Verilog,FIFO-AsynchronousClockDomin,5780,1,2022-04-04 17:26:11+00:00,[],None
171,https://github.com/June-Sixth/xilinx_FPGA_BASYS2.git,2019-04-28 03:02:04+00:00,"electronical design using FPGA on ISE,code by verilog HDL",1,June-Sixth/xilinx_FPGA_BASYS2,183847916,Verilog,xilinx_FPGA_BASYS2,9,1,2021-11-04 05:05:17+00:00,[],None
172,https://github.com/cbovar/iCEstickPong.git,2019-04-10 08:38:37+00:00,Pong on a iCEstick FPGA board,0,cbovar/iCEstickPong,180539119,Verilog,iCEstickPong,3294,1,2023-01-04 15:17:26+00:00,"['fpga', 'pong-game', 'pong']",None
173,https://github.com/PraveenW/S8SP.git,2019-04-24 02:31:37+00:00,A Simple 8-bit Scalar Processor,0,PraveenW/S8SP,183132145,Verilog,S8SP,1652,1,2022-05-16 20:32:50+00:00,[],None
174,https://github.com/masc-ucsc/lgraph_HDL_files.git,2019-04-20 05:57:02+00:00,Remote repository for HDL files used by lgraph,1,masc-ucsc/lgraph_HDL_files,182366599,Verilog,lgraph_HDL_files,68,1,2019-06-16 13:55:49+00:00,[],None
175,https://github.com/DinaEzz/-PCI-communication-protocol.git,2019-04-26 16:27:30+00:00,,0,DinaEzz/-PCI-communication-protocol,183661169,Verilog,-PCI-communication-protocol,4,1,2023-05-17 06:19:00+00:00,[],None
176,https://github.com/ryos36/polyphony-with-tf-mnist.git,2019-04-14 16:13:12+00:00,,0,ryos36/polyphony-with-tf-mnist,181335389,Verilog,polyphony-with-tf-mnist,315,1,2023-01-17 14:40:54+00:00,[],https://api.github.com/licenses/mit
177,https://github.com/nimamg/UT-DLD-FrequencyMultiplier.git,2019-05-05 20:19:53+00:00,A frequency multiplier built using RTL components and design.,0,nimamg/UT-DLD-FrequencyMultiplier,185078264,Verilog,UT-DLD-FrequencyMultiplier,739,1,2023-12-05 15:44:10+00:00,[],None
178,https://github.com/pantao1227/DES_Encryption.git,2019-04-08 11:17:08+00:00,DES_Encryption,0,pantao1227/DES_Encryption,180132896,Verilog,DES_Encryption,8,1,2024-01-26 03:04:38+00:00,[],None
179,https://github.com/galicia6tw/NNY.git,2019-04-19 05:52:51+00:00,,0,galicia6tw/NNY,182209537,Verilog,NNY,160080,1,2019-05-29 16:48:11+00:00,[],None
180,https://github.com/sdr-tx/hdl.git,2019-04-19 19:40:50+00:00,,0,sdr-tx/hdl,182316693,Verilog,hdl,166,1,2020-03-01 16:30:17+00:00,[],None
181,https://github.com/fast-codesign/FAST-UniMon.git,2019-04-17 07:42:43+00:00,,1,fast-codesign/FAST-UniMon,181841752,Verilog,FAST-UniMon,2660,1,2019-04-22 15:33:46+00:00,[],https://api.github.com/licenses/apache-2.0
182,https://github.com/tdaede/td68.git,2019-04-02 02:13:14+00:00,tg68 but verilog,0,tdaede/td68,178981080,Verilog,td68,39,1,2020-01-07 00:42:13+00:00,[],None
183,https://github.com/JasonLukose/Genesys_HA_RTL.git,2019-04-26 03:44:14+00:00,Verilog code for Parts A and B for Genesys (Hardware Accelerator for EAs),0,JasonLukose/Genesys_HA_RTL,183552315,Verilog,Genesys_HA_RTL,8,1,2019-04-30 23:32:03+00:00,[],None
184,https://github.com/kafaichueng/deblocking_filter.git,2019-05-03 13:38:28+00:00,,0,kafaichueng/deblocking_filter,184761547,Verilog,deblocking_filter,3,1,2020-02-16 04:10:25+00:00,[],None
185,https://github.com/sheershaka/EE371.git,2019-05-04 23:47:05+00:00,This repo includes my System Verilog projects for EE/CSE 371,1,sheershaka/EE371,184954987,Verilog,EE371,69880,1,2023-04-25 18:11:10+00:00,[],None
186,https://github.com/miladHakimi/VLIS_CA2_Brent_Kung_adder.git,2019-04-21 08:44:33+00:00,,0,miladHakimi/VLIS_CA2_Brent_Kung_adder,182510326,Verilog,VLIS_CA2_Brent_Kung_adder,5,1,2021-05-15 22:40:32+00:00,[],None
187,https://github.com/WangYuNeng/ICLab_Final.git,2019-04-15 10:31:26+00:00,ECC,0,WangYuNeng/ICLab_Final,181464850,Verilog,ICLab_Final,26505,1,2022-03-02 19:41:56+00:00,[],None
188,https://github.com/miladHakimi/Kogge_Stone_adder.git,2019-04-22 12:49:46+00:00,,0,miladHakimi/Kogge_Stone_adder,182785883,Verilog,Kogge_Stone_adder,4,1,2021-05-15 22:40:51+00:00,[],None
189,https://github.com/siwazaki/hello-verilog-hdl.git,2019-04-11 06:40:23+00:00,verilog勉強ノート,0,siwazaki/hello-verilog-hdl,180730574,Verilog,hello-verilog-hdl,5,1,2019-04-14 11:57:45+00:00,[],None
190,https://github.com/dandymon2600/ECEN-489-Final-Project.git,2019-04-10 01:43:44+00:00,Improving AES algorithm using pipelining in Verilog,0,dandymon2600/ECEN-489-Final-Project,180479356,Verilog,ECEN-489-Final-Project,27,1,2022-09-12 09:18:14+00:00,[],None
191,https://github.com/Gabriel-Sa-Barreto/CoLendaFPGA.git,2019-04-21 17:05:34+00:00,,0,Gabriel-Sa-Barreto/CoLendaFPGA,182560545,Verilog,CoLendaFPGA,324216,1,2024-02-22 19:24:33+00:00,[],None
192,https://github.com/galgx/projectA.git,2019-04-10 08:46:54+00:00,mbgd,0,galgx/projectA,180540717,Verilog,projectA,452,1,2019-06-14 10:13:25+00:00,[],None
193,https://github.com/fast-codesign/FAST-USG.git,2019-04-17 08:01:06+00:00,Unified Security net Gate based on FAST abstraction,1,fast-codesign/FAST-USG,181844760,Verilog,FAST-USG,41,1,2020-12-14 12:44:07+00:00,"['hardware', 'fpga']",https://api.github.com/licenses/apache-2.0
194,https://github.com/PraveenW/RMS.git,2019-04-17 05:34:32+00:00,Root Mean Square calculation in Verilog,3,PraveenW/RMS,181823657,Verilog,RMS,110,1,2022-05-16 20:20:44+00:00,[],None
195,https://github.com/danmunhoz/40GBE.git,2019-05-06 18:47:12+00:00,A 40GBE optical network tester,2,danmunhoz/40GBE,185253090,Verilog,40GBE,16197,1,2021-04-10 16:08:20+00:00,[],None
196,https://github.com/amazingabc/VC707-MIG-Design.git,2019-04-14 06:32:49+00:00,VC707 MIG Design,0,amazingabc/VC707-MIG-Design,181269410,Verilog,VC707-MIG-Design,203,1,2019-08-13 16:48:47+00:00,[],None
197,https://github.com/zahramo/multicycle.git,2019-04-29 15:26:24+00:00,,0,zahramo/multicycle,184096388,Verilog,multicycle,122,1,2021-09-14 19:56:09+00:00,[],None
198,https://github.com/SamReji123/Hetero-systolic-array-verilog.git,2019-04-25 16:18:33+00:00,,0,SamReji123/Hetero-systolic-array-verilog,183469982,Verilog,Hetero-systolic-array-verilog,1,1,2022-04-17 22:03:59+00:00,[],None
199,https://github.com/mukheshpugal/EE2001__Digital_Systems_and_Lab.git,2019-04-13 04:47:14+00:00,"Contains material used in EE2001 (Jan-May 2019) course, taught by Prof. Ananth Krishnan (Theory), Prof. T.G. Venkatesh (Theory) and Prof. Vinita Vasudevan (Lab).",2,mukheshpugal/EE2001__Digital_Systems_and_Lab,181122383,Verilog,EE2001__Digital_Systems_and_Lab,116232,1,2022-06-21 21:37:48+00:00,[],None
200,https://github.com/zhiyuann/USC-EE209.git,2019-04-19 08:55:59+00:00,Using FPGA to implement the VHDL code to do the hardware programing,0,zhiyuann/USC-EE209,182234853,Verilog,USC-EE209,1984,1,2022-06-16 03:59:08+00:00,[],None
201,https://github.com/beenfhb/soc.git,2019-05-06 15:14:24+00:00,,1,beenfhb/soc,185221172,Verilog,soc,58360,1,2020-08-12 16:50:48+00:00,[],https://api.github.com/licenses/apache-2.0
202,https://github.com/PraveenW/Bits.git,2019-04-16 18:31:37+00:00,Variable length Parallel to Serial Converter  ,1,PraveenW/Bits,181745509,Verilog,Bits,776,1,2022-05-16 20:33:05+00:00,[],None
203,https://github.com/honorpeter/DNNWeaver-2.git,2019-04-06 07:29:28+00:00,,1,honorpeter/DNNWeaver-2,179802355,Verilog,DNNWeaver-2,56483,1,2021-03-05 08:34:37+00:00,[],None
204,https://github.com/ghminaei/Single-Cycle-Processor.git,2019-04-04 13:21:18+00:00,A simple implementation of MIPS processor,0,ghminaei/Single-Cycle-Processor,179501744,Verilog,Single-Cycle-Processor,539,1,2019-05-31 11:49:28+00:00,[],None
205,https://github.com/YasmeenElnaggar/PCI-bus-Protocol-in-Verilog.git,2019-04-26 20:30:24+00:00,,1,YasmeenElnaggar/PCI-bus-Protocol-in-Verilog,183690450,Verilog,PCI-bus-Protocol-in-Verilog,12,1,2023-05-17 06:24:29+00:00,[],None
206,https://github.com/GustavoRuedaEnriquez/mips-processor.git,2019-04-26 20:35:48+00:00,A pipelined implementation of the MIPS processor featuring hazard detection and Forwarding Unit.,0,GustavoRuedaEnriquez/mips-processor,183691033,Verilog,mips-processor,53,1,2022-01-27 05:19:15+00:00,[],None
207,https://github.com/maxnatchanon/basys3-pong.git,2019-04-16 15:45:48+00:00,BASYS 3 — Pong game with Verilog,0,maxnatchanon/basys3-pong,181720207,Verilog,basys3-pong,6884,1,2021-12-08 04:12:05+00:00,[],None
208,https://github.com/csz5024/5StagePipelinedMIPSProcessor.git,2019-04-17 00:32:12+00:00,5 Stage MIPS Pipelined Processor: I-type and R-type instructions only,0,csz5024/5StagePipelinedMIPSProcessor,181787968,Verilog,5StagePipelinedMIPSProcessor,559,1,2020-04-28 18:53:00+00:00,[],None
209,https://github.com/iamch15542/Computer_Organization.git,2019-04-25 16:22:34+00:00,Computer_Organization homework by Prof. Kai Chiang Wu @ NCTUCS 2019,0,iamch15542/Computer_Organization,183470627,Verilog,Computer_Organization,4530,1,2022-08-12 20:46:25+00:00,[],None
210,https://github.com/Howeng98/TrafficLight.git,2019-05-02 06:28:44+00:00,,0,Howeng98/TrafficLight,184531958,Verilog,TrafficLight,973,1,2022-03-22 15:25:36+00:00,"['trafficlights', 'verilog-project']",None
211,https://github.com/cromagnonninja/Verilog-EDID.git,2019-04-26 06:45:11+00:00,Verilog Codes EDID632C,0,cromagnonninja/Verilog-EDID,183573144,Verilog,Verilog-EDID,6,0,2019-05-17 02:16:26+00:00,[],None
212,https://github.com/cse140l-sp19/lab3_starter.git,2019-04-29 06:27:55+00:00,starter code for lab3. You may update components from cse140l_lib,3,cse140l-sp19/lab3_starter,184012584,Verilog,lab3_starter,32,0,2019-05-22 18:43:21+00:00,[],None
213,https://github.com/liuaoqi/SimonSaysProject.git,2019-04-04 22:42:37+00:00,A four light memory-based game where the player must remember the sequence of lights and press out the pattern accordingly using the keys.,0,liuaoqi/SimonSaysProject,179587577,Verilog,SimonSaysProject,16,0,2019-04-04 22:55:19+00:00,[],None
214,https://github.com/WraBHa/OV5640_HW_Subsystem.git,2019-04-02 05:35:58+00:00,,0,WraBHa/OV5640_HW_Subsystem,179006025,Verilog,OV5640_HW_Subsystem,26,0,2023-03-09 10:23:34+00:00,[],None
215,https://github.com/Deoxyss/PRESENT_pipelined.git,2019-04-02 16:56:39+00:00,Hardware implementation of pipelined architecture of PRESENT Cipher,1,Deoxyss/PRESENT_pipelined,179121712,Verilog,PRESENT_pipelined,2011,0,2019-04-02 17:03:47+00:00,[],None
216,https://github.com/qulu622/Big_ALU.git,2019-04-06 13:36:30+00:00,,0,qulu622/Big_ALU,179837617,Verilog,Big_ALU,1457,0,2019-04-06 13:44:45+00:00,[],None
217,https://github.com/cs-ece-552/assigns-pwgardipee.git,2019-04-21 18:29:59+00:00,assigns-pwgardipee created by GitHub Classroom,0,cs-ece-552/assigns-pwgardipee,182568662,Verilog,assigns-pwgardipee,215,0,2019-04-21 18:30:17+00:00,[],None
218,https://github.com/WDDcat/Digital-Logic.git,2019-04-18 13:27:42+00:00,This is all I did when I was studying digital logic. ,0,WDDcat/Digital-Logic,182092725,Verilog,Digital-Logic,19185,0,2019-06-12 01:33:41+00:00,[],None
219,https://github.com/vzaicev/rangefinder.git,2019-04-16 10:27:17+00:00,,0,vzaicev/rangefinder,181667445,Verilog,rangefinder,1,0,2020-03-16 19:04:03+00:00,[],None
220,https://github.com/blueGorae/Lab5.git,2019-04-18 16:25:28+00:00,Computer Architecture Lab5,0,blueGorae/Lab5,182121353,Verilog,Lab5,609,0,2019-04-30 14:04:09+00:00,[],None
221,https://github.com/frenow/FPGA_miner.git,2019-05-02 18:52:57+00:00,,0,frenow/FPGA_miner,184634858,Verilog,FPGA_miner,1519,0,2019-06-12 19:54:23+00:00,[],None
222,https://github.com/Michael-J-K94/Reconfig_SDFA.git,2019-05-05 04:49:19+00:00,,0,Michael-J-K94/Reconfig_SDFA,184980568,Verilog,Reconfig_SDFA,17091,0,2020-04-23 00:57:24+00:00,[],None
223,https://github.com/martinmuenster/350final.git,2019-04-03 22:16:19+00:00,,0,martinmuenster/350final,179378395,Verilog,350final,254306,0,2019-04-25 02:28:53+00:00,[],None
224,https://github.com/benjesuis/Verilog_Project.git,2019-04-03 22:52:12+00:00,,0,benjesuis/Verilog_Project,179381989,Verilog,Verilog_Project,45,0,2019-04-21 21:22:37+00:00,[],None
225,https://github.com/jelly99709/DSP_VLSI.git,2019-04-02 13:59:26+00:00,NTUEE DSP_VLSI Course 2019 Spring,0,jelly99709/DSP_VLSI,179089983,Verilog,DSP_VLSI,22966,0,2019-06-25 10:40:49+00:00,[],None
226,https://github.com/weikleda/cs456lab6UART.git,2019-04-09 18:13:11+00:00,lab5 from berkeley using serial interface,0,weikleda/cs456lab6UART,180424256,Verilog,cs456lab6UART,19,0,2019-04-09 18:15:00+00:00,[],None
227,https://github.com/a-thousand-projects/CPUMk1.git,2019-04-04 10:44:07+00:00,,0,a-thousand-projects/CPUMk1,179478168,Verilog,CPUMk1,26,0,2019-04-04 11:16:19+00:00,[],None
228,https://github.com/kithminrw/verilog_cache_controller.git,2019-04-15 19:34:05+00:00,,0,kithminrw/verilog_cache_controller,181553095,Verilog,verilog_cache_controller,16,0,2019-04-15 19:58:07+00:00,[],None
229,https://github.com/JacobSiau/MPA_RISC.git,2019-04-21 06:58:16+00:00,A repository for Jacob Siau's RISC project(s) for ECE 4375 - Microprocessor Architecture ,0,JacobSiau/MPA_RISC,182500719,Verilog,MPA_RISC,1047,0,2019-05-07 04:52:33+00:00,[],None
230,https://github.com/gkalmar/led-matrix-104x16.git,2019-04-23 20:42:29+00:00,Serially interfaced led matrix driver for 104x16 pixels.,0,gkalmar/led-matrix-104x16,183092987,Verilog,led-matrix-104x16,4,0,2019-05-04 08:09:12+00:00,[],https://api.github.com/licenses/mit
231,https://github.com/BradKreager/pipelinedMIPS32.git,2019-04-21 19:20:35+00:00,,0,BradKreager/pipelinedMIPS32,182573399,Verilog,pipelinedMIPS32,25008,0,2019-10-26 01:32:10+00:00,[],None
232,https://github.com/matteozavatteri/zeta.git,2019-04-02 19:41:06+00:00,A tool for CNCUs,0,matteozavatteri/zeta,179146773,Verilog,zeta,15996,0,2021-01-20 07:11:00+00:00,[],None
233,https://github.com/HateHanzo/counter8.git,2019-04-03 01:03:53+00:00,"A basic 8bit counter design.You can find the design doc rtl code,schematic,testbench and run script",0,HateHanzo/counter8,179183651,Verilog,counter8,973,0,2019-04-11 00:19:11+00:00,[],None
234,https://github.com/kaousheik/EE2001-LAB.git,2019-04-08 08:45:35+00:00,,0,kaousheik/EE2001-LAB,180107314,Verilog,EE2001-LAB,18,0,2019-04-08 09:00:00+00:00,[],None
235,https://github.com/ZjGaothu/THU_Course.git,2019-04-23 12:40:29+00:00,,0,ZjGaothu/THU_Course,183012333,Verilog,THU_Course,10061,0,2019-07-24 06:51:05+00:00,[],None
236,https://github.com/tenglin2/MIPS_Pipelined_Processor.git,2019-04-23 16:11:25+00:00,,0,tenglin2/MIPS_Pipelined_Processor,183051922,Verilog,MIPS_Pipelined_Processor,126,0,2019-04-23 16:44:48+00:00,[],None
237,https://github.com/vul3hl3y7/Computer-organization_1.git,2019-04-23 16:30:43+00:00,Computer-organization_1,0,vul3hl3y7/Computer-organization_1,183055071,Verilog,Computer-organization_1,6,0,2019-04-23 16:30:50+00:00,[],None
238,https://github.com/kithminrw/verilog_processor_design.git,2019-04-15 20:19:26+00:00,,0,kithminrw/verilog_processor_design,181559534,Verilog,verilog_processor_design,1146,0,2019-04-15 20:24:07+00:00,[],None
239,https://github.com/RedFantom/practice-verilog.git,2019-04-16 09:33:00+00:00,Solutions to Verilog practice Exercises,0,RedFantom/practice-verilog,181658840,Verilog,practice-verilog,4,0,2019-04-16 10:23:16+00:00,[],https://api.github.com/licenses/mit
240,https://github.com/xormik/ozonecpu.git,2019-04-18 03:08:57+00:00,,2,xormik/ozonecpu,182007290,Verilog,ozonecpu,280,0,2019-04-18 03:24:58+00:00,[],None
241,https://github.com/fragwuerdig/verilogcpu.git,2019-04-25 17:58:06+00:00,"attempt to design a simple cpu having privilege levels, memory protection, address translation and interrupts ",0,fragwuerdig/verilogcpu,183484641,Verilog,verilogcpu,15,0,2019-04-25 17:58:58+00:00,[],None
242,https://github.com/ChandulaNethmal/UART-communication-Link-on-a-FPGA-using-Verilog-HDL.git,2019-04-27 01:53:20+00:00,This post is regarding a HDL implementation of a UART(Universal Asynchronous Receiver Transmitter) for one of our university fourth semester projects.For the project we were supposed to implement a UART link for a FPGA development board using Verilog as the HDL and send some data to another FPGA development board which also have a UART implementation.,1,ChandulaNethmal/UART-communication-Link-on-a-FPGA-using-Verilog-HDL,183716107,Verilog,UART-communication-Link-on-a-FPGA-using-Verilog-HDL,1156,0,2019-04-27 02:17:59+00:00,[],None
243,https://github.com/gongfna/pcie_virtex5.git,2019-04-24 11:17:39+00:00,pcie_virtex5_v1.0,0,gongfna/pcie_virtex5,183213295,Verilog,pcie_virtex5,4380,0,2021-11-09 01:44:24+00:00,[],None
244,https://github.com/NealWalker/Verilog.git,2019-04-29 07:16:53+00:00,Cod class backup,0,NealWalker/Verilog,184019827,Verilog,Verilog,1062,0,2019-04-29 07:23:41+00:00,[],None
245,https://github.com/JonathanKing01/701.git,2019-04-25 20:29:23+00:00,701 Uni,0,JonathanKing01/701,183505346,Verilog,701,6405,0,2019-05-06 06:21:47+00:00,[],None
246,https://github.com/samihar/WATTVerilog.git,2019-04-25 20:16:39+00:00,,0,samihar/WATTVerilog,183503752,Verilog,WATTVerilog,790,0,2019-04-26 05:48:53+00:00,[],None
247,https://github.com/DarkC343/verilog-sdram-spram-synchronous-read-write.git,2019-04-27 20:21:42+00:00,single-ported and dual-ported RAMs / synchronous read and synchronous write,0,DarkC343/verilog-sdram-spram-synchronous-read-write,183818207,Verilog,verilog-sdram-spram-synchronous-read-write,2,0,2019-04-27 20:43:51+00:00,[],None
248,https://github.com/bschwant/E210_Verilog.git,2019-04-26 14:50:10+00:00,Assignments done in E210,0,bschwant/E210_Verilog,183646454,Verilog,E210_Verilog,2650,0,2022-01-03 20:09:38+00:00,[],None
249,https://github.com/jojartbence/logterv_hf.git,2019-05-03 17:55:19+00:00,Logikai tervezés 2019 hf (lebegőpontos szorzás fpga-val),0,jojartbence/logterv_hf,184798487,Verilog,logterv_hf,36,0,2019-05-24 20:05:46+00:00,[],None
250,https://github.com/dretay/disp_hex_mux.git,2019-05-01 01:03:33+00:00,,0,dretay/disp_hex_mux,184352356,Verilog,disp_hex_mux,2212,0,2019-05-01 01:35:24+00:00,[],None
251,https://github.com/william6849/8bit_processor.git,2019-05-06 15:12:36+00:00,,0,william6849/8bit_processor,185220879,Verilog,8bit_processor,3,0,2019-05-06 15:16:23+00:00,[],None
252,https://github.com/ImjustWritingCode/Logical-Design-Lab-2-ALU.git,2019-05-06 13:27:50+00:00,ALU implementation in Verilog,0,ImjustWritingCode/Logical-Design-Lab-2-ALU,185202275,Verilog,Logical-Design-Lab-2-ALU,1389,0,2019-05-06 13:28:54+00:00,[],None
253,https://github.com/VectorLe/mips-r-type-processor.git,2019-05-01 21:26:54+00:00,Implementation of MIPS R-type processor,0,VectorLe/mips-r-type-processor,184483962,Verilog,mips-r-type-processor,633,0,2019-07-13 03:09:12+00:00,[],None
254,https://github.com/LWSen/multithreading.git,2019-04-09 12:15:23+00:00,,0,LWSen/multithreading,180359573,Verilog,multithreading,457,0,2019-05-24 08:10:54+00:00,[],None
255,https://github.com/marmot0814/Computer-Organization-2019-Spring.git,2019-04-10 02:27:38+00:00,,1,marmot0814/Computer-Organization-2019-Spring,180485722,Verilog,Computer-Organization-2019-Spring,5158,0,2023-01-28 13:01:32+00:00,[],None
256,https://github.com/wlf1998/RISC-V-.git,2019-04-12 12:30:49+00:00,dh的参考代码,0,wlf1998/RISC-V-,181004078,Verilog,RISC-V-,430,0,2019-04-12 12:36:07+00:00,[],None
257,https://github.com/colinshane/Hardware-Accelerated-SNN.git,2019-04-11 14:44:25+00:00,Architecture for Spiking Neural Network,4,colinshane/Hardware-Accelerated-SNN,180812920,Verilog,Hardware-Accelerated-SNN,2,0,2019-04-11 14:44:28+00:00,[],None
258,https://github.com/nixczhou/Computer-Organization.git,2019-04-09 11:01:16+00:00,,0,nixczhou/Computer-Organization,180347819,Verilog,Computer-Organization,1724,0,2019-05-08 18:24:02+00:00,[],None
259,https://github.com/PoSoChen/Verilog.git,2019-04-09 05:41:05+00:00,Some little project's verilog codes.,0,PoSoChen/Verilog,180292931,Verilog,Verilog,31,0,2019-04-09 17:40:01+00:00,[],None
260,https://github.com/Sobuto/HDMI-Passthrough.git,2019-04-04 03:54:09+00:00,Testing the passthrough capabilities on the PYNQ-Z2,0,Sobuto/HDMI-Passthrough,179417916,Verilog,HDMI-Passthrough,27,0,2019-04-25 06:46:48+00:00,[],None
261,https://github.com/ericliu7/CSCB58Project.git,2019-04-04 19:30:56+00:00,Number entering game,0,ericliu7/CSCB58Project,179564009,Verilog,CSCB58Project,4,0,2019-04-04 19:36:24+00:00,[],None
262,https://github.com/cumtyyx/FSM.git,2019-04-04 08:40:48+00:00,简单状态机及测试,0,cumtyyx/FSM,179457445,Verilog,FSM,1,0,2019-04-04 08:49:37+00:00,[],None
263,https://github.com/fpozzana/DLX.git,2019-04-14 15:24:40+00:00,Implementation of a DLX processor core,0,fpozzana/DLX,181328859,Verilog,DLX,8786,0,2020-09-05 14:44:05+00:00,[],None
264,https://github.com/gabrielfirmo/codigos.git,2019-04-11 05:33:29+00:00,,0,gabrielfirmo/codigos,180721101,Verilog,codigos,8,0,2021-05-20 17:36:06+00:00,[],None
265,https://github.com/oOIFOo/2017-fall-Computer-organization.git,2019-04-15 09:15:40+00:00,,0,oOIFOo/2017-fall-Computer-organization,181452645,Verilog,2017-fall-Computer-organization,4746,0,2019-04-15 09:17:41+00:00,[],None
266,https://github.com/eylaing/lab5.git,2019-04-02 19:06:11+00:00,,0,eylaing/lab5,179141661,Verilog,lab5,4658,0,2019-04-04 18:29:58+00:00,[],None
267,https://github.com/mathild7/common_libs.git,2019-04-03 04:36:18+00:00,,0,mathild7/common_libs,179211217,Verilog,common_libs,1,0,2019-05-03 16:32:32+00:00,[],None
268,https://github.com/4Y4N4/ice.git,2019-04-03 06:47:37+00:00,,0,4Y4N4/ice,179227721,Verilog,ice,1759,0,2019-05-27 12:58:53+00:00,[],https://api.github.com/licenses/mpl-2.0
269,https://github.com/Timzhuang/sequential-CPU-in-verilog.git,2019-04-02 06:12:05+00:00,This is my final project of CS 152A in UCLA,0,Timzhuang/sequential-CPU-in-verilog,179010751,Verilog,sequential-CPU-in-verilog,5375,0,2019-04-02 06:24:02+00:00,[],None
270,https://github.com/qiufengtiger/Uniform_Video_Project.git,2019-04-02 18:34:59+00:00,Lafayette College ECE323 Camera Project,0,qiufengtiger/Uniform_Video_Project,179136960,Verilog,Uniform_Video_Project,1916,0,2020-03-25 02:58:38+00:00,[],None
271,https://github.com/Vithursan-Thiruvarooran/snake.git,2019-04-05 03:58:26+00:00,snake game,0,Vithursan-Thiruvarooran/snake,179616309,Verilog,snake,23474,0,2019-04-05 04:41:59+00:00,[],None
272,https://github.com/axayjha/mul_fsm.git,2019-04-07 21:41:08+00:00,,0,axayjha/mul_fsm,180027227,Verilog,mul_fsm,2,0,2019-04-08 10:18:54+00:00,[],None
273,https://github.com/keji300/Anti_aliasing_filter.git,2019-04-25 02:20:21+00:00,,0,keji300/Anti_aliasing_filter,183340018,Verilog,Anti_aliasing_filter,11621,0,2019-04-25 02:24:59+00:00,[],None
274,https://github.com/shayan-taheri/Master_Hardware_Security.git,2019-04-26 16:51:31+00:00,,1,shayan-taheri/Master_Hardware_Security,183664323,Verilog,Master_Hardware_Security,712,0,2019-04-26 16:54:24+00:00,[],None
275,https://github.com/COAOY/MIPSIntegrate_beta.git,2019-04-27 07:54:38+00:00,,0,COAOY/MIPSIntegrate_beta,183744764,Verilog,MIPSIntegrate_beta,3097,0,2019-04-28 07:34:06+00:00,[],None
276,https://github.com/brendancheng20/final-project.git,2019-04-16 22:14:18+00:00,,0,brendancheng20/final-project,181775396,Verilog,final-project,3730,0,2019-04-23 21:48:08+00:00,[],None
277,https://github.com/MennaEhab/Pipelined_MIPS_processor.git,2019-04-17 18:47:40+00:00,Pipelined MIPS processor using verilog ,0,MennaEhab/Pipelined_MIPS_processor,181949935,Verilog,Pipelined_MIPS_processor,159,0,2019-04-17 18:47:49+00:00,[],None
278,https://github.com/Painkhw/HandWritten-Rcognition.git,2019-04-18 08:14:55+00:00,,0,Painkhw/HandWritten-Rcognition,182045922,Verilog,HandWritten-Rcognition,180,0,2019-04-18 08:46:25+00:00,[],None
279,https://github.com/lihaokang/riscv_pulpino.git,2019-04-09 09:19:45+00:00,pulpino has been verification on the fpga,2,lihaokang/riscv_pulpino,180330638,Verilog,riscv_pulpino,23228,0,2019-08-20 08:09:42+00:00,[],
280,https://github.com/mawenhan/sdram.git,2019-04-10 05:32:30+00:00,,0,mawenhan/sdram,180508600,Verilog,sdram,4000,0,2019-04-10 05:33:43+00:00,[],None
281,https://github.com/JarvisXX/modelsim_min_or1200.git,2019-04-13 11:48:03+00:00,,0,JarvisXX/modelsim_min_or1200,181163008,Verilog,modelsim_min_or1200,1180,0,2019-04-13 11:51:46+00:00,[],None
282,https://github.com/athmahi/Virtual-Maze-solving-bot.git,2019-04-13 06:01:07+00:00,,0,athmahi/Virtual-Maze-solving-bot,181128101,Verilog,Virtual-Maze-solving-bot,3547,0,2019-04-13 06:05:08+00:00,[],None
283,https://github.com/KNownManiac1/CompArchProject-1.git,2019-04-12 09:19:13+00:00,,0,KNownManiac1/CompArchProject-1,180974579,Verilog,CompArchProject-1,888,0,2019-04-13 10:41:23+00:00,[],None
284,https://github.com/SteliosPapoutsakis/microprocessor.git,2019-04-12 18:06:21+00:00,,0,SteliosPapoutsakis/microprocessor,181060183,Verilog,microprocessor,179,0,2020-06-13 17:09:02+00:00,[],None
285,https://github.com/Rebecasarai/multiplier_system.git,2019-04-11 22:53:16+00:00,,0,Rebecasarai/multiplier_system,180890076,Verilog,multiplier_system,670,0,2019-04-11 22:53:59+00:00,[],None
286,https://github.com/My-School-Projects/CSC-137-Project-1.git,2019-04-10 19:22:52+00:00,,0,My-School-Projects/CSC-137-Project-1,180649101,Verilog,CSC-137-Project-1,12,0,2019-09-09 20:32:01+00:00,[],None
287,https://github.com/LiUshin/TTTproject-for-CSCB58.git,2019-04-10 20:25:31+00:00,A verilog tic tac toe,0,LiUshin/TTTproject-for-CSCB58,180658398,Verilog,TTTproject-for-CSCB58,70,0,2021-01-14 22:14:21+00:00,[],None
288,https://github.com/cse140l-sp19/lab2-wasiffahim98.git,2019-04-18 00:14:18+00:00,lab2-wasiffahim98 created by GitHub Classroom,0,cse140l-sp19/lab2-wasiffahim98,181986845,Verilog,lab2-wasiffahim98,21,0,2019-08-19 06:19:19+00:00,[],None
289,https://github.com/shengshengqi/OS.git,2019-04-28 08:21:44+00:00,操作系统实验,0,shengshengqi/OS,183878806,Verilog,OS,17,0,2019-07-18 07:56:14+00:00,[],None
290,https://github.com/SonHuuNguyen/SNEVA01.git,2019-04-25 10:55:08+00:00,This SoC with 32-bit RISC-V CPU and peripheral,0,SonHuuNguyen/SNEVA01,183415793,Verilog,SNEVA01,13,0,2019-05-08 15:03:36+00:00,[],None
291,https://github.com/vinavpatel/vedicmultiplier.git,2019-04-29 06:14:22+00:00,,0,vinavpatel/vedicmultiplier,184010729,Verilog,vedicmultiplier,3,0,2019-04-29 06:14:47+00:00,[],None
292,https://github.com/SSODelta/Watt.git,2019-04-29 09:12:55+00:00,removing power consumption side channel from verilog,0,SSODelta/Watt,184038481,Verilog,Watt,124913,0,2019-10-24 09:53:47+00:00,[],None
293,https://github.com/qinguangjun/Thales-RISC-V.git,2019-05-06 23:38:37+00:00,,0,qinguangjun/Thales-RISC-V,185286830,Verilog,Thales-RISC-V,1321,0,2019-05-06 23:38:59+00:00,[],https://api.github.com/licenses/bsd-3-clause
294,https://github.com/zebramints/lgraph_verilog_files.git,2019-04-18 20:35:55+00:00,"This repo contains all the Verilog files during the testing, verification, and execution of lgraph.",0,zebramints/lgraph_verilog_files,182153956,Verilog,lgraph_verilog_files,65,0,2019-04-18 20:44:53+00:00,[],None
295,https://github.com/X-Tan4/DDS_Sin.git,2019-04-19 07:09:47+00:00,使用DDS产生正弦信号,0,X-Tan4/DDS_Sin,182219266,Verilog,DDS_Sin,7172,0,2019-04-21 09:36:08+00:00,[],None
296,https://github.com/gabrielms98/Preditor1bit.git,2019-04-22 23:58:10+00:00,,0,gabrielms98/Preditor1bit,182885969,Verilog,Preditor1bit,173,0,2019-05-14 21:43:57+00:00,[],https://api.github.com/licenses/gpl-3.0
297,https://github.com/akaidecember/Verilog.git,2019-04-09 16:41:18+00:00,,0,akaidecember/Verilog,180410051,Verilog,Verilog,1319,0,2024-03-25 03:25:20+00:00,[],None
298,https://github.com/thakkarV/MyRiskyCore.git,2019-04-03 23:41:37+00:00,Single Cycle RISC-V core that conforms to RV32I ISA.,0,thakkarV/MyRiskyCore,179386959,Verilog,MyRiskyCore,163,0,2019-08-26 17:12:39+00:00,[],None
299,https://github.com/Fabian-Schmidt/PlaygroundFPGA.git,2019-04-04 06:50:39+00:00,My FPGA Playground,0,Fabian-Schmidt/PlaygroundFPGA,179438757,Verilog,PlaygroundFPGA,5,0,2019-04-04 06:59:13+00:00,[],None
300,https://github.com/SparKKKKK/verilog.git,2019-04-06 08:35:31+00:00,,0,SparKKKKK/verilog,179808383,Verilog,verilog,6,0,2019-04-08 11:26:02+00:00,[],None
301,https://github.com/onendless/SensorHub.git,2019-04-08 07:30:13+00:00,sensor hub based on or1200/Implementaion on PGL22g,0,onendless/SensorHub,180094153,Verilog,SensorHub,814,0,2022-03-28 14:17:12+00:00,[],None
302,https://github.com/abhvajpayee/test.git,2019-04-03 01:13:06+00:00,,0,abhvajpayee/test,179184745,Verilog,test,29444,0,2019-04-09 20:39:03+00:00,[],None
303,https://github.com/carbapenam/ece385_final.git,2019-04-22 02:58:26+00:00,A visual novel written for FPGA,0,carbapenam/ece385_final,182612963,Verilog,ece385_final,2935,0,2019-07-30 18:56:30+00:00,[],None
304,https://github.com/murnat98/FPGA-game.git,2019-04-22 19:41:03+00:00,,0,murnat98/FPGA-game,182855926,Verilog,FPGA-game,15,0,2019-05-23 21:15:06+00:00,[],None
305,https://github.com/ThGkasios/RTL_Calculator.git,2019-04-18 08:35:25+00:00,A small calculator project for a hardware design course.,0,ThGkasios/RTL_Calculator,182049256,Verilog,RTL_Calculator,2,0,2019-04-22 11:10:42+00:00,[],None
306,https://github.com/multiplemonomials/verilog-pov-clock.git,2019-04-16 05:09:37+00:00,EE 354 final project: persistence of vision clock on an FPGA,0,multiplemonomials/verilog-pov-clock,181618655,Verilog,verilog-pov-clock,54,0,2019-04-27 04:12:52+00:00,[],None
307,https://github.com/JeremyLogics/FPGA_and_Me.git,2019-04-25 22:32:03+00:00,A repo of basic projects I've used to teach myself FPGA design,0,JeremyLogics/FPGA_and_Me,183518754,Verilog,FPGA_and_Me,1,0,2019-11-17 11:41:19+00:00,[],None
308,https://github.com/havish99/EE5811-FPGA.git,2019-04-25 20:02:19+00:00,Repo of codes related to Sem 6 IDP and FPGA,0,havish99/EE5811-FPGA,183501911,Verilog,EE5811-FPGA,310,0,2019-04-30 21:30:15+00:00,[],None
309,https://github.com/srinu559/fpga.git,2019-04-25 03:39:25+00:00,,0,srinu559/fpga,183350899,Verilog,fpga,1084,0,2019-04-25 15:12:12+00:00,[],None
310,https://github.com/siddnb/SimpleRISC.git,2019-04-18 06:25:32+00:00,Reduced Instruction Set Computer in verilog,0,siddnb/SimpleRISC,182028791,Verilog,SimpleRISC,15,0,2019-04-18 06:30:27+00:00,[],None
311,https://github.com/ruby50082/Computer-Organization.git,2019-04-22 10:48:16+00:00,,0,ruby50082/Computer-Organization,182757661,Verilog,Computer-Organization,18,0,2019-04-22 11:52:17+00:00,[],None
312,https://github.com/maeganchew/AstroBarrier.git,2019-04-16 06:01:45+00:00,Club Penguin meets EE354,0,maeganchew/AstroBarrier,181624529,Verilog,AstroBarrier,41,0,2019-04-21 19:05:56+00:00,[],None
313,https://github.com/AndreiCalariu/teaching.git,2019-04-13 09:28:43+00:00,,0,AndreiCalariu/teaching,181148909,Verilog,teaching,279,0,2021-02-22 15:55:31+00:00,[],None
314,https://github.com/qiyunhan/CPU-Project.git,2019-04-18 16:13:26+00:00,Single cycle CPU & Pipline CPU,1,qiyunhan/CPU-Project,182119657,Verilog,CPU-Project,935,0,2019-04-18 16:14:33+00:00,[],None
315,https://github.com/helvecio1/T1-2bits-_INF450.git,2019-04-29 21:22:30+00:00,"Implementação da predição de desvio de 2 bits, usando um código de pipeline MIPS 5 estágios. Em cpu.v há uma modificação para criar a Unidade de Desvio. Em table.v está implementada a tabela de predição.",0,helvecio1/T1-2bits-_INF450,184146031,Verilog,T1-2bits-_INF450,9,0,2019-04-29 21:34:49+00:00,[],None
316,https://github.com/VenkateswaraRajuDatla/Memory-Transfer-with-Controller.git,2019-04-26 23:08:55+00:00,,0,VenkateswaraRajuDatla/Memory-Transfer-with-Controller,183704355,Verilog,Memory-Transfer-with-Controller,864,0,2019-04-26 23:10:12+00:00,[],None
317,https://github.com/Mahaoqu/mips-pipeline.git,2019-04-05 17:06:01+00:00,A verilog implement of a simple 5-stages pipeline processor.,0,Mahaoqu/mips-pipeline,179722923,Verilog,mips-pipeline,15,0,2021-12-01 10:25:23+00:00,[],None
318,https://github.com/kawasin73/todai-hardware.git,2019-04-05 01:55:44+00:00,東京大学工学部電子情報学科のハードウェア設計論の授業,0,kawasin73/todai-hardware,179604839,Verilog,todai-hardware,13,0,2019-06-08 01:57:39+00:00,[],None
319,https://github.com/danish-imam/kgp_ec_lab.git,2019-04-03 10:09:51+00:00,,0,danish-imam/kgp_ec_lab,179264035,Verilog,kgp_ec_lab,29652,0,2019-04-07 14:19:36+00:00,[],None
320,https://github.com/cumtyyx/sort4.git,2019-04-04 09:40:52+00:00,输入4位数，并从大到小重排,0,cumtyyx/sort4,179468219,Verilog,sort4,1,0,2019-04-04 09:41:15+00:00,[],None
321,https://github.com/Muizz24/CSCB58-Speed-o-meter.git,2019-04-04 22:37:33+00:00,A verilog designed to measure the speed of any object in the ultra sonic sensor's vicinity,0,Muizz24/CSCB58-Speed-o-meter,179587079,Verilog,CSCB58-Speed-o-meter,146,0,2019-04-04 22:51:50+00:00,[],None
322,https://github.com/XiongJinQi/FPGA_MYDEMO.git,2019-04-02 14:38:28+00:00,my demo to FPGA,0,XiongJinQi/FPGA_MYDEMO,179097625,Verilog,FPGA_MYDEMO,15309,0,2019-04-03 14:06:14+00:00,[],None
323,https://github.com/happytianhao/vivado_zth.git,2019-04-02 06:34:54+00:00,计组实验，开发板代码,0,happytianhao/vivado_zth,179014079,Verilog,vivado_zth,21,0,2020-04-27 01:48:53+00:00,[],None
324,https://github.com/khaianphung/CECS-201-Verilog-Computer-Logic-Design-I.git,2019-05-04 22:43:36+00:00,,0,khaianphung/CECS-201-Verilog-Computer-Logic-Design-I,184951229,Verilog,CECS-201-Verilog-Computer-Logic-Design-I,7,0,2019-05-04 22:44:39+00:00,[],None
325,https://github.com/niudai/FPGA.git,2019-04-25 10:39:46+00:00,FPGA assignment repo,0,niudai/FPGA,183413637,Verilog,FPGA,1719,0,2019-04-25 10:51:19+00:00,[],None
326,https://github.com/megan-lemcke/processor-backup.git,2019-04-25 01:56:12+00:00,,0,megan-lemcke/processor-backup,183336583,Verilog,processor-backup,25,0,2019-04-25 02:04:16+00:00,[],None
327,https://github.com/Charlz1104/MIPS_multiciclo.git,2019-04-29 20:55:21+00:00,,0,Charlz1104/MIPS_multiciclo,184142879,Verilog,MIPS_multiciclo,980,0,2019-04-29 21:02:17+00:00,[],None
328,https://github.com/es717249/MIPS_pipeline.git,2019-05-05 05:23:50+00:00,MIPS with pipeline 5 stages,0,es717249/MIPS_pipeline,184983006,Verilog,MIPS_pipeline,2663,0,2019-05-06 07:03:47+00:00,[],None
329,https://github.com/nimamg/UT-DLD-Counters-Registers.git,2019-05-05 20:13:42+00:00,An n-bit counter with 4 functionality modes & many different registers (latches and FlipFlops),0,nimamg/UT-DLD-Counters-Registers,185077675,Verilog,UT-DLD-Counters-Registers,52,0,2019-05-05 20:18:07+00:00,[],None
330,https://github.com/N1cOs/digital-design.git,2019-04-20 21:10:31+00:00,,0,N1cOs/digital-design,182454677,Verilog,digital-design,26,0,2023-01-28 09:04:30+00:00,[],None
331,https://github.com/anjianfeng/VerilogMIPS-singlecycle.git,2019-04-19 00:28:46+00:00,Verilog MIPS of Single cycle for teaching.,0,anjianfeng/VerilogMIPS-singlecycle,182175322,Verilog,VerilogMIPS-singlecycle,982,0,2019-04-24 13:09:09+00:00,[],None
332,https://github.com/acfulker/FIR-Filter.git,2019-04-16 19:10:54+00:00,,0,acfulker/FIR-Filter,181751026,Verilog,FIR-Filter,8335,0,2019-04-30 06:44:07+00:00,[],None
333,https://github.com/brunomlima11/pbl1-sd.git,2019-04-16 23:11:07+00:00,Problema 1 do MI de Sistemas Digitais,1,brunomlima11/pbl1-sd,181780710,Verilog,pbl1-sd,18357,0,2019-07-10 16:38:11+00:00,[],None
334,https://github.com/hyeonukj/ee354project.git,2019-04-12 01:27:38+00:00,,0,hyeonukj/ee354project,180906286,Verilog,ee354project,62,0,2019-04-24 23:55:17+00:00,[],None
335,https://github.com/alessandroDanese88/simple_platform.git,2019-04-13 11:07:16+00:00,,0,alessandroDanese88/simple_platform,181158585,Verilog,simple_platform,4291,0,2019-04-18 08:44:26+00:00,[],https://api.github.com/licenses/mit
336,https://github.com/grmiranda/Sistemas-Digitais.git,2019-04-10 17:18:40+00:00,Produtos referentes ao MI -Sistemas Digitais (UEFS),0,grmiranda/Sistemas-Digitais,180629364,Verilog,Sistemas-Digitais,81678,0,2019-04-10 17:40:20+00:00,[],None
337,https://github.com/ElwinCabrera/8-bit-cpu.git,2019-04-16 01:50:03+00:00,,0,ElwinCabrera/8-bit-cpu,181594332,Verilog,8-bit-cpu,10,0,2021-10-02 16:11:02+00:00,[],None
338,https://github.com/David-Flores-Ruiz/ArQC_P3_Aldana_ie717807.git,2019-04-25 14:50:40+00:00,MIPS de P2 con PIPELINE,0,David-Flores-Ruiz/ArQC_P3_Aldana_ie717807,183455040,Verilog,ArQC_P3_Aldana_ie717807,69,0,2019-09-10 00:27:37+00:00,[],None
339,https://github.com/JarodBoone/pipeline.git,2019-04-23 20:01:13+00:00,Verilog files specifying a pipelined RISC-V processor. Build for the Altera DE2 FPGA and using the Quartus II software suite,0,JarodBoone/pipeline,183087324,Verilog,pipeline,740,0,2022-04-29 05:33:23+00:00,[],None
340,https://github.com/gyeomo/FPGA_VerilogHDL_RedTracking.git,2019-04-26 10:49:05+00:00, This was made for the SocRobotWar tournament.,0,gyeomo/FPGA_VerilogHDL_RedTracking,183611829,Verilog,FPGA_VerilogHDL_RedTracking,9052,0,2020-05-28 08:04:08+00:00,[],None
341,https://github.com/samiqss/Digital-Logic-and-Computer-Organization.git,2019-05-03 09:32:23+00:00,csci355 labs and project (Verilog),0,samiqss/Digital-Logic-and-Computer-Organization,184730736,Verilog,Digital-Logic-and-Computer-Organization,1431,0,2019-05-03 09:40:11+00:00,[],None
342,https://github.com/Akbar30Bill/CA_CA3.git,2019-05-02 15:35:30+00:00,,0,Akbar30Bill/CA_CA3,184606930,Verilog,CA_CA3,67,0,2019-07-28 15:43:39+00:00,[],None
343,https://github.com/whitepig3s/FPGA.git,2019-05-02 14:38:46+00:00,,0,whitepig3s/FPGA,184597351,Verilog,FPGA,34201,0,2019-05-17 06:14:32+00:00,[],None
344,https://github.com/juw013/labtest.git,2019-05-03 22:04:38+00:00,,0,juw013/labtest,184825610,Verilog,labtest,1,0,2019-05-03 22:05:08+00:00,[],None
345,https://github.com/cumtyyx/BUS.git,2019-04-04 09:18:15+00:00,总线结构,0,cumtyyx/BUS,179464170,Verilog,BUS,4,0,2019-04-04 09:26:19+00:00,[],None
346,https://github.com/JonathanYao123/CSCB58-Project.git,2019-04-04 23:47:05+00:00,,0,JonathanYao123/CSCB58-Project,179593318,Verilog,CSCB58-Project,6229,0,2019-04-04 23:52:22+00:00,[],None
347,https://github.com/vishalraj3112/MIPS32_2.0.git,2019-04-06 08:46:30+00:00,MIPS32 with external instruction input for FPGA.,0,vishalraj3112/MIPS32_2.0,179809433,Verilog,MIPS32_2.0,2,0,2019-04-06 08:49:34+00:00,[],None
348,https://github.com/victoriaogomes/SD-Prob1.git,2019-04-02 16:26:41+00:00,Código desenvolvido para o problema I da disciplina TEC499 - MI de Sistemas Digitais.,1,victoriaogomes/SD-Prob1,179117162,Verilog,SD-Prob1,63592,0,2020-10-27 23:34:53+00:00,[],None
349,https://github.com/danaharlos/SimpleRISCMachine.git,2019-04-10 21:47:47+00:00,Simple RISC machine built for CPEN 211 in October-November 2018,0,danaharlos/SimpleRISCMachine,180668715,Verilog,SimpleRISCMachine,14,0,2019-04-10 21:55:05+00:00,[],None
350,https://github.com/cse140l-sp19/cse140l-sp19-lab1-wasiffahim98.git,2019-04-10 23:18:45+00:00,cse140l-sp19-lab1-wasiffahim98 created by GitHub Classroom,0,cse140l-sp19/cse140l-sp19-lab1-wasiffahim98,180678038,Verilog,cse140l-sp19-lab1-wasiffahim98,5,0,2019-05-23 17:06:16+00:00,[],None
351,https://github.com/C-Elegans/single_sdr.git,2019-04-21 01:43:25+00:00,A single SDR channel on ECP5,0,C-Elegans/single_sdr,182472263,Verilog,single_sdr,18,0,2019-04-23 23:43:10+00:00,[],None
352,https://github.com/lts25/SystemVerilog.git,2019-04-24 02:39:27+00:00,HDL final project,1,lts25/SystemVerilog,183133265,Verilog,SystemVerilog,5588,0,2019-05-03 19:50:50+00:00,[],None
353,https://github.com/marcocrxu/verilog_mips_cpu_31.git,2019-04-24 13:32:15+00:00,,0,marcocrxu/verilog_mips_cpu_31,183235363,Verilog,verilog_mips_cpu_31,40,0,2021-05-30 10:52:28+00:00,[],None
354,https://github.com/skni-kod/6502_FPGA.git,2019-04-22 14:14:30+00:00,Our implementation of 6502 CPU in Verilog,0,skni-kod/6502_FPGA,182802064,Verilog,6502_FPGA,212,0,2021-01-05 09:52:00+00:00,"['6502', '6502-processor', 'fpga', 'fpga-programming', 'verilog']",None
355,https://github.com/cekkaewnumchai/ECE3829.git,2019-04-08 01:48:47+00:00,,0,cekkaewnumchai/ECE3829,180049268,Verilog,ECE3829,2692,0,2019-04-08 01:55:57+00:00,[],None
356,https://github.com/tracyliu1220/2019-CO-Labs.git,2019-04-26 06:04:56+00:00,NCTU 2019 Spring Computer Organization Labs,0,tracyliu1220/2019-CO-Labs,183567249,Verilog,2019-CO-Labs,3775,0,2019-09-26 14:14:33+00:00,[],None
357,https://github.com/nu-nu/juliaset_on_FPGA.git,2019-05-03 08:16:08+00:00,,0,nu-nu/juliaset_on_FPGA,184721104,Verilog,juliaset_on_FPGA,5,0,2019-05-03 08:22:35+00:00,[],https://api.github.com/licenses/mit
358,https://github.com/shiran1992s/Logic_Desgin_234262.git,2019-05-02 10:23:48+00:00,"Logic Design - MIPS Singel Cycle / Multi Cycle / Pipeline ,  Verilog language",0,shiran1992s/Logic_Desgin_234262,184561088,Verilog,Logic_Desgin_234262,1519,0,2019-05-02 10:24:19+00:00,[],None
359,https://github.com/sadiela/FPGA_Lock.git,2019-04-15 14:49:36+00:00,EC311 Final Project,0,sadiela/FPGA_Lock,181508079,Verilog,FPGA_Lock,14,0,2019-04-15 16:33:03+00:00,[],None
360,https://github.com/Rudo2204/Adv-KTS-Project.git,2019-04-07 14:54:06+00:00,School Project for Advanced Digital System Design,0,Rudo2204/Adv-KTS-Project,179980995,Verilog,Adv-KTS-Project,5743,0,2023-01-28 09:04:28+00:00,[],https://api.github.com/licenses/mit
361,https://github.com/zheolls/MIPS.git,2019-04-12 14:41:57+00:00,,0,zheolls/MIPS,181026775,Verilog,MIPS,311,0,2019-04-24 13:37:18+00:00,[],None
362,https://github.com/Ridwangiwa1/Synchronous-4-bit-ALU.git,2019-04-12 17:37:59+00:00,"Building an ALU that have the outputs that prints out  results at certain cycles using Non-blocking, and shift registers concepts",0,Ridwangiwa1/Synchronous-4-bit-ALU,181055825,Verilog,Synchronous-4-bit-ALU,5,0,2023-12-14 00:15:37+00:00,[],None
363,https://github.com/ideras/VGATextCard.git,2019-04-09 16:23:40+00:00,VGA video card text-mode,0,ideras/VGATextCard,180407223,Verilog,VGATextCard,4,0,2019-04-09 16:24:29+00:00,[],None
364,https://github.com/TianyangChen12138/Vivado-Zybo-CPU-Simulation.git,2019-04-09 23:18:46+00:00,Used Assembly and Zybo hardware to simulate CPU’s reading and writing environment,0,TianyangChen12138/Vivado-Zybo-CPU-Simulation,180463633,Verilog,Vivado-Zybo-CPU-Simulation,137,0,2019-04-09 23:36:43+00:00,[],None
365,https://github.com/LeaFZ96/ArchitectureLab.git,2019-04-10 02:06:51+00:00,Lab of Computer Architecture in 2019 Fall,0,LeaFZ96/ArchitectureLab,180482676,Verilog,ArchitectureLab,10039,0,2022-02-03 21:54:35+00:00,[],None
366,https://github.com/shaoyikun/PCC-HomeWork.git,2019-04-10 09:31:42+00:00,PCC-HomeWork 计算机组成原理课程设计部分代码,0,shaoyikun/PCC-HomeWork,180549006,Verilog,PCC-HomeWork,31323,0,2019-06-13 02:41:38+00:00,[],None
367,https://github.com/zandent/pic_display_with_audio_on_nios2.git,2019-04-10 02:52:29+00:00,,0,zandent/pic_display_with_audio_on_nios2,180489412,Verilog,pic_display_with_audio_on_nios2,115766,0,2023-01-28 11:11:31+00:00,[],None
368,https://github.com/tkeom0114/Computer-Architecture.git,2019-04-10 06:57:41+00:00,Computer Architecture(CSED311) in Spring 2019,0,tkeom0114/Computer-Architecture,180521510,Verilog,Computer-Architecture,35547,0,2019-07-19 23:49:55+00:00,[],None
369,https://github.com/KarlEssig/16bit_ALU.git,2019-04-10 23:07:58+00:00,,0,KarlEssig/16bit_ALU,180677055,Verilog,16bit_ALU,24,0,2019-04-19 02:48:24+00:00,[],None
370,https://github.com/hlowin/mips.git,2019-04-13 15:00:12+00:00,Learn Computer Architecture(MIPS) on FPGA.,0,hlowin/mips,181187237,Verilog,mips,3263,0,2019-06-09 03:30:02+00:00,[],None
371,https://github.com/TValkavich/16-Bit-ALU.git,2019-04-09 17:38:58+00:00,"This repository contains; the source code for a 16-bit ALU coded in Verilog, a circuit diagram of the ALU made using Logisim, a write up of the project with 1000 test cases, source code that was implemented to generate the 1000 test cases",0,TValkavich/16-Bit-ALU,180418940,Verilog,16-Bit-ALU,5474,0,2019-04-09 17:45:39+00:00,[],None
372,https://github.com/xlsarath/AES-128.git,2019-04-04 07:18:10+00:00,,0,xlsarath/AES-128,179443250,Verilog,AES-128,264,0,2019-04-04 07:27:11+00:00,[],None
373,https://github.com/siyarvurucu/Computer-Architecture.git,2019-04-04 22:10:24+00:00,Laboratory works of Computer Architecture course.,0,siyarvurucu/Computer-Architecture,179584504,Verilog,Computer-Architecture,462,0,2019-05-15 22:10:42+00:00,[],None
374,https://github.com/andrewhlu/ece152a.git,2019-04-04 21:33:57+00:00,"Repository for all code files for ECE152A. Spring 2019, Theogarajan.",0,andrewhlu/ece152a,179580497,Verilog,ece152a,6104,0,2020-11-07 04:35:30+00:00,[],None
375,https://github.com/bjwang964/MIPS.git,2019-04-05 07:24:06+00:00,,1,bjwang964/MIPS,179636569,Verilog,MIPS,9574,0,2019-06-20 16:15:36+00:00,[],None
376,https://github.com/hanmeng221/cpu_ssi.git,2019-04-06 12:34:59+00:00,,0,hanmeng221/cpu_ssi,179831344,Verilog,cpu_ssi,299972,0,2019-04-30 02:12:52+00:00,[],None
377,https://github.com/kimbochen/hardware_design.git,2019-04-05 10:18:01+00:00,Projects and homework of hardware design lab and logic design class,0,kimbochen/hardware_design,179660836,Verilog,hardware_design,20559,0,2020-03-10 14:47:59+00:00,[],None
378,https://github.com/qiyunhan/Digital-Curcuit-Experiment.git,2019-04-18 16:07:48+00:00,Digital Curcuit Experiment with FPGA,0,qiyunhan/Digital-Curcuit-Experiment,182118843,Verilog,Digital-Curcuit-Experiment,3980,0,2019-04-18 16:11:15+00:00,[],None
379,https://github.com/spencer-tb/snake-game-fpga.git,2019-04-18 13:58:16+00:00,FPGA Implementation of Snake Game using Verilog HDL and a Basys3 Artix-7 FPGA Board,0,spencer-tb/snake-game-fpga,182097727,Verilog,snake-game-fpga,11,0,2020-03-28 20:10:59+00:00,[],None
380,https://github.com/snxiong/5-bit-Fault-Tolrent-Counter.git,2019-04-24 02:03:38+00:00,,0,snxiong/5-bit-Fault-Tolrent-Counter,183127865,Verilog,5-bit-Fault-Tolrent-Counter,2,0,2019-04-24 23:30:14+00:00,[],None
381,https://github.com/ttumiel/embedded-prac-5.git,2019-04-28 18:02:51+00:00,,0,ttumiel/embedded-prac-5,183941981,Verilog,embedded-prac-5,20,0,2019-05-05 13:13:02+00:00,[],None
382,https://github.com/ucsd-cse-140l-ltsaur/Lab3_New.git,2019-04-18 01:08:43+00:00,,0,ucsd-cse-140l-ltsaur/Lab3_New,181992261,Verilog,Lab3_New,65,0,2019-04-23 17:26:30+00:00,[],None
383,https://github.com/jonahhk/FInalPRoject2.git,2019-04-23 21:12:52+00:00,,0,jonahhk/FInalPRoject2,183096846,Verilog,FInalPRoject2,2047,0,2019-04-23 21:13:57+00:00,[],None
384,https://github.com/helvecio1/T1_INF450.git,2019-04-29 21:13:09+00:00,"Implementação da predição de desvio de 1 bit, usando um código de pipeline MIPS 5 estágios. Em cpu.v há uma modificação para criar a Unidade de Desvio. Em table.v está implementada a tabela de predição.",0,helvecio1/T1_INF450,184145004,Verilog,T1_INF450,9,0,2019-04-29 21:19:37+00:00,[],None
385,https://github.com/nishthaparashar/CRC-16.git,2019-05-01 01:46:53+00:00,CRC-16 implementation in Verlilog HDL and implementation on FPGA,1,nishthaparashar/CRC-16,184355861,Verilog,CRC-16,3,0,2019-05-01 01:49:07+00:00,[],None
386,https://github.com/UAECETian/Five-stage-pipeline-CPU.git,2019-04-16 05:31:37+00:00,Five stage pipeline CPU,0,UAECETian/Five-stage-pipeline-CPU,181620905,Verilog,Five-stage-pipeline-CPU,32,0,2019-04-16 05:37:32+00:00,[],None
387,https://github.com/cruelkiddy/Verilog_Hello_World.git,2019-04-29 13:50:58+00:00,My first Verilog Project (A frequency meter),0,cruelkiddy/Verilog_Hello_World,184080119,Verilog,Verilog_Hello_World,65,0,2019-04-29 13:59:16+00:00,[],None
388,https://github.com/rashmi2383/BRISCV_Verilog.git,2019-04-29 13:37:18+00:00,Repo to have sample verilog files,0,rashmi2383/BRISCV_Verilog,184077871,Verilog,BRISCV_Verilog,1,0,2019-04-29 13:39:01+00:00,[],None
389,https://github.com/nimamg/UT-DLD-One-s-Counter.git,2019-05-05 19:48:10+00:00,"Building 7, 15 and 127 bit one's counters using full adders",0,nimamg/UT-DLD-One-s-Counter,185075359,Verilog,UT-DLD-One-s-Counter,301,0,2019-05-05 20:07:21+00:00,[],None
390,https://github.com/nimamg/DLD-Full-Adder.git,2019-05-05 18:06:28+00:00,"Built a Full Adder (One counter) using switch-level coding, gate-level coding, and assign commands",0,nimamg/DLD-Full-Adder,185065550,Verilog,DLD-Full-Adder,114,0,2019-05-05 18:15:14+00:00,[],None
391,https://github.com/vt-ece4514-s19/lecture24-problems.git,2019-05-02 19:13:10+00:00,,0,vt-ece4514-s19/lecture24-problems,184637678,Verilog,lecture24-problems,82,0,2019-05-02 19:14:35+00:00,[],None
392,https://github.com/joejoe2/fpAdder.git,2019-05-03 05:04:53+00:00,,0,joejoe2/fpAdder,184701408,Verilog,fpAdder,296,0,2019-05-03 05:09:54+00:00,[],None
393,https://github.com/shadix888/ee371.git,2019-05-03 01:58:32+00:00,"ee371 labs 4,5,6",0,shadix888/ee371,184685399,Verilog,ee371,15574,0,2023-04-25 18:11:13+00:00,[],None
394,https://github.com/mouisaac/Tales-of-Raiden.git,2019-04-03 03:41:36+00:00,CSCB58 (Computer Organization) Final Project -  Dodging Game (Winter 2019),0,mouisaac/Tales-of-Raiden,179205289,Verilog,Tales-of-Raiden,218,0,2019-05-13 14:26:56+00:00,[],https://api.github.com/licenses/mit
395,https://github.com/DiorWine/iverilog.git,2019-04-03 09:27:18+00:00,,0,DiorWine/iverilog,179256320,Verilog,iverilog,1,0,2019-04-03 16:01:20+00:00,[],None
396,https://github.com/Nuthouse01/InvadersFromSpace.git,2019-04-04 18:12:20+00:00,ECE540 Final Project public copy,0,Nuthouse01/InvadersFromSpace,179551417,Verilog,InvadersFromSpace,15159,0,2019-06-22 19:20:47+00:00,[],None
397,https://github.com/Amagicman/Fork_Verilog_modules.git,2019-04-05 02:22:31+00:00,Design from Others,0,Amagicman/Fork_Verilog_modules,179607403,Verilog,Fork_Verilog_modules,11,0,2019-04-05 02:41:30+00:00,[],None
398,https://github.com/qntt/snake-fpga.git,2019-04-06 11:17:14+00:00,,0,qntt/snake-fpga,179823794,Verilog,snake-fpga,955,0,2019-04-09 21:17:43+00:00,[],None
399,https://github.com/8hantanu/32bmp.git,2019-04-12 13:29:50+00:00,A 32-bit MIPS based 5-stage pipeline microprocessor,0,8hantanu/32bmp,181013988,Verilog,32bmp,5,0,2021-06-14 15:00:01+00:00,[],https://api.github.com/licenses/mit
400,https://github.com/vzy2d/Batchfiles-for-iverilog.git,2019-04-18 07:34:18+00:00,Batchfile4iverilog,0,vzy2d/Batchfiles-for-iverilog,182039225,Verilog,Batchfiles-for-iverilog,15,0,2020-07-17 09:59:44+00:00,"['iverilog', 'gtkwave', 'verilog']",None
401,https://github.com/TopiCsarno/USRT.git,2019-04-17 22:05:41+00:00,USRT periféria APB buszra illesztve,0,TopiCsarno/USRT,181974964,Verilog,USRT,1315,0,2019-05-14 16:02:42+00:00,[],None
402,https://github.com/gavinbains/0x162.git,2019-04-18 01:28:45+00:00,0x162 aka 0b101100010,1,gavinbains/0x162,181994610,Verilog,0x162,16122,0,2019-04-25 03:38:49+00:00,[],None
403,https://github.com/quasiNES/perfect6502.v.git,2019-04-19 02:36:49+00:00,,0,quasiNES/perfect6502.v,182189274,Verilog,perfect6502.v,67,0,2021-03-18 14:49:21+00:00,[],None
404,https://github.com/microchips-n-dip/cpus.git,2019-04-21 07:00:42+00:00,Some little CPUs I make sometimes for fun,0,microchips-n-dip/cpus,182500916,Verilog,cpus,103,0,2019-12-06 14:21:19+00:00,[],None
405,https://github.com/mzyuandan/sig_acq.git,2019-05-05 10:53:05+00:00,"Analog, digital and pulse signal acquisition using FPGA",0,mzyuandan/sig_acq,185018776,Verilog,sig_acq,76,0,2019-05-29 06:23:27+00:00,[],None
406,https://github.com/j-k01/PWM.git,2019-04-29 20:29:19+00:00,,0,j-k01/PWM,184139650,Verilog,PWM,2,0,2019-04-29 20:33:13+00:00,[],None
407,https://github.com/JackGoldsworth/Digital-Calculator.git,2019-05-01 03:18:11+00:00,Digital calculator made with Verilog and Block Diagrams.,0,JackGoldsworth/Digital-Calculator,184363316,Verilog,Digital-Calculator,17419,0,2019-08-09 13:12:10+00:00,"['digital-logic', 'altera', 'fpga', 'calculator']",None
408,https://github.com/elutow/ee371_labs.git,2019-04-30 20:30:49+00:00,ECE/CSE 371 Labs,0,elutow/ee371_labs,184327515,Verilog,ee371_labs,11831,0,2020-01-15 04:46:11+00:00,[],None
409,https://github.com/ChandrikaPattnaik/A-5-bit-Internal-XOR-LFSR-with-feedback-polynomial-x-5-x-2-1.git,2019-05-06 19:27:48+00:00,,0,ChandrikaPattnaik/A-5-bit-Internal-XOR-LFSR-with-feedback-polynomial-x-5-x-2-1,185258751,Verilog,A-5-bit-Internal-XOR-LFSR-with-feedback-polynomial-x-5-x-2-1,46,0,2019-05-07 00:28:38+00:00,[],None
410,https://github.com/AR-Ghodrati/Verilog-UsefulModules.git,2019-04-25 10:27:21+00:00,Verilog Cpu & Memory Modules,0,AR-Ghodrati/Verilog-UsefulModules,183411857,Verilog,Verilog-UsefulModules,2,0,2023-01-28 12:31:24+00:00,[],None
411,https://github.com/chiang5201/homework10_DD2.git,2019-04-25 19:15:17+00:00,,0,chiang5201/homework10_DD2,183495636,Verilog,homework10_DD2,76,0,2019-05-06 01:29:31+00:00,[],None
412,https://github.com/vt-ece4514-s19/divider.git,2019-04-25 19:54:19+00:00,,0,vt-ece4514-s19/divider,183500886,Verilog,divider,0,0,2019-04-25 19:55:37+00:00,[],None
413,https://github.com/alexpollack0/IEEE-FPProcessor.git,2019-04-25 19:41:01+00:00,IEEE Standard Floating-Point Processor,0,alexpollack0/IEEE-FPProcessor,183499044,Verilog,IEEE-FPProcessor,2724,0,2019-06-06 02:01:27+00:00,[],None
414,https://github.com/risuxx/pipeline-mips-cpu.git,2019-04-26 13:22:30+00:00,,0,risuxx/pipeline-mips-cpu,183632572,Verilog,pipeline-mips-cpu,19,0,2019-05-15 14:26:00+00:00,[],None
415,https://github.com/dav-land/DigiLogiProji2.git,2019-04-24 19:08:59+00:00,,1,dav-land/DigiLogiProji2,183291056,Verilog,DigiLogiProji2,2,0,2019-04-24 19:24:11+00:00,[],None
416,https://github.com/featherfeet/SDRAM.git,2019-05-04 01:32:11+00:00,Verilog access to the Altera DE1 Cyclone II FPGA development board's SDRAM chip.,0,featherfeet/SDRAM,184839698,Verilog,SDRAM,6586,0,2019-06-02 05:47:29+00:00,[],None
417,https://github.com/CanKorkut/Altera-DE2-SRAM-Verilog.git,2019-05-04 14:05:13+00:00,,0,CanKorkut/Altera-DE2-SRAM-Verilog,184902529,Verilog,Altera-DE2-SRAM-Verilog,10,0,2019-05-04 14:05:41+00:00,[],https://api.github.com/licenses/apache-2.0
418,https://github.com/WuChenHung/Side-project.git,2019-04-29 14:57:56+00:00,,0,WuChenHung/Side-project,184091596,Verilog,Side-project,4697,0,2019-04-29 17:09:59+00:00,[],None
419,https://github.com/andy-west/fpga-synth.git,2019-04-04 06:54:24+00:00,Digital synthesizer implemented in Verilog for the DE0-Nano,0,andy-west/fpga-synth,179439333,Verilog,fpga-synth,5638,0,2019-12-31 07:14:49+00:00,[],https://api.github.com/licenses/mit
420,https://github.com/carlsbug/verilog.git,2019-04-02 02:49:05+00:00,,0,carlsbug/verilog,178986293,Verilog,verilog,13994,0,2023-09-18 15:37:54+00:00,[],None
421,https://github.com/k4cg/RealTimeLight.git,2019-04-08 19:18:22+00:00,,0,k4cg/RealTimeLight,180217218,Verilog,RealTimeLight,23,0,2019-12-08 22:08:14+00:00,[],https://api.github.com/licenses/gpl-3.0
422,https://github.com/VenkateswaraRajuDatla/Display-Adaptor.git,2019-04-26 22:52:24+00:00,,0,VenkateswaraRajuDatla/Display-Adaptor,183703048,Verilog,Display-Adaptor,940,0,2019-04-26 23:02:00+00:00,[],None
423,https://github.com/nganinho/Basys3_7segments.git,2019-04-30 03:04:14+00:00,,0,nganinho/Basys3_7segments,184181982,Verilog,Basys3_7segments,3,0,2019-04-30 07:18:41+00:00,[],None
424,https://github.com/ChandrikaPattnaik/Sequence-Detector.git,2019-05-06 23:31:04+00:00,We create a Digital Circuit that detects a sequence of 01101,0,ChandrikaPattnaik/Sequence-Detector,185286207,Verilog,Sequence-Detector,3282,0,2019-05-06 23:39:04+00:00,[],None
425,https://github.com/ramafeichu/TP2.git,2019-04-27 23:49:24+00:00,TP2 de electrónica 5,0,ramafeichu/TP2,183832080,Verilog,TP2,41280,0,2019-06-24 00:28:05+00:00,[],None
426,https://github.com/VenkateswaraRajuDatla/32-Bit-CPU.git,2019-04-26 23:14:33+00:00,,0,VenkateswaraRajuDatla/32-Bit-CPU,183704757,Verilog,32-Bit-CPU,11,0,2019-04-26 23:15:46+00:00,[],None
427,https://github.com/shayan-taheri/High_Performance_Microporcessor.git,2019-04-26 16:50:06+00:00,,0,shayan-taheri/High_Performance_Microporcessor,183664166,Verilog,High_Performance_Microporcessor,23210,0,2019-04-26 22:05:57+00:00,[],None
428,https://github.com/rokcy123/hello-world.git,2019-04-27 16:20:12+00:00,learn to use GitHub,0,rokcy123/hello-world,183795705,Verilog,hello-world,3,0,2022-09-15 08:04:07+00:00,[],None
429,https://github.com/furkan/fakequidditch.git,2019-05-01 14:09:58+00:00,,0,furkan/fakequidditch,184425934,Verilog,fakequidditch,371776,0,2020-06-13 06:48:24+00:00,[],None
430,https://github.com/DariaKrivoruchko/systolic-array.git,2019-05-02 11:28:32+00:00,,0,DariaKrivoruchko/systolic-array,184569254,Verilog,systolic-array,9,0,2019-05-03 10:02:24+00:00,[],None
431,https://github.com/juw013/Lab2.git,2019-05-02 20:59:48+00:00,,0,juw013/Lab2,184650875,Verilog,Lab2,211,0,2019-05-02 21:09:22+00:00,[],None
432,https://github.com/juw013/LAB2_TURN.git,2019-05-02 22:14:46+00:00,,0,juw013/LAB2_TURN,184659218,Verilog,LAB2_TURN,2289,0,2019-05-02 22:43:43+00:00,[],None
433,https://github.com/LHN0428/QII.git,2019-05-06 09:21:21+00:00,在QII的一些练习代码,0,LHN0428/QII,185164466,Verilog,QII,227,0,2020-03-20 11:27:51+00:00,[],None
434,https://github.com/AntonKudriavcev/Quartus.git,2019-04-23 06:54:54+00:00,Test projects for FPGA ,0,AntonKudriavcev/Quartus,182953052,Verilog,Quartus,12117,0,2019-04-23 06:58:59+00:00,[],None
435,https://github.com/pcornier/uart.git,2019-05-04 13:41:38+00:00,UART in Verilog,0,pcornier/uart,184899891,Verilog,uart,5,0,2019-05-14 05:53:40+00:00,[],None
436,https://github.com/razamu15/b58-proj.git,2019-04-04 23:17:26+00:00,b58 final project,0,razamu15/b58-proj,179590803,Verilog,b58-proj,5733,0,2019-04-04 23:18:55+00:00,[],None
437,https://github.com/jessieliu777/CSCC58-Block-Tap.git,2019-04-05 14:37:43+00:00,Final project for CSCB58,0,jessieliu777/CSCC58-Block-Tap,179698986,Verilog,CSCC58-Block-Tap,4168,0,2020-10-13 18:58:21+00:00,[],None
438,https://github.com/ArchitRawat007/Verilog-based-image-processing.git,2019-04-05 08:45:52+00:00,,0,ArchitRawat007/Verilog-based-image-processing,179648245,Verilog,Verilog-based-image-processing,2647,0,2019-04-05 08:47:23+00:00,[],None
439,https://github.com/nemethjandras/amba_usrt.git,2019-04-14 19:29:21+00:00,AMBA-USRT interface in verilog ,0,nemethjandras/amba_usrt,181358732,Verilog,amba_usrt,126,0,2020-02-29 22:06:30+00:00,[],None
440,https://github.com/AngelSol/VendingMachineVerilog.git,2019-04-12 22:04:06+00:00,"A vending machine FSM done in logic gates, behavioral and structural verilog",0,AngelSol/VendingMachineVerilog,181089386,Verilog,VendingMachineVerilog,362,0,2019-04-12 22:08:48+00:00,[],None
441,https://github.com/ManarABDELRAHMAN/Pipelined-MIPS-processor.git,2019-04-14 19:01:21+00:00,,0,ManarABDELRAHMAN/Pipelined-MIPS-processor,181355618,Verilog,Pipelined-MIPS-processor,162,0,2019-04-14 19:12:28+00:00,[],None
442,https://github.com/juw013/Lab1.git,2019-04-15 15:17:22+00:00,,0,juw013/Lab1,181513470,Verilog,Lab1,1,0,2019-04-15 15:20:38+00:00,[],None
443,https://github.com/vt-ece4514-s19/platformdemo.git,2019-04-16 18:33:37+00:00,,0,vt-ece4514-s19/platformdemo,181745798,Verilog,platformdemo,206,0,2019-04-16 18:35:45+00:00,[],None
444,https://github.com/YourWSZ/FPGA_Report.git,2019-04-10 15:34:11+00:00,EDA结课设计,0,YourWSZ/FPGA_Report,180611770,Verilog,FPGA_Report,1143,0,2019-04-13 13:57:19+00:00,[],None
445,https://github.com/YunxuanZhang/cscb58-Project.git,2019-04-05 20:06:31+00:00,This is the final project in our course made by my parterner and me.,0,YunxuanZhang/cscb58-Project,179747378,Verilog,cscb58-Project,4,0,2019-04-05 20:09:37+00:00,[],None
446,https://github.com/feiyuren233/G2_GGGGGPU.git,2019-04-08 20:20:23+00:00,,0,feiyuren233/G2_GGGGGPU,180226535,Verilog,G2_GGGGGPU,12693,0,2020-11-30 10:45:07+00:00,[],None
447,https://github.com/ssigurdsson/ARM32-in-Verilog.git,2019-04-07 20:53:25+00:00,5-stage pipelined ARM32 processor in Verilog,0,ssigurdsson/ARM32-in-Verilog,180022606,Verilog,ARM32-in-Verilog,469,0,2022-01-05 12:14:46+00:00,[],https://api.github.com/licenses/apache-2.0
448,https://github.com/SJohnston95/ECE171-projects.git,2019-04-07 21:50:55+00:00,"These are my projects for ECE171, they demonstrate competance in verilog",0,SJohnston95/ECE171-projects,180028121,Verilog,ECE171-projects,3566,0,2019-04-07 21:52:36+00:00,[],None
449,https://github.com/jcallow/DigitalClock.git,2019-04-06 14:03:34+00:00,Some fpga assignment I found,0,jcallow/DigitalClock,179840592,Verilog,DigitalClock,18044,0,2019-04-06 14:11:27+00:00,[],None
450,https://github.com/tracyliu1220/2019-CO.git,2019-04-04 04:46:32+00:00,NCTU 2019 Spring Computer Organization,0,tracyliu1220/2019-CO,179423283,Verilog,2019-CO,2325,0,2019-09-26 14:13:41+00:00,[],None
451,https://github.com/qntt/vga-example.git,2019-04-04 01:41:42+00:00,,0,qntt/vga-example,179400295,Verilog,vga-example,594377,0,2019-04-04 01:43:52+00:00,[],None
452,https://github.com/superdada2/Tuck423.git,2019-04-02 03:35:39+00:00,,0,superdada2/Tuck423,178992869,Verilog,Tuck423,253009,0,2019-04-02 03:41:37+00:00,[],None
453,https://github.com/eugene87222/NCTU-Computer-Organization.git,2019-04-24 03:23:52+00:00,2018 spring,0,eugene87222/NCTU-Computer-Organization,183139922,Verilog,NCTU-Computer-Organization,11,0,2021-06-16 11:16:54+00:00,"['nctu', 'computer-organization', 'homework', 'undergraduate-course']",None
454,https://github.com/peter-madigan/cryosram.git,2019-04-22 17:33:34+00:00,This repo contains code used for testing the cryoSRAM chiplet,0,peter-madigan/cryosram,182836150,Verilog,cryosram,25,0,2022-10-09 22:47:05+00:00,[],None
455,https://github.com/yangyanj/Ethernet-project.git,2019-04-22 06:58:48+00:00,,0,yangyanj/Ethernet-project,182640161,Verilog,Ethernet-project,298,0,2019-04-22 07:48:50+00:00,[],None
456,https://github.com/FZH1996/MRXTX_HDL.git,2019-04-10 14:56:00+00:00,HDL and Vivado project files for mrxtx project,0,FZH1996/MRXTX_HDL,180604714,Verilog,MRXTX_HDL,204,0,2024-01-25 03:55:47+00:00,[],
457,https://github.com/ShirleyWangCVR/CSC258-Rhythm-Game.git,2019-04-04 02:26:31+00:00,My CSC258 final project.,0,ShirleyWangCVR/CSC258-Rhythm-Game,179406354,Verilog,CSC258-Rhythm-Game,8370,0,2024-02-22 06:49:18+00:00,[],None
458,https://github.com/stationarysalesman/debounce.git,2019-04-03 03:40:49+00:00,,0,stationarysalesman/debounce,179205188,Verilog,debounce,18899,0,2019-04-20 20:10:39+00:00,[],None
459,https://github.com/ECE532-2019/G3_Frame_Processing_Gun_Automobile.git,2019-04-08 14:52:42+00:00,"The design tree for group 3's project for ECE532, 2019.",0,ECE532-2019/G3_Frame_Processing_Gun_Automobile,180171737,Verilog,G3_Frame_Processing_Gun_Automobile,36794,0,2019-04-08 21:55:56+00:00,[],None
460,https://github.com/qulu622/Ticket.git,2019-04-06 15:00:33+00:00,,0,qulu622/Ticket,179847270,Verilog,Ticket,99,0,2019-04-06 15:04:09+00:00,[],None
461,https://github.com/shayramos/Lab4.git,2019-04-08 20:39:44+00:00,,0,shayramos/Lab4,180229257,Verilog,Lab4,158509,0,2019-05-25 17:36:36+00:00,[],None
462,https://github.com/jzuckerman/es100code.git,2019-04-04 17:37:55+00:00,,0,jzuckerman/es100code,179546207,Verilog,es100code,15,0,2019-04-04 20:08:57+00:00,[],None
463,https://github.com/arinamomajjed/pianokeyboard.git,2019-04-06 00:57:04+00:00,,0,arinamomajjed/pianokeyboard,179773765,Verilog,pianokeyboard,2,0,2019-04-06 00:59:18+00:00,[],None
464,https://github.com/binarydoor/Hand_Dance_Revolution.git,2019-04-06 06:40:46+00:00,,0,binarydoor/Hand_Dance_Revolution,179798218,Verilog,Hand_Dance_Revolution,4434,0,2019-04-06 06:53:00+00:00,[],None
465,https://github.com/LihanZhuH/Splatoon.git,2019-04-16 00:18:27+00:00,EE 354 Final Project,0,LihanZhuH/Splatoon,181584213,Verilog,Splatoon,11406,0,2020-05-13 16:48:17+00:00,['verilog'],None
466,https://github.com/galyasteffano/random_projects.git,2019-04-16 00:06:34+00:00,"CLA,RCA",0,galyasteffano/random_projects,181583100,Verilog,random_projects,179,0,2019-04-16 00:07:11+00:00,[],None
467,https://github.com/mdxg/uart16550_axil.git,2019-04-18 19:17:08+00:00,,1,mdxg/uart16550_axil,182144385,Verilog,uart16550_axil,11,0,2019-04-23 14:38:24+00:00,[],None
468,https://github.com/aldhubaiban/CSD_FINAl.git,2019-04-19 20:22:01+00:00,,0,aldhubaiban/CSD_FINAl,182321164,Verilog,CSD_FINAl,435,0,2019-04-19 22:25:42+00:00,[],None
469,https://github.com/alysondantas/sd_pbl_um.git,2019-04-04 01:22:46+00:00,,0,alysondantas/sd_pbl_um,179397902,Verilog,sd_pbl_um,36379,0,2019-06-17 01:52:20+00:00,[],None
470,https://github.com/cumtyyx/check_1111.git,2019-04-04 09:34:47+00:00,序列检查器,0,cumtyyx/check_1111,179467196,Verilog,check_1111,1,0,2019-04-04 09:35:35+00:00,[],None
471,https://github.com/ZetongJia/CIS501_lab5.git,2019-04-12 01:05:36+00:00,,0,ZetongJia/CIS501_lab5,180903452,Verilog,CIS501_lab5,115,0,2019-04-28 01:54:14+00:00,[],None
472,https://github.com/DimitriosPt/4bit_Adder-Subtractor_Verilog.git,2019-04-11 21:35:11+00:00,All the modules necessary for a 4bit adder/subtractor in verilog,0,DimitriosPt/4bit_Adder-Subtractor_Verilog,180881458,Verilog,4bit_Adder-Subtractor_Verilog,26,0,2019-04-11 21:47:20+00:00,[],None
473,https://github.com/paoconnell/hdlcommon.git,2019-04-12 18:48:44+00:00,,0,paoconnell/hdlcommon,181066205,Verilog,hdlcommon,4,0,2019-04-23 16:40:52+00:00,[],None
474,https://github.com/itsameWolf/Pong.git,2019-04-11 15:32:23+00:00,FPGA based pong,1,itsameWolf/Pong,180821890,Verilog,Pong,37567,0,2019-05-07 14:47:55+00:00,[],None
475,https://github.com/CanKorkut/SPI-protocol-with-verilog.git,2019-05-04 14:00:16+00:00,,0,CanKorkut/SPI-protocol-with-verilog,184902013,Verilog,SPI-protocol-with-verilog,7,0,2020-11-27 09:29:46+00:00,[],https://api.github.com/licenses/apache-2.0
476,https://github.com/anmolsahoo25/rise-s19-dlhw.git,2019-04-25 08:59:54+00:00,Central project repo for DL Hardware 2019 at RISE,1,anmolsahoo25/rise-s19-dlhw,183396412,Verilog,rise-s19-dlhw,224,0,2020-03-31 11:47:36+00:00,[],None
477,https://github.com/shayan-taheri/Cross_Layer_Biometric.git,2019-04-26 21:04:03+00:00,,0,shayan-taheri/Cross_Layer_Biometric,183693907,Verilog,Cross_Layer_Biometric,13221,0,2019-04-26 21:23:08+00:00,[],None
478,https://github.com/WeikangQiao/research_helpers.git,2019-04-27 20:41:57+00:00,,0,WeikangQiao/research_helpers,183819845,Verilog,research_helpers,22390,0,2021-05-03 11:22:59+00:00,[],None
479,https://github.com/eferri/mips_cpu.git,2019-04-16 06:33:59+00:00,Verilog mips cpu with a 5-stage pipeline,0,eferri/mips_cpu,181629113,Verilog,mips_cpu,4034,0,2019-05-08 20:24:03+00:00,[],None
480,https://github.com/ThreeBridge/axisim.git,2019-04-16 09:36:10+00:00,,0,ThreeBridge/axisim,181659386,Verilog,axisim,4501,0,2019-04-23 09:50:12+00:00,[],None
481,https://github.com/dslavineccsl/general-cores.git,2019-04-17 15:14:08+00:00,general-cores from OHWR,0,dslavineccsl/general-cores,181916901,Verilog,general-cores,10179,0,2019-04-17 15:44:03+00:00,[],None
482,https://github.com/WadeHT/computer_originization.git,2019-04-25 17:04:30+00:00,,0,WadeHT/computer_originization,183476930,Verilog,computer_originization,29227,0,2019-04-25 17:09:03+00:00,[],None
483,https://github.com/sahil7pathak/8-bit-processor.git,2019-04-30 20:10:41+00:00,8 bit non-pipelined processor using Verilog,0,sahil7pathak/8-bit-processor,184325023,Verilog,8-bit-processor,1572,0,2019-04-30 21:41:47+00:00,[],None
484,https://github.com/mahmoud-gawad/Vending-Machine.git,2019-04-21 09:17:10+00:00,A template repository for running flows on the OpenROAD platform cloud,0,mahmoud-gawad/Vending-Machine,182513299,Verilog,Vending-Machine,9,0,2019-08-25 01:04:57+00:00,[],None
485,https://github.com/Prsmiami/Verilog.git,2019-04-28 02:48:15+00:00,,0,Prsmiami/Verilog,183846504,Verilog,Verilog,6,0,2019-04-28 02:50:34+00:00,[],None
486,https://github.com/xheng920101/ET_FPGA.git,2019-04-18 13:56:22+00:00,FPGA program for ET,0,xheng920101/ET_FPGA,182097404,Verilog,ET_FPGA,95131,0,2019-04-26 12:32:42+00:00,[],None
487,https://github.com/avanish269/Crypto.git,2019-04-18 04:07:01+00:00,,0,avanish269/Crypto,182014124,Verilog,Crypto,0,0,2021-02-17 18:45:41+00:00,[],None
488,https://github.com/pistichao/Memory-Transfer-Module.git,2019-05-05 03:56:26+00:00,A memory transfer module implemented by verilog with test bench,0,pistichao/Memory-Transfer-Module,184976947,Verilog,Memory-Transfer-Module,3327,0,2019-05-05 03:57:29+00:00,[],None
489,https://github.com/MNourbakhsh75/vlsi_ca3.git,2019-04-21 11:53:28+00:00,VLSI Course Assignment - Spring 2019 - University of Tehran,0,MNourbakhsh75/vlsi_ca3,182526774,Verilog,vlsi_ca3,2125,0,2023-12-02 21:02:28+00:00,[],None
490,https://github.com/PetricaP/MIPS.git,2019-04-29 08:29:47+00:00,Simple MIPS implementation for university.,0,PetricaP/MIPS,184031344,Verilog,MIPS,33,0,2023-12-16 10:17:37+00:00,[],None
491,https://github.com/obowen/fpga-wavetrace.git,2019-04-16 17:46:14+00:00,,1,obowen/fpga-wavetrace,181738725,Verilog,fpga-wavetrace,282,0,2024-02-15 04:44:48+00:00,[],https://api.github.com/licenses/apache-2.0
492,https://github.com/jmk1806/First-term-project.git,2019-04-11 02:55:24+00:00,,0,jmk1806/First-term-project,180702826,Verilog,First-term-project,72,0,2019-04-11 02:59:24+00:00,[],None
493,https://github.com/OmarMGhanem/uart.git,2019-04-10 18:36:47+00:00,Full-Featured UART using Verilog.,0,OmarMGhanem/uart,180642139,Verilog,uart,97,0,2019-12-09 08:43:18+00:00,[],None
494,https://github.com/zli653/Microprocessor-mem.git,2019-04-12 18:27:24+00:00,,0,zli653/Microprocessor-mem,181063186,Verilog,Microprocessor-mem,97273,0,2019-09-17 21:19:53+00:00,[],None
495,https://github.com/yoanyomba123/ASICII-Course.git,2019-04-12 17:00:22+00:00,Taskin Sucks,1,yoanyomba123/ASICII-Course,181049744,Verilog,ASICII-Course,215469,0,2019-06-01 21:48:40+00:00,[],None
496,https://github.com/FukuyamaTokuya/hello-world-test.git,2019-04-08 01:51:42+00:00,,0,FukuyamaTokuya/hello-world-test,180049614,Verilog,hello-world-test,0,0,2019-04-08 03:02:49+00:00,[],None
497,https://github.com/fionaguoguolu/fpga_src.git,2019-04-08 01:08:23+00:00,,0,fionaguoguolu/fpga_src,180044827,Verilog,fpga_src,2942,0,2019-04-08 01:25:41+00:00,[],None
498,https://github.com/33William33/KeepBouncing.git,2019-04-06 01:53:30+00:00,B58 project,0,33William33/KeepBouncing,179777568,Verilog,KeepBouncing,17,0,2019-04-06 02:35:43+00:00,[],None
499,https://github.com/weikleda/berkeleyLab4.git,2019-04-09 18:24:34+00:00,,1,weikleda/berkeleyLab4,180425980,Verilog,berkeleyLab4,71,0,2019-04-09 18:26:30+00:00,[],None
500,https://github.com/nakamotoo/3S_Hardware_Design.git,2019-04-19 15:22:33+00:00,Homework of Verilog HDL,0,nakamotoo/3S_Hardware_Design,182284909,Verilog,3S_Hardware_Design,14,0,2021-12-01 08:47:31+00:00,['verilog-hdl'],None
501,https://github.com/bit-logic-computer-design-2019/street-light.git,2019-04-22 05:40:35+00:00,exercise 2,0,bit-logic-computer-design-2019/street-light,182629867,Verilog,street-light,59,0,2019-06-03 11:51:55+00:00,[],None
502,https://github.com/zhangpeijie/cpu_test.git,2019-04-16 12:47:36+00:00,,0,zhangpeijie/cpu_test,181687991,Verilog,cpu_test,4530,0,2019-04-17 00:48:22+00:00,[],None
503,https://github.com/pganchozo/pganchoz_ec311.git,2019-04-15 00:20:27+00:00,Introduction to Logic Design at Boston University Spring 2019 ,0,pganchozo/pganchoz_ec311,181385004,Verilog,pganchoz_ec311,27,0,2019-04-21 18:33:28+00:00,[],None
504,https://github.com/russellave/350FinalProject.git,2019-04-14 01:37:29+00:00,,0,russellave/350FinalProject,181247130,Verilog,350FinalProject,4295,0,2019-05-14 04:01:28+00:00,[],None
505,https://github.com/bin601/spiuart.git,2019-04-04 02:36:47+00:00,spidebug,0,bin601/spiuart,179407737,Verilog,spiuart,1160,0,2019-04-04 06:53:39+00:00,[],None
506,https://github.com/vincentt117/BrickEscape-CSCB58.git,2019-04-03 18:11:04+00:00,Verilog term project using the Altera DEII board for course CSCB58: Computer Organization @ the University of Toronto at Scarborough,0,vincentt117/BrickEscape-CSCB58,179344754,Verilog,BrickEscape-CSCB58,35,0,2019-04-03 18:41:26+00:00,[],None
507,https://github.com/xCAMELZx/CSE401.git,2019-04-03 18:08:14+00:00,Computer Arch - Dr. Gomez,0,xCAMELZx/CSE401,179344304,Verilog,CSE401,96889,0,2019-06-19 00:34:08+00:00,[],None
508,https://github.com/yuma-isobe/hello-world-test.git,2019-04-23 05:50:37+00:00,,0,yuma-isobe/hello-world-test,182942603,Verilog,hello-world-test,0,0,2019-04-23 06:41:01+00:00,[],None
509,https://github.com/gulyasr01/trapez3.git,2019-04-25 08:11:36+00:00,trapez3 system,0,gulyasr01/trapez3,183387774,Verilog,trapez3,1,0,2019-04-25 08:30:54+00:00,[],None
510,https://github.com/Deen17/CSD.git,2019-04-30 03:55:39+00:00,,0,Deen17/CSD,184188430,Verilog,CSD,7244,0,2019-05-01 03:33:29+00:00,[],None
511,https://github.com/groszewa/vlsi_testing.git,2019-05-04 03:43:33+00:00,spring 2017,0,groszewa/vlsi_testing,184848825,Verilog,vlsi_testing,7828,0,2019-05-04 03:58:53+00:00,[],None
512,https://github.com/Vishwajith0619/FPGA.git,2019-04-26 10:56:01+00:00,,0,Vishwajith0619/FPGA,183612694,Verilog,FPGA,2857,0,2019-04-30 07:56:03+00:00,[],None
513,https://github.com/ShreyaKilledar/Verilog-small-projects.git,2019-05-06 16:25:38+00:00,Small individual projects in Verilog,0,ShreyaKilledar/Verilog-small-projects,185232913,Verilog,Verilog-small-projects,1,0,2019-05-06 16:29:01+00:00,[],None
514,https://github.com/FPGA1988/My_FPGA.git,2019-05-06 11:31:48+00:00,My FPGA resource,0,FPGA1988/My_FPGA,185183844,Verilog,My_FPGA,3,0,2019-05-29 10:55:47+00:00,[],None
515,https://github.com/blueGorae/Lab6.git,2019-05-01 13:32:58+00:00,Computer Architecture Lab6,0,blueGorae/Lab6,184420768,Verilog,Lab6,1359,0,2019-05-01 13:41:45+00:00,[],None
516,https://github.com/li1117heex/CODlabs.git,2019-04-12 15:40:07+00:00,,0,li1117heex/CODlabs,181037274,Verilog,CODlabs,33704,0,2019-05-24 01:52:48+00:00,[],None
517,https://github.com/Developingliupo/FPGAvideolaser.git,2019-05-05 01:05:44+00:00,A project video laser player,0,Developingliupo/FPGAvideolaser,184960086,Verilog,FPGAvideolaser,811,0,2019-05-05 01:18:59+00:00,[],None
518,https://github.com/raarts1995/airhockey.git,2019-04-29 07:41:38+00:00,,0,raarts1995/airhockey,184023634,Verilog,airhockey,18186,0,2019-06-23 13:16:15+00:00,[],None
519,https://github.com/razvh/oc.git,2019-05-02 21:25:52+00:00,,0,razvh/oc,184653631,Verilog,oc,9,0,2020-04-04 13:20:03+00:00,[],None
520,https://github.com/Joe-perfect/learngit.git,2019-05-06 05:03:13+00:00,,0,Joe-perfect/learngit,185126605,Verilog,learngit,25,0,2019-05-06 05:06:36+00:00,[],None
521,https://github.com/chses9440611/computer-organization.git,2019-04-28 07:07:45+00:00,ComputerOrganziation2019,0,chses9440611/computer-organization,183870221,Verilog,computer-organization,1790,0,2024-03-06 18:39:57+00:00,[],None
522,https://github.com/ozan-san/icplusplus-testbench.git,2019-04-09 17:26:32+00:00,A testbench created for HW3-2019 for CENG232 - Logic Design class.,0,ozan-san/icplusplus-testbench,180417011,Verilog,icplusplus-testbench,12,0,2019-04-15 07:34:05+00:00,[],None
523,https://github.com/jasson31/COSE221_Digital_Design.git,2019-04-11 07:15:57+00:00,,0,jasson31/COSE221_Digital_Design,180736331,Verilog,COSE221_Digital_Design,46751,0,2019-04-29 07:38:04+00:00,[],None
524,https://github.com/happytianhao/pipeline_zth.git,2019-04-12 08:45:10+00:00,计组实验，流水线代码，太久远了，我已经忘记能不能运行了，仅供参考,0,happytianhao/pipeline_zth,180967935,Verilog,pipeline_zth,143,0,2020-04-27 01:47:03+00:00,[],None
525,https://github.com/oksana-ruderman/CSC-137.git,2019-04-05 04:08:42+00:00,,0,oksana-ruderman/CSC-137,179617228,Verilog,CSC-137,32,0,2019-04-05 04:33:36+00:00,[],None
526,https://github.com/JTWilford/FPGApong.git,2019-04-08 17:29:07+00:00,Pong running off of a Nexsys 3 FPGA training board. Uses VGA for display and Potentiometers for input,0,JTWilford/FPGApong,180199545,Verilog,FPGApong,2278,0,2019-04-25 19:26:18+00:00,[],https://api.github.com/licenses/mit
527,https://github.com/piotrekk94/sbc030-vga-ctrl-chisel-prj.git,2019-04-02 21:30:59+00:00,,0,piotrekk94/sbc030-vga-ctrl-chisel-prj,179161813,Verilog,sbc030-vga-ctrl-chisel-prj,3,0,2019-04-02 21:31:22+00:00,[],None
528,https://github.com/rohan-o-tammara/comparch-assignments.git,2019-04-03 10:32:15+00:00,CS F342 Computer Architecture Assignments,1,rohan-o-tammara/comparch-assignments,179267463,Verilog,comparch-assignments,1109,0,2019-10-25 12:05:57+00:00,[],None
529,https://github.com/AltairQ/Cobra1.sv.git,2019-04-02 19:22:02+00:00,Cobra 1 model in SystemVerilog,0,AltairQ/Cobra1.sv,179143985,Verilog,Cobra1.sv,13355,0,2020-02-06 00:58:18+00:00,[],None
530,https://github.com/xlsarath/LFSR-based-test-pattern-generator.git,2019-04-04 07:22:46+00:00,,0,xlsarath/LFSR-based-test-pattern-generator,179444000,Verilog,LFSR-based-test-pattern-generator,102,0,2019-04-04 07:24:15+00:00,[],None
531,https://github.com/brunohaf/dev.Docs.git,2019-05-02 22:49:26+00:00,Dev tools and documentation,0,brunohaf/dev.Docs,184664177,Verilog,dev.Docs,2,0,2019-05-05 21:47:34+00:00,[],None
532,https://github.com/pradyuishere/xorshift-.git,2019-04-24 07:20:43+00:00,,0,pradyuishere/xorshift-,183171636,Verilog,xorshift-,0,0,2019-04-24 07:48:41+00:00,[],None
533,https://github.com/ebertn/USB-AHB-Module.git,2019-04-23 23:22:06+00:00,,0,ebertn/USB-AHB-Module,183109834,Verilog,USB-AHB-Module,5954,0,2019-04-24 16:21:59+00:00,[],None
534,https://github.com/gabrielms98/Preditor2bit.git,2019-04-23 00:34:54+00:00,,0,gabrielms98/Preditor2bit,182889635,Verilog,Preditor2bit,162,0,2019-05-05 22:45:41+00:00,[],https://api.github.com/licenses/gpl-3.0
535,https://github.com/bill-kim/trng.git,2019-04-23 20:14:21+00:00,,0,bill-kim/trng,183089033,Verilog,trng,24,0,2019-05-13 22:23:13+00:00,[],None
536,https://github.com/shxkari/Verilog-Pong.git,2019-04-09 23:19:40+00:00,Final Project for EE354 USC,0,shxkari/Verilog-Pong,180463702,Verilog,Verilog-Pong,454,0,2019-05-26 07:04:03+00:00,[],None
537,https://github.com/tyler-burkett/CPE480-Assignment-4.git,2019-04-09 13:22:01+00:00,,0,tyler-burkett/CPE480-Assignment-4,180371905,Verilog,CPE480-Assignment-4,1700,0,2019-05-01 14:01:11+00:00,[],None
538,https://github.com/yasastharinda9511/SRAM.git,2019-04-11 12:05:43+00:00,,0,yasastharinda9511/SRAM,180783697,Verilog,SRAM,8,0,2020-11-17 07:43:06+00:00,[],None
539,https://github.com/AlexDukeBlue/TAMCompaction.git,2019-04-10 01:34:33+00:00,Last homework for 538,0,AlexDukeBlue/TAMCompaction,180478048,Verilog,TAMCompaction,8093,0,2019-10-22 17:19:35+00:00,[],None
540,https://github.com/tracyliu1220/2018-DD.git,2019-04-02 14:59:57+00:00,NCTU 2018 Spring Digital Design,0,tracyliu1220/2018-DD,179101810,Verilog,2018-DD,7,0,2019-09-26 14:13:50+00:00,[],None
541,https://github.com/nogsp/Altera_stopwatch_and_timer.git,2019-04-03 00:29:51+00:00,"A project of digital systems (SD) which is consisted by a stopwatch and timer for Altera, implemented in verilog.",1,nogsp/Altera_stopwatch_and_timer,179179942,Verilog,Altera_stopwatch_and_timer,9,0,2020-11-04 03:41:14+00:00,[],None
542,https://github.com/enw12/ECE350-Final-Project.git,2019-04-05 00:17:36+00:00,,0,enw12/ECE350-Final-Project,179595933,Verilog,ECE350-Final-Project,131,0,2019-04-21 18:17:34+00:00,[],None
543,https://github.com/jmk1806/COSE221-01-Digital-Design.git,2019-04-18 08:54:14+00:00,this repository is my process for digital design,0,jmk1806/COSE221-01-Digital-Design,182052425,Verilog,COSE221-01-Digital-Design,242,0,2019-04-29 07:19:47+00:00,[],None
544,https://github.com/mikeulicny/FPGA-neural-networks.git,2019-04-18 18:23:09+00:00,,0,mikeulicny/FPGA-neural-networks,182137400,Verilog,FPGA-neural-networks,8,0,2022-07-21 18:58:27+00:00,[],None
545,https://github.com/Merseong/KU-COSE221-01-Amusement-Park.git,2019-04-26 07:02:29+00:00,"Korea University COSE221-01 (2019 Spring, Logic Design) Term Project #2 -Waiting for the ride in an amusement park-",0,Merseong/KU-COSE221-01-Amusement-Park,183575839,Verilog,KU-COSE221-01-Amusement-Park,9682,0,2019-05-22 05:02:21+00:00,[],None
546,https://github.com/GGEEDER/hardware-ecc.git,2019-04-29 02:31:11+00:00,,0,GGEEDER/hardware-ecc,183986556,Verilog,hardware-ecc,0,0,2019-04-29 02:32:16+00:00,[],None
547,https://github.com/snxiong/5-bit-Processor.git,2019-04-27 06:23:07+00:00,,0,snxiong/5-bit-Processor,183736606,Verilog,5-bit-Processor,1,0,2019-04-27 06:23:18+00:00,[],None
548,https://github.com/alphan24/FPGA-STEP-MOTOR-DRIVER.git,2019-04-28 23:28:57+00:00,,0,alphan24/FPGA-STEP-MOTOR-DRIVER,183969527,Verilog,FPGA-STEP-MOTOR-DRIVER,15,0,2019-04-28 23:59:37+00:00,[],https://api.github.com/licenses/gpl-3.0
549,https://github.com/farzinlize/VeningMachine.git,2019-05-03 12:48:34+00:00,Vending Machine with one fixed item,0,farzinlize/VeningMachine,184754336,Verilog,VeningMachine,11,0,2019-05-13 04:57:40+00:00,[],None
550,https://github.com/masondarv/ECEN5863_Final_Project.git,2019-04-30 19:57:32+00:00,,0,masondarv/ECEN5863_Final_Project,184323321,Verilog,ECEN5863_Final_Project,35,0,2019-05-02 04:37:38+00:00,[],None
551,https://github.com/rthomp10/8BitPowerALU.git,2019-04-30 21:14:32+00:00,An 8-bit Power ALU for learning and playground purposes,0,rthomp10/8BitPowerALU,184332405,Verilog,8BitPowerALU,8369,0,2020-08-26 16:30:16+00:00,[],https://api.github.com/licenses/mpl-2.0
552,https://github.com/quinnyyy/Processor.git,2019-05-05 20:28:43+00:00,Single cycle RISC-V ISA processor implementation in Verilog,0,quinnyyy/Processor,185079073,Verilog,Processor,13,0,2019-05-05 20:33:48+00:00,[],None
553,https://github.com/akramya/IDP_EE3025.git,2019-04-21 13:43:17+00:00,This repository has the codes and instructions for our IDP implementation.,0,akramya/IDP_EE3025,182538561,Verilog,IDP_EE3025,108,0,2019-04-27 07:46:15+00:00,[],https://api.github.com/licenses/gpl-3.0
554,https://github.com/tomcon634/CSC258-Computer-Organization.git,2019-04-22 02:14:39+00:00,Repo for work from CSC258 (Winter 2018).,0,tomcon634/CSC258-Computer-Organization,182607260,Verilog,CSC258-Computer-Organization,43,0,2019-04-22 02:33:15+00:00,[],None
555,https://github.com/starburn321/mipsr3000.git,2019-04-17 00:04:14+00:00,,0,starburn321/mipsr3000,181785398,Verilog,mipsr3000,5497,0,2019-04-17 00:09:54+00:00,[],None
556,https://github.com/linweikun/DDR3.git,2019-04-14 13:11:09+00:00,,0,linweikun/DDR3,181310803,Verilog,DDR3,33,0,2019-04-25 03:24:27+00:00,[],https://api.github.com/licenses/mit
557,https://github.com/es717249/MIPS_1C.git,2019-04-15 04:39:26+00:00,MIPS processor single cycle - developemnt,0,es717249/MIPS_1C,181413128,Verilog,MIPS_1C,512,0,2019-04-29 04:14:41+00:00,[],None
558,https://github.com/logancrow/EE460M_Lab6.git,2019-04-18 20:18:12+00:00,,0,logancrow/EE460M_Lab6,182151851,Verilog,EE460M_Lab6,19,0,2019-04-20 23:12:33+00:00,[],None
559,https://github.com/YLtrees2/EEM16.git,2019-04-20 23:52:16+00:00,,0,YLtrees2/EEM16,182465267,Verilog,EEM16,52,0,2019-08-31 03:22:39+00:00,[],None
560,https://github.com/cse140l-sp19/lab2_starter.git,2019-04-09 07:11:28+00:00,,1,cse140l-sp19/lab2_starter,180306968,Verilog,lab2_starter,26,0,2019-04-18 03:34:33+00:00,[],None
561,https://github.com/qulu622/LD.git,2019-04-06 15:47:48+00:00,,0,qulu622/LD,179853201,Verilog,LD,1328,0,2019-04-06 16:00:49+00:00,[],None
562,https://github.com/abehling/fpga-vga.git,2019-04-07 13:40:56+00:00,,0,abehling/fpga-vga,179971669,Verilog,fpga-vga,9,0,2019-04-10 05:22:18+00:00,[],None
563,https://github.com/lk5104/Vivado-Labs.git,2019-04-11 02:07:00+00:00,,0,lk5104/Vivado-Labs,180696218,Verilog,Vivado-Labs,19,0,2019-04-18 18:37:40+00:00,[],None
564,https://github.com/WraBHa/Verilog_Workspace.git,2019-04-07 03:43:44+00:00,,0,WraBHa/Verilog_Workspace,179914875,Verilog,Verilog_Workspace,34,0,2020-10-25 14:57:10+00:00,[],None
565,https://github.com/JavieW/CSCB58-Final-Project.git,2019-04-05 23:41:21+00:00,This the final project for CSCB58 winter 2019 of PRA 04 GROUP 06,0,JavieW/CSCB58-Final-Project,179768489,Verilog,CSCB58-Final-Project,7,0,2019-04-05 23:44:01+00:00,[],None
566,https://github.com/mawenhan/fixedpointmath.git,2019-04-10 05:25:54+00:00,,0,mawenhan/fixedpointmath,180507822,Verilog,fixedpointmath,31460,0,2019-04-10 05:27:28+00:00,[],https://api.github.com/licenses/lgpl-2.1
567,https://github.com/michaelwu756/CSM152A.git,2019-04-03 03:40:20+00:00,Introductory Digital Design Laboratory,0,michaelwu756/CSM152A,179205128,Verilog,CSM152A,3056,0,2019-04-03 03:41:21+00:00,[],None
568,https://github.com/cs-ece-552/assigns-ZuoyiLi.git,2019-04-04 23:42:13+00:00,assigns-ZuoyiLi created by GitHub Classroom,0,cs-ece-552/assigns-ZuoyiLi,179592909,Verilog,assigns-ZuoyiLi,215,0,2019-04-04 23:42:29+00:00,[],None
569,https://github.com/L0wBat7erY/netfpgaModDefenseARP.git,2019-04-04 05:32:54+00:00,Beginner NetFPGA building Security ARP Spoofing,0,L0wBat7erY/netfpgaModDefenseARP,179428128,Verilog,netfpgaModDefenseARP,43,0,2019-04-25 16:28:44+00:00,[],None
570,https://github.com/maxandries/Botassium.git,2019-04-04 15:15:51+00:00,,0,maxandries/Botassium,179523465,Verilog,Botassium,17027,0,2019-04-04 15:24:01+00:00,[],None
571,https://github.com/jaydenchen12/ASIC-2-Project.git,2019-05-06 20:07:42+00:00,,0,jaydenchen12/ASIC-2-Project,185264064,Verilog,ASIC-2-Project,328988,0,2019-06-04 04:25:41+00:00,[],None
572,https://github.com/2xic-archive/Voltage-glitching.git,2019-05-02 20:14:06+00:00,Hardware voltage glitching with a FPGA,0,2xic-archive/Voltage-glitching,184645358,Verilog,Voltage-glitching,5732,0,2023-01-28 02:34:30+00:00,[],None
573,https://github.com/estape11/TimerSoC.git,2019-05-02 08:11:47+00:00,Minimalist TimerSoC for alarm clock,0,estape11/TimerSoC,184544349,Verilog,TimerSoC,1342,0,2019-05-03 21:55:26+00:00,[],None
574,https://github.com/yuma-isobe/tsmc65_19_rtl_TOP.git,2019-04-25 05:48:55+00:00,,0,yuma-isobe/tsmc65_19_rtl_TOP,183364790,Verilog,tsmc65_19_rtl_TOP,1334,0,2019-04-25 06:54:38+00:00,[],None
575,https://github.com/thezhe/Single_Cycle_RISC-V_Processor.git,2019-05-01 04:04:01+00:00,A processor my partner (Nathan Ackermann) and I created in verilog for our computer organization class. It is compatible with most of the RISC-V base ISA.,0,thezhe/Single_Cycle_RISC-V_Processor,184366791,Verilog,Single_Cycle_RISC-V_Processor,26,0,2023-01-28 07:21:57+00:00,"['cpu', 'verilog', 'risc-v', 'computer-architecture']",https://api.github.com/licenses/gpl-3.0
576,https://github.com/MaGaroo/vine-sweeper.git,2019-05-02 07:07:07+00:00,Mine sweeper player for FPGA,0,MaGaroo/vine-sweeper,184536406,Verilog,vine-sweeper,187,0,2019-05-02 22:47:44+00:00,[],https://api.github.com/licenses/mit
577,https://github.com/CanKorkut/Simple-Clock-design-for-Altera-DE2.git,2019-05-04 14:09:56+00:00,,0,CanKorkut/Simple-Clock-design-for-Altera-DE2,184903071,Verilog,Simple-Clock-design-for-Altera-DE2,6,0,2019-05-04 14:10:16+00:00,[],https://api.github.com/licenses/apache-2.0
578,https://github.com/MotrortVin/Verilog_Based_Digital_Clock.git,2019-05-06 09:52:31+00:00,An digital clock based on verilog.,0,MotrortVin/Verilog_Based_Digital_Clock,185169604,Verilog,Verilog_Based_Digital_Clock,2,0,2019-05-06 09:53:02+00:00,[],None
579,https://github.com/ChandrikaPattnaik/Traffic-Light-Indicator.git,2019-05-06 23:42:34+00:00,"This is a Traffic Light controller that controls both the Left Hand Side & Right Hand Side lights according to the following situations. When only ‘LT’ is presses the left-side lights should blink in the order L[2], L[1], L[0]. When only ‘RT’ is pressed the right-side lights should blink in the order R[2], R[1], R[0]. When ‘HAZ’ is pressed(irrespective of the LT or RT condition) all L[2], L[1], L[0] & R[2], R[1], R[0] should blink simultaneously. When ‘both LT and RT are pressed at a time’ or ‘nothing is pressed’, none of the lights should blink. Here, we are also using the ‘clock divide module’ to convert the original 50 MHz frequency to 5Hz, so that the blinking of lights will be perceptible to our eyes.",0,ChandrikaPattnaik/Traffic-Light-Indicator,185287193,Verilog,Traffic-Light-Indicator,29,0,2019-05-06 23:43:56+00:00,[],None
580,https://github.com/harsimran2421/PLD.git,2019-04-28 18:21:52+00:00,Final project,0,harsimran2421/PLD,183943809,Verilog,PLD,8533,0,2019-04-28 18:26:07+00:00,[],None
581,https://github.com/mayukh45/Modules.git,2019-04-05 17:03:25+00:00,Modules for Ahant,0,mayukh45/Modules,179722559,Verilog,Modules,1636,0,2022-02-26 06:36:00+00:00,[],None
582,https://github.com/smknaqvi/cscb58_taptapper.git,2019-04-06 03:12:55+00:00,CSCB58 Final Project,0,smknaqvi/cscb58_taptapper,179783104,Verilog,cscb58_taptapper,40,0,2019-04-06 03:56:51+00:00,[],None
583,https://github.com/nmjsbl/NotSimonGame.git,2019-04-06 03:39:51+00:00,,0,nmjsbl/NotSimonGame,179785017,Verilog,NotSimonGame,19,0,2019-04-06 03:49:18+00:00,[],None
584,https://github.com/Yoshioki311/Sokoban_Verilog.git,2019-04-09 15:10:43+00:00,ECE241 Project,1,Yoshioki311/Sokoban_Verilog,180393867,Verilog,Sokoban_Verilog,24329,0,2019-05-26 22:09:06+00:00,[],None
585,https://github.com/matthew-cen/dino-renderer.git,2019-04-10 20:10:53+00:00,,0,matthew-cen/dino-renderer,180656282,Verilog,dino-renderer,33,0,2019-04-24 19:43:07+00:00,[],None
586,https://github.com/saalimon/verilog_project.git,2019-04-11 16:16:58+00:00,game in verilog like dont stop eight note,1,saalimon/verilog_project,180830723,Verilog,verilog_project,308,0,2019-04-11 16:20:33+00:00,[],None
587,https://github.com/kaushiktandon/Tron-FPGA.git,2019-04-03 02:12:24+00:00,,0,kaushiktandon/Tron-FPGA,179192574,Verilog,Tron-FPGA,18,0,2019-04-29 03:37:52+00:00,[],None
588,https://github.com/mhadih/computer_Architecture_CA2.git,2019-04-04 10:47:48+00:00,,0,mhadih/computer_Architecture_CA2,179478680,Verilog,computer_Architecture_CA2,191,0,2019-04-14 09:36:34+00:00,[],None
589,https://github.com/btghli/InternInLanzhou.git,2019-04-03 21:55:28+00:00,Intern in Lanzhou,0,btghli/InternInLanzhou,179376049,Verilog,InternInLanzhou,2,0,2019-04-15 03:52:04+00:00,[],None
590,https://github.com/hoangbn/cscb58-flappy-dot.git,2019-04-03 20:07:55+00:00,Flappy bird verilog project,0,hoangbn/cscb58-flappy-dot,179362236,Verilog,cscb58-flappy-dot,4680,0,2020-03-03 16:24:51+00:00,[],None
591,https://github.com/kThisIsCvpv/pianotiles.git,2019-04-02 01:11:59+00:00,Winter 2019 CSCB58 Project - A remake of the popular mobile game Piano Tiles programming on the DE2 board,0,kThisIsCvpv/pianotiles,178973011,Verilog,pianotiles,13953,0,2019-04-02 01:42:56+00:00,[],None
592,https://github.com/matthewnchow/FPGA_EC.git,2019-05-03 20:45:18+00:00,FPGA configuration designed for experimental physics lab control electronics,0,matthewnchow/FPGA_EC,184818126,Verilog,FPGA_EC,860,0,2019-05-28 23:20:17+00:00,[],None
593,https://github.com/edwinkong/vlsi-project.git,2019-05-05 14:13:29+00:00,ELEC4642 VLSI Design Principles,0,edwinkong/vlsi-project,185040147,Verilog,vlsi-project,1698,0,2019-05-22 08:21:18+00:00,[],None
594,https://github.com/huxuan0307/fpga.git,2019-04-27 04:36:13+00:00,,0,huxuan0307/fpga,183728511,Verilog,fpga,21928,0,2019-04-27 04:47:15+00:00,[],None
595,https://github.com/coelhobf/INF-450.git,2019-04-24 03:55:24+00:00,,0,coelhobf/INF-450,183144394,Verilog,INF-450,339,0,2019-05-02 15:33:24+00:00,[],None
596,https://github.com/SongTan95/fpga.git,2019-04-28 08:53:28+00:00,Demos about FPGA,0,SongTan95/fpga,183882604,Verilog,fpga,21,0,2019-04-28 09:18:26+00:00,[],None
597,https://github.com/TaikunZhang/Connect-Four.git,2019-05-02 17:31:02+00:00,Verilog Connect Four Game,0,TaikunZhang/Connect-Four,184623393,Verilog,Connect-Four,95,0,2019-05-02 17:36:13+00:00,[],None
598,https://github.com/Raghav-B/FPGA-audio-vis.git,2019-05-05 01:26:43+00:00,FPGA-based rendition of flappy bird using audio for controls and level layout,0,Raghav-B/FPGA-audio-vis,184961813,Verilog,FPGA-audio-vis,21444,0,2019-10-30 06:23:33+00:00,[],None
599,https://github.com/THINKINGth/Computer-architecture.git,2019-04-30 15:53:36+00:00, computer architecture,0,THINKINGth/Computer-architecture,184291011,Verilog,Computer-architecture,6,0,2019-05-01 12:09:04+00:00,[],None
600,https://github.com/brandonpwood/ECE2300Lab5.git,2019-04-21 19:58:12+00:00,Verilog Files for a single-cycle microprocessor.,0,brandonpwood/ECE2300Lab5,182576790,Verilog,ECE2300Lab5,7632,0,2023-01-28 13:58:54+00:00,[],None
601,https://github.com/mimiliaogo/EE_LogicDesignLab.git,2019-04-20 01:34:54+00:00,107spring_EE223000,0,mimiliaogo/EE_LogicDesignLab,182345759,Verilog,EE_LogicDesignLab,5775,0,2019-04-20 05:07:59+00:00,[],None
602,https://github.com/sreecharan-31/CA_Project_Sample.git,2019-04-20 14:44:44+00:00,,0,sreecharan-31/CA_Project_Sample,182417721,Verilog,CA_Project_Sample,1201,0,2019-04-20 14:57:08+00:00,[],None
603,https://github.com/nicvigil/memGame.git,2019-04-18 17:28:51+00:00,A memory game using binary to decimal,0,nicvigil/memGame,182130195,Verilog,memGame,15,0,2019-04-18 17:33:33+00:00,[],None
604,https://github.com/vzy2d/ComputerPrinciplesandDesign_Verilog.git,2019-05-02 06:48:19+00:00,About《ComputerPrinciplesandDesign_Verilog》,0,vzy2d/ComputerPrinciplesandDesign_Verilog,184534175,Verilog,ComputerPrinciplesandDesign_Verilog,48517,0,2019-05-07 06:57:14+00:00,[],None
605,https://github.com/logancrow/EE460M_Lab7.git,2019-05-02 20:00:01+00:00,,0,logancrow/EE460M_Lab7,184643639,Verilog,EE460M_Lab7,17185,0,2019-05-07 04:19:14+00:00,[],None
606,https://github.com/ian27diaz/Practica3-ArquitecturaComputacional.git,2019-04-23 12:35:34+00:00,Practica 3 | Arquitectura Computacional | Pipelined MIPS Processor,0,ian27diaz/Practica3-ArquitecturaComputacional,183011485,Verilog,Practica3-ArquitecturaComputacional,811,0,2019-11-22 14:23:49+00:00,[],None
607,https://github.com/hzmmohamed/AES-128.git,2019-04-20 21:58:39+00:00,Logic Design-2 Group Project,0,hzmmohamed/AES-128,182458207,Verilog,AES-128,12,0,2023-03-17 12:16:13+00:00,[],None
608,https://github.com/Db2515/FPGA_Render.git,2019-04-09 11:31:44+00:00,This project investigates JIT FPGA compilation techinques at a Macro level under the context of achieving low-power graphics rendering in a mobile device using an FPGA,0,Db2515/FPGA_Render,180352610,Verilog,FPGA_Render,101,0,2019-04-09 15:23:34+00:00,[],None
609,https://github.com/iadoy/GraduationProject.git,2019-04-13 02:42:42+00:00,,0,iadoy/GraduationProject,181111860,Verilog,GraduationProject,7966,0,2019-06-14 07:48:25+00:00,[],None
610,https://github.com/weiqingw/CSC258-Course-Project.git,2019-04-10 16:46:33+00:00,"Course project for ""CSC258 - Computer Organisation"" at the University of Toronto.",0,weiqingw/CSC258-Course-Project,180624253,Verilog,CSC258-Course-Project,23695,0,2022-01-05 16:21:54+00:00,[],https://api.github.com/licenses/mit
611,https://github.com/JonoCameron/EC311.git,2019-04-14 17:35:17+00:00,,0,JonoCameron/EC311,181345492,Verilog,EC311,19,0,2019-04-20 17:51:58+00:00,[],None
612,https://github.com/Jennawinx/Polynomial-Graphing-Calculator-CSCB58-Winter-2019.git,2019-04-18 20:03:54+00:00,[COURSE PROJECT] A Polynomial Graphing Calculator onto an Analog Monitor for CSCB58 Winter 2019,0,Jennawinx/Polynomial-Graphing-Calculator-CSCB58-Winter-2019,182150094,Verilog,Polynomial-Graphing-Calculator-CSCB58-Winter-2019,17896,0,2022-11-08 22:21:42+00:00,[],None
613,https://github.com/consistentOats/VerilogALU.git,2019-04-11 21:28:33+00:00,Used as a final project for a senior level digital logic class,0,consistentOats/VerilogALU,180880670,Verilog,VerilogALU,174,0,2019-04-25 21:43:51+00:00,[],None
614,https://github.com/cumtyyx/fdivision.git,2019-04-04 09:46:52+00:00,占空比0.5的任意分频器,0,cumtyyx/fdivision,179469243,Verilog,fdivision,1,0,2019-04-04 09:47:15+00:00,[],None
615,https://github.com/sajidrahman04/B58_Final.git,2019-04-04 20:45:39+00:00,CSCB58 Final Project,0,sajidrahman04/B58_Final,179574499,Verilog,B58_Final,12,0,2019-04-04 20:49:44+00:00,[],None
616,https://github.com/thegrafico/Verilog-codes.git,2019-04-04 23:36:26+00:00,Verilog codes for some projects,0,thegrafico/Verilog-codes,179592437,Verilog,Verilog-codes,925,0,2019-04-05 12:34:04+00:00,[],None
617,https://github.com/luoanchen/VGA.git,2019-04-08 12:52:32+00:00,,0,luoanchen/VGA,180148442,Verilog,VGA,3,0,2020-04-12 09:19:01+00:00,[],None
618,https://github.com/E4/Matrix.git,2019-04-27 14:35:17+00:00,,0,E4/Matrix,183784038,Verilog,Matrix,35,0,2019-04-27 14:37:12+00:00,[],None
619,https://github.com/Felix991205/Single-Cycle-CPU-Simulation.git,2019-04-28 12:21:28+00:00,"use Verilog language, Vivado IDE and FPGA chips to simulate Single Cycle CPU",0,Felix991205/Single-Cycle-CPU-Simulation,183904625,Verilog,Single-Cycle-CPU-Simulation,10,0,2019-06-19 11:39:04+00:00,[],None
620,https://github.com/laurenslejeune/HWSW_Battleship.git,2019-04-29 09:38:29+00:00,,0,laurenslejeune/HWSW_Battleship,184042718,Verilog,HWSW_Battleship,46104,0,2019-05-13 11:51:31+00:00,[],None
621,https://github.com/rachit1832/PICORV32-.git,2019-04-29 13:19:32+00:00,Implementable on ARTIX-7 BASYS-3 FPGA,0,rachit1832/PICORV32-,184075000,Verilog,PICORV32-,0,0,2019-04-29 13:21:37+00:00,[],None
622,https://github.com/nooshin-taghavi/VLSI_CAIII.git,2019-04-27 09:31:04+00:00,,0,nooshin-taghavi/VLSI_CAIII,183753757,Verilog,VLSI_CAIII,5,0,2020-11-21 23:08:46+00:00,[],None
623,https://github.com/DeepakMohan6/Packet-Arbiter.git,2019-04-18 16:37:28+00:00,,0,DeepakMohan6/Packet-Arbiter,182123037,Verilog,Packet-Arbiter,1,0,2019-04-18 16:37:34+00:00,[],None
624,https://github.com/Asimness/digitalproj.git,2019-04-18 23:11:27+00:00,,0,Asimness/digitalproj,182169212,Verilog,digitalproj,25,0,2019-04-19 08:44:50+00:00,[],None
625,https://github.com/kriswangz/vga_test.git,2019-04-23 09:28:57+00:00,use for vga test,0,kriswangz/vga_test,182981259,Verilog,vga_test,6,0,2020-04-20 16:17:29+00:00,[],None
626,https://github.com/WilliamChen98/DigitalLogicExamination.git,2019-04-26 13:58:07+00:00,,0,WilliamChen98/DigitalLogicExamination,183638130,Verilog,DigitalLogicExamination,19398,0,2019-04-26 15:43:37+00:00,[],None
627,https://github.com/XinyiJi1/csc258.git,2019-04-29 08:26:03+00:00,,0,XinyiJi1/csc258,184030758,Verilog,csc258,43,0,2019-04-29 08:32:52+00:00,[],None
628,https://github.com/jreimer107/552p1.git,2019-04-30 16:10:56+00:00,,0,jreimer107/552p1,184293530,Verilog,552p1,1702,0,2019-04-30 16:26:59+00:00,[],None
629,https://github.com/Prathamanchan/Verification.git,2019-05-02 12:12:48+00:00,Everything Related to Verification,0,Prathamanchan/Verification,184574772,Verilog,Verification,493,0,2019-05-04 04:30:07+00:00,[],None
630,https://github.com/sammccauley117/cached-processor.git,2019-04-20 16:11:33+00:00,Cached processor implemented in Verilog,0,sammccauley117/cached-processor,182427047,Verilog,cached-processor,3458,0,2020-05-19 16:20:45+00:00,[],None
631,https://github.com/aQwus/Cryptography_DE.git,2019-05-06 12:33:27+00:00,Designed a cipher circuit and decryption circuit using a Linear Feedback Shift Register to generate a random sequence and made the cipher using the 8-bit pseudo random sequence and logic gates,0,aQwus/Cryptography_DE,185193088,Verilog,Cryptography_DE,1,0,2019-05-06 12:35:44+00:00,[],None
632,https://github.com/zyldgd/document.git,2019-05-05 08:19:44+00:00,讲义文档,0,zyldgd/document,185001444,Verilog,document,3638,0,2019-06-28 05:20:20+00:00,[],None
633,https://github.com/groszewa/lpr.git,2019-05-04 04:16:30+00:00,spring 2018,0,groszewa/lpr,184851036,Verilog,lpr,11860,0,2019-05-04 04:20:16+00:00,[],None
634,https://github.com/michaelolivas/Pipeline-Microprocessor.git,2019-04-17 00:01:11+00:00,,0,michaelolivas/Pipeline-Microprocessor,181785090,Verilog,Pipeline-Microprocessor,9,0,2019-04-17 00:16:33+00:00,[],None
635,https://github.com/ownia/B3-mips.git,2019-04-09 09:05:15+00:00,,0,ownia/B3-mips,180327737,Verilog,B3-mips,11,0,2019-04-14 14:20:56+00:00,[],None
636,https://github.com/cumtyyx/eprom.git,2019-04-04 09:49:09+00:00,简化的eprom,0,cumtyyx/eprom,179469663,Verilog,eprom,2,0,2019-04-04 09:49:57+00:00,[],None
637,https://github.com/harshitrai17152/Embedded-Logic-and-Design.git,2019-04-06 10:42:00+00:00,,0,harshitrai17152/Embedded-Logic-and-Design,179820524,Verilog,Embedded-Logic-and-Design,13753,0,2019-11-18 19:52:39+00:00,[],None
638,https://github.com/mahimabhayana/notsimon.git,2019-04-05 14:16:43+00:00,"Final project for CSCB58 (Computer Organization), a memory game similar to Simon, but using 5 distinct colours instead of 4. ",0,mahimabhayana/notsimon,179695250,Verilog,notsimon,20,0,2019-10-29 18:43:28+00:00,[],None
639,https://github.com/NaijiaoZhang/elgin_hard_mode.git,2019-04-03 15:53:47+00:00,,0,NaijiaoZhang/elgin_hard_mode,179322911,Verilog,elgin_hard_mode,18336,0,2019-04-05 21:56:57+00:00,[],None
640,https://github.com/xlsarath/Synchronous-fifo.git,2019-04-04 07:24:57+00:00,,0,xlsarath/Synchronous-fifo,179444372,Verilog,Synchronous-fifo,119,0,2019-04-04 07:25:27+00:00,[],None
641,https://github.com/yinoue102/HWDesign.git,2019-04-04 12:04:34+00:00,Hardware Design exercise,1,yinoue102/HWDesign,179489407,Verilog,HWDesign,15,0,2020-06-18 10:29:24+00:00,[],None
642,https://github.com/zhuzifen/Super-Snake.git,2019-04-02 16:35:17+00:00,,0,zhuzifen/Super-Snake,179118544,Verilog,Super-Snake,20,0,2019-04-02 16:41:44+00:00,[],None
643,https://github.com/Merseong/KU-COSE221-01-BCD-calculator.git,2019-04-03 07:05:54+00:00,"Korea University COSE221-01 (2019 Spring, Logic Design) Term Project #1 -Double digit BCD calculator-",0,Merseong/KU-COSE221-01-BCD-calculator,179230737,Verilog,KU-COSE221-01-BCD-calculator,39748,0,2019-05-22 04:58:58+00:00,[],None
644,https://github.com/SeiyaNozaki/Spartan3EB_FW.git,2019-04-03 12:25:15+00:00,,0,SeiyaNozaki/Spartan3EB_FW,179284865,Verilog,Spartan3EB_FW,9,0,2019-04-03 12:40:17+00:00,[],None
645,https://github.com/lifuzhang1108/digital-lock.git,2019-04-09 02:49:18+00:00,,0,lifuzhang1108/digital-lock,180272042,Verilog,digital-lock,7,0,2019-04-09 02:50:09+00:00,[],None
646,https://github.com/comparch-s19/LEGv8-peripherals.git,2019-04-08 13:57:24+00:00,Collection of LEGv8 peripherals,0,comparch-s19/LEGv8-peripherals,180160678,Verilog,LEGv8-peripherals,9,0,2019-04-24 00:08:32+00:00,[],None
647,https://github.com/alexanderqchen/galaga-verilog.git,2019-04-28 03:11:56+00:00,,0,alexanderqchen/galaga-verilog,183848882,Verilog,galaga-verilog,610,0,2019-04-28 03:16:29+00:00,[],None
648,https://github.com/Jaina-96/UART-communication-protocol.git,2019-04-26 19:29:00+00:00,Using Verilog,0,Jaina-96/UART-communication-protocol,183683552,Verilog,UART-communication-protocol,132981,0,2019-07-08 21:40:41+00:00,[],None
649,https://github.com/samarthsinghal5104/tic_tac_toe.git,2019-04-15 09:58:29+00:00,,0,samarthsinghal5104/tic_tac_toe,181459823,Verilog,tic_tac_toe,750,0,2019-04-15 10:13:42+00:00,[],None
650,https://github.com/pbbp0904/HELEN.git,2019-04-19 22:39:57+00:00,,0,pbbp0904/HELEN,182333580,Verilog,HELEN,527672,0,2019-09-04 20:10:44+00:00,[],https://api.github.com/licenses/mit
651,https://github.com/lisc-isa/sma_engine.git,2019-04-15 12:17:25+00:00,,0,lisc-isa/sma_engine,181480129,Verilog,sma_engine,160,0,2019-04-16 03:31:33+00:00,[],None
652,https://github.com/njoseph16/ASICII.git,2019-04-10 15:02:33+00:00,,0,njoseph16/ASICII,180605969,Verilog,ASICII,5582,0,2019-04-10 15:10:35+00:00,[],None
653,https://github.com/alexxmatei/Ultimate-Tic-Tac-Toe.git,2019-04-10 12:51:06+00:00,,0,alexxmatei/Ultimate-Tic-Tac-Toe,180581050,Verilog,Ultimate-Tic-Tac-Toe,6540,0,2019-05-07 13:25:05+00:00,[],None
654,https://github.com/M10Wolverine/EECS2021.git,2019-04-24 13:38:09+00:00,"Labs for EECS2021: Computer Organization, RISC-V edition. Not guaranteed 100% working",0,M10Wolverine/EECS2021,183236464,Verilog,EECS2021,369,0,2019-04-24 13:42:27+00:00,[],None
655,https://github.com/strawsnowrries/bluetooth-rat.git,2019-04-17 02:53:30+00:00,,0,strawsnowrries/bluetooth-rat,181805897,Verilog,bluetooth-rat,23,0,2019-04-27 03:03:23+00:00,[],None
656,https://github.com/alsementsov/FPGA_VPU.git,2019-04-18 05:24:27+00:00,Flamedex,1,alsementsov/FPGA_VPU,182021458,Verilog,FPGA_VPU,340,0,2020-03-30 07:21:35+00:00,[],None
657,https://github.com/kangjian888/verilog_everyday.git,2019-04-22 14:52:04+00:00,the result of verilog everyday activity,1,kangjian888/verilog_everyday,182809174,Verilog,verilog_everyday,69061,0,2019-07-19 13:28:12+00:00,[],None
658,https://github.com/Akbar30Bill/CA_CA2.git,2019-04-13 15:57:54+00:00,,0,Akbar30Bill/CA_CA2,181194802,Verilog,CA_CA2,3067,0,2019-05-02 15:35:11+00:00,[],None
659,https://github.com/sean25xiao/Verilog-Practice.git,2019-04-12 23:58:09+00:00,This is the Verilog practice from HDLbits,0,sean25xiao/Verilog-Practice,181098586,Verilog,Verilog-Practice,21,0,2020-05-03 02:47:11+00:00,[],None
660,https://github.com/aiyangyang963/stability.git,2019-04-25 15:28:39+00:00,"Completed stability detect arithmetic verification used by Cyclone V be spreaded in high speed rail(in project include FIR,DDR,FFT,NCO,Flash control,Uart ,Nios ect).",0,aiyangyang963/stability,183461766,Verilog,stability,127631,0,2019-08-20 08:07:39+00:00,[],None
661,https://github.com/ritvix23/HDL.git,2019-05-03 05:25:15+00:00,HDL project,0,ritvix23/HDL,184703057,Verilog,HDL,43,0,2019-05-03 07:58:56+00:00,[],None
662,https://github.com/xuesongjun/universal_spi.git,2019-04-30 11:17:38+00:00,universal_spi,0,xuesongjun/universal_spi,184248604,Verilog,universal_spi,50,0,2019-05-10 10:24:37+00:00,[],None
663,https://github.com/adco8621/ECEN-2350-Reaction-Timer.git,2019-05-01 19:26:50+00:00,Verilog Reaction Timer to be implemented on a DE-10 Lite,0,adco8621/ECEN-2350-Reaction-Timer,184469627,Verilog,ECEN-2350-Reaction-Timer,28,0,2019-05-02 05:17:11+00:00,[],None
664,https://github.com/vzy2d/oc8051_quartusII.git,2019-05-04 12:58:37+00:00,oc8051_quartusII,1,vzy2d/oc8051_quartusII,184895148,Verilog,oc8051_quartusII,33315,0,2019-05-04 13:04:08+00:00,[],None
665,https://github.com/SoniaZaldana/homeAlarm.git,2019-05-05 03:17:12+00:00,Home Alarm System in Verilog,0,SoniaZaldana/homeAlarm,184973138,Verilog,homeAlarm,537,0,2019-07-23 17:24:54+00:00,[],None
666,https://github.com/shirishbahirat/DaVinci.git,2019-05-04 16:06:45+00:00,A RISC-V CPU,0,shirishbahirat/DaVinci,184916587,Verilog,DaVinci,40,0,2020-10-08 13:47:20+00:00,[],https://api.github.com/licenses/gpl-2.0
667,https://github.com/tchandrahas/ECEN689_VLSIML.git,2019-04-30 21:25:55+00:00,,1,tchandrahas/ECEN689_VLSIML,184333746,Verilog,ECEN689_VLSIML,31403,0,2019-04-30 21:31:25+00:00,[],None
668,https://github.com/tbakshi/EECS2021.git,2019-05-06 14:34:55+00:00,Lab & Practice documents done in EECS 2021 (RVS & Verilog) 2019 Summer ,0,tbakshi/EECS2021,185214348,Verilog,EECS2021,25,0,2019-08-03 18:00:05+00:00,[],None
669,https://github.com/shaswtkoi29/reaction_timer.git,2019-05-02 02:43:06+00:00,,0,shaswtkoi29/reaction_timer,184511569,Verilog,reaction_timer,3,0,2019-05-02 02:44:23+00:00,[],None
670,https://github.com/caiocem/INF450.git,2019-05-06 22:56:48+00:00,,0,caiocem/INF450,185283082,Verilog,INF450,1524,0,2019-07-05 19:28:13+00:00,[],None
