{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692473132589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692473132603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 13:25:32 2023 " "Processing started: Sat Aug 19 13:25:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692473132603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473132603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473132603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692473134365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692473134365 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "platform.qsys " "Elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473153564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:00 Progress: Loading Tarea/platform.qsys " "2023.08.19.13:26:00 Progress: Loading Tarea/platform.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473160960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:02 Progress: Reading input file " "2023.08.19.13:26:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:02 Progress: Adding RAM \[altera_avalon_onchip_memory2 20.1\] " "2023.08.19.13:26:02 Progress: Adding RAM \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162394 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "RAM: Used altera_avalon_onchip_memory2 18.1 (instead of 20.1) " "RAM: Used altera_avalon_onchip_memory2 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:02 Progress: Parameterizing module RAM " "2023.08.19.13:26:02 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:02 Progress: Adding ROM \[altera_avalon_onchip_memory2 20.1\] " "2023.08.19.13:26:02 Progress: Adding ROM \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162767 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ROM: Used altera_avalon_onchip_memory2 18.1 (instead of 20.1) " "ROM: Used altera_avalon_onchip_memory2 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:02 Progress: Parameterizing module ROM " "2023.08.19.13:26:02 Progress: Parameterizing module ROM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:02 Progress: Adding button \[altera_avalon_pio 20.1\] " "2023.08.19.13:26:02 Progress: Adding button \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162770 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Button: Used altera_avalon_pio 18.1 (instead of 20.1) " "Button: Used altera_avalon_pio 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:02 Progress: Parameterizing module button " "2023.08.19.13:26:02 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:02 Progress: Adding clk_0 \[clock_source 20.1\] " "2023.08.19.13:26:02 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473162819 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 20.1) " "Clk_0: Used clock_source 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473164770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:04 Progress: Parameterizing module clk_0 " "2023.08.19.13:26:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473164771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:04 Progress: Adding cpu \[altera_nios2_gen2 20.1\] " "2023.08.19.13:26:04 Progress: Adding cpu \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473164771 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: Used altera_nios2_gen2 18.1 (instead of 20.1) " "Cpu: Used altera_nios2_gen2 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module cpu " "2023.08.19.13:26:05 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding segmentos_1 \[altera_avalon_pio 20.1\] " "2023.08.19.13:26:05 Progress: Adding segmentos_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165493 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Segmentos_1: Used altera_avalon_pio 18.1 (instead of 20.1) " "Segmentos_1: Used altera_avalon_pio 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_1 " "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding segmentos_2 \[altera_avalon_pio 20.1\] " "2023.08.19.13:26:05 Progress: Adding segmentos_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165496 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Segmentos_2: Used altera_avalon_pio 18.1 (instead of 20.1) " "Segmentos_2: Used altera_avalon_pio 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_2 " "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding segmentos_3 \[altera_avalon_pio 20.1\] " "2023.08.19.13:26:05 Progress: Adding segmentos_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165499 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Segmentos_3: Used altera_avalon_pio 18.1 (instead of 20.1) " "Segmentos_3: Used altera_avalon_pio 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_3 " "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding segmentos_4 \[altera_avalon_pio 20.1\] " "2023.08.19.13:26:05 Progress: Adding segmentos_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165501 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Segmentos_4: Used altera_avalon_pio 18.1 (instead of 20.1) " "Segmentos_4: Used altera_avalon_pio 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_4 " "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding segmentos_5 \[altera_avalon_pio 20.1\] " "2023.08.19.13:26:05 Progress: Adding segmentos_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165505 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Segmentos_5: Used altera_avalon_pio 18.1 (instead of 20.1) " "Segmentos_5: Used altera_avalon_pio 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_5 " "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding segmentos_6 \[altera_avalon_pio 20.1\] " "2023.08.19.13:26:05 Progress: Adding segmentos_6 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165506 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Segmentos_6: Used altera_avalon_pio 18.1 (instead of 20.1) " "Segmentos_6: Used altera_avalon_pio 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_6 " "2023.08.19.13:26:05 Progress: Parameterizing module segmentos_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding switchs \[altera_avalon_pio 20.1\] " "2023.08.19.13:26:05 Progress: Adding switchs \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165508 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Switchs: Used altera_avalon_pio 18.1 (instead of 20.1) " "Switchs: Used altera_avalon_pio 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module switchs " "2023.08.19.13:26:05 Progress: Parameterizing module switchs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding timer_MS \[altera_avalon_timer 20.1\] " "2023.08.19.13:26:05 Progress: Adding timer_MS \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165510 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer_MS: Used altera_avalon_timer 18.1 (instead of 20.1) " "Timer_MS: Used altera_avalon_timer 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module timer_MS " "2023.08.19.13:26:05 Progress: Parameterizing module timer_MS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding timer_S \[altera_avalon_timer 20.1\] " "2023.08.19.13:26:05 Progress: Adding timer_S \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165647 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer_S: Used altera_avalon_timer 18.1 (instead of 20.1) " "Timer_S: Used altera_avalon_timer 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module timer_S " "2023.08.19.13:26:05 Progress: Parameterizing module timer_S" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Adding timer_min \[altera_avalon_timer 20.1\] " "2023.08.19.13:26:05 Progress: Adding timer_min \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165649 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer_min: Used altera_avalon_timer 18.1 (instead of 20.1) " "Timer_min: Used altera_avalon_timer 18.1 (instead of 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing module timer_min " "2023.08.19.13:26:05 Progress: Parameterizing module timer_min" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Building connections " "2023.08.19.13:26:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Parameterizing connections " "2023.08.19.13:26:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:05 Progress: Validating " "2023.08.19.13:26:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473165813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.13:26:08 Progress: Done reading input file " "2023.08.19.13:26:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473168949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473170705 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platform.cpu: No Debugger.  You will not be able to download or debug programs " "Platform.cpu: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473170705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.switchs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.switchs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473170706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Generating platform \"platform\" for QUARTUS_SYNTH " "Platform: Generating platform \"platform\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473172723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master cpu.instruction_master and slave ROM.s1 because the master has address signal 12 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master cpu.instruction_master and slave ROM.s1 because the master has address signal 12 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473180578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master cpu.instruction_master and slave ROM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master cpu.instruction_master and slave ROM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473180578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master cpu.instruction_master and slave ROM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master cpu.instruction_master and slave ROM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473180578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'platform_RAM' " "RAM: Starting RTL generation for module 'platform_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473186516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_RAM --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0002_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0002_RAM_gen//platform_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_RAM --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0002_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0002_RAM_gen//platform_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473186516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'platform_RAM' " "RAM: Done RTL generation for module 'platform_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473187835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"platform\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"platform\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473187880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Starting RTL generation for module 'platform_ROM' " "ROM: Starting RTL generation for module 'platform_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473187998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ROM --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0003_ROM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0003_ROM_gen//platform_ROM_component_configuration.pl  --do_build_sim=0  \] " "ROM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ROM --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0003_ROM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0003_ROM_gen//platform_ROM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473187998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Done RTL generation for module 'platform_ROM' " "ROM: Done RTL generation for module 'platform_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473188455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: \"platform\" instantiated altera_avalon_onchip_memory2 \"ROM\" " "ROM: \"platform\" instantiated altera_avalon_onchip_memory2 \"ROM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473188475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'platform_button' " "Button: Starting RTL generation for module 'platform_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473188604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_button --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0004_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0004_button_gen//platform_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_button --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0004_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0004_button_gen//platform_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473188605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'platform_button' " "Button: Done RTL generation for module 'platform_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473189030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"platform\" instantiated altera_avalon_pio \"button\" " "Button: \"platform\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473189090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"platform\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"platform\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473190209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segmentos_1: Starting RTL generation for module 'platform_segmentos_1' " "Segmentos_1: Starting RTL generation for module 'platform_segmentos_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473190322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segmentos_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_segmentos_1 --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0005_segmentos_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0005_segmentos_1_gen//platform_segmentos_1_component_configuration.pl  --do_build_sim=0  \] " "Segmentos_1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_segmentos_1 --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0005_segmentos_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0005_segmentos_1_gen//platform_segmentos_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473190323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segmentos_1: Done RTL generation for module 'platform_segmentos_1' " "Segmentos_1: Done RTL generation for module 'platform_segmentos_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473190722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Segmentos_1: \"platform\" instantiated altera_avalon_pio \"segmentos_1\" " "Segmentos_1: \"platform\" instantiated altera_avalon_pio \"segmentos_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473190820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchs: Starting RTL generation for module 'platform_switchs' " "Switchs: Starting RTL generation for module 'platform_switchs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switchs --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0006_switchs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0006_switchs_gen//platform_switchs_component_configuration.pl  --do_build_sim=0  \] " "Switchs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_switchs --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0006_switchs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0006_switchs_gen//platform_switchs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchs: Done RTL generation for module 'platform_switchs' " "Switchs: Done RTL generation for module 'platform_switchs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchs: \"platform\" instantiated altera_avalon_pio \"switchs\" " "Switchs: \"platform\" instantiated altera_avalon_pio \"switchs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_MS: Starting RTL generation for module 'platform_timer_MS' " "Timer_MS: Starting RTL generation for module 'platform_timer_MS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_MS:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_MS --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0007_timer_MS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0007_timer_MS_gen//platform_timer_MS_component_configuration.pl  --do_build_sim=0  \] " "Timer_MS:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_MS --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0007_timer_MS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0007_timer_MS_gen//platform_timer_MS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_MS: Done RTL generation for module 'platform_timer_MS' " "Timer_MS: Done RTL generation for module 'platform_timer_MS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_MS: \"platform\" instantiated altera_avalon_timer \"timer_MS\" " "Timer_MS: \"platform\" instantiated altera_avalon_timer \"timer_MS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_S: Starting RTL generation for module 'platform_timer_S' " "Timer_S: Starting RTL generation for module 'platform_timer_S'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_S:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_S --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0008_timer_S_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0008_timer_S_gen//platform_timer_S_component_configuration.pl  --do_build_sim=0  \] " "Timer_S:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_S --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0008_timer_S_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0008_timer_S_gen//platform_timer_S_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473191901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_S: Done RTL generation for module 'platform_timer_S' " "Timer_S: Done RTL generation for module 'platform_timer_S'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473192315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_S: \"platform\" instantiated altera_avalon_timer \"timer_S\" " "Timer_S: \"platform\" instantiated altera_avalon_timer \"timer_S\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473192341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_min: Starting RTL generation for module 'platform_timer_min' " "Timer_min: Starting RTL generation for module 'platform_timer_min'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473192355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_min:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_min --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0009_timer_min_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0009_timer_min_gen//platform_timer_min_component_configuration.pl  --do_build_sim=0  \] " "Timer_min:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_min --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0009_timer_min_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0009_timer_min_gen//platform_timer_min_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473192356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_min: Done RTL generation for module 'platform_timer_min' " "Timer_min: Done RTL generation for module 'platform_timer_min'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473192816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_min: \"platform\" instantiated altera_avalon_timer \"timer_min\" " "Timer_min: \"platform\" instantiated altera_avalon_timer \"timer_min\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473192836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473202077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473202708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473203314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473203933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473204555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473205164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473205823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473206470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473207096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473207719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473208444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473209101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473217044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473219444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473220674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473220729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473220739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'platform_cpu_cpu' " "Cpu: Starting RTL generation for module 'platform_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473220762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platform_cpu_cpu --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0012_cpu_gen//platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platform_cpu_cpu --dir=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/arman/AppData/Local/Temp/alt9588_8935972505348776694.dir/0012_cpu_gen//platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473220762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:02 (*) Starting Nios II generation " "Cpu: # 2023.08.19 13:27:02 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:02 (*)   Checking for plaintext license. " "Cpu: # 2023.08.19 13:27:02 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.08.19 13:27:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.08.19 13:27:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:04 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.08.19 13:27:04 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:04 (*)   Plaintext license not found. " "Cpu: # 2023.08.19 13:27:04 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:04 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.08.19 13:27:04 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:04 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.08.19 13:27:04 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:04 (*)   Creating all objects for CPU " "Cpu: # 2023.08.19 13:27:04 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:05 (*)   Generating RTL from CPU objects " "Cpu: # 2023.08.19 13:27:05 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:05 (*)   Creating plain-text RTL " "Cpu: # 2023.08.19 13:27:05 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 13:27:05 (*) Done Nios II generation " "Cpu: # 2023.08.19 13:27:05 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'platform_cpu_cpu' " "Cpu: Done RTL generation for module 'platform_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\" " "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\" " "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\" " "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473225969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Done \"platform\" with 33 modules, 42 files " "Platform: Done \"platform\" with 33 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473227317 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "platform.qsys " "Finished elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473228835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/cronometro.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/platform.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "db/ip/platform/platform.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/platform/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229662 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/platform/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/platform/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/platform/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/platform/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_RAM " "Found entity 1: platform_RAM" {  } { { "db/ip/platform/submodules/platform_ram.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_ROM " "Found entity 1: platform_ROM" {  } { { "db/ip/platform/submodules/platform_rom.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_button " "Found entity 1: platform_button" {  } { { "db/ip/platform/submodules/platform_button.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu " "Found entity 1: platform_cpu" {  } { { "db/ip/platform/submodules/platform_cpu.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/platform/submodules/platform_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_register_bank_a_module " "Found entity 1: platform_cpu_cpu_register_bank_a_module" {  } { { "db/ip/platform/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229957 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_cpu_cpu_register_bank_b_module " "Found entity 2: platform_cpu_cpu_register_bank_b_module" {  } { { "db/ip/platform/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229957 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_cpu_cpu " "Found entity 3: platform_cpu_cpu" {  } { { "db/ip/platform/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_test_bench " "Found entity 1: platform_cpu_cpu_test_bench" {  } { { "db/ip/platform/submodules/platform_cpu_cpu_test_bench.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473229986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473229986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_irq_mapper " "Found entity 1: platform_irq_mapper" {  } { { "db/ip/platform/submodules/platform_irq_mapper.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0 " "Found entity 1: platform_mm_interconnect_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux " "Found entity 1: platform_mm_interconnect_0_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux " "Found entity 1: platform_mm_interconnect_0_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692473230337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692473230339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_default_decode " "Found entity 1: platform_mm_interconnect_0_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230347 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router " "Found entity 2: platform_mm_interconnect_0_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692473230362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692473230363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230372 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_001 " "Found entity 2: platform_mm_interconnect_0_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux " "Found entity 1: platform_mm_interconnect_0_rsp_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux " "Found entity 1: platform_mm_interconnect_0_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1 " "Found entity 1: platform_mm_interconnect_1" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_demux " "Found entity 1: platform_mm_interconnect_1_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_mux " "Found entity 1: platform_mm_interconnect_1_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692473230518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692473230519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_default_decode " "Found entity 1: platform_mm_interconnect_1_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230533 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router " "Found entity 2: platform_mm_interconnect_1_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692473230540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692473230541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_001_default_decode " "Found entity 1: platform_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230550 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router_001 " "Found entity 2: platform_mm_interconnect_1_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_rsp_mux " "Found entity 1: platform_mm_interconnect_1_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_segmentos_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_segmentos_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_segmentos_1 " "Found entity 1: platform_segmentos_1" {  } { { "db/ip/platform/submodules/platform_segmentos_1.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_segmentos_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_switchs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_switchs.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_switchs " "Found entity 1: platform_switchs" {  } { { "db/ip/platform/submodules/platform_switchs.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_switchs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_timer_ms.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_timer_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_timer_MS " "Found entity 1: platform_timer_MS" {  } { { "db/ip/platform/submodules/platform_timer_ms.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_timer_ms.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_timer_s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_timer_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_timer_S " "Found entity 1: platform_timer_S" {  } { { "db/ip/platform/submodules/platform_timer_s.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_timer_s.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_timer_min.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_timer_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_timer_min " "Found entity 1: platform_timer_min" {  } { { "db/ip/platform/submodules/platform_timer_min.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_timer_min.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473230647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473230647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692473231442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform platform:plat " "Elaborating entity \"platform\" for hierarchy \"platform:plat\"" {  } { { "cronometro.sv" "plat" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/cronometro.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473232300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_RAM platform:plat\|platform_RAM:ram " "Elaborating entity \"platform_RAM\" for hierarchy \"platform:plat\|platform_RAM:ram\"" {  } { { "db/ip/platform/platform.v" "ram" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473232364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:plat\|platform_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:plat\|platform_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_ram.v" "the_altsyncram" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473234093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:plat\|platform_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:plat\|platform_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_ram.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473234151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:plat\|platform_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:plat\|platform_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_RAM.hex " "Parameter \"init_file\" = \"platform_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473234170 ""}  } { { "db/ip/platform/submodules/platform_ram.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692473234170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17m1 " "Found entity 1: altsyncram_17m1" {  } { { "db/altsyncram_17m1.tdf" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/altsyncram_17m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473234687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473234687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17m1 platform:plat\|platform_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_17m1:auto_generated " "Elaborating entity \"altsyncram_17m1\" for hierarchy \"platform:plat\|platform_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_17m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473234694 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "platform_RAM.hex 128 10 " "Width of data items in \"platform_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 platform_RAM.hex " "Data at line (2) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 platform_RAM.hex " "Data at line (3) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 platform_RAM.hex " "Data at line (4) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 platform_RAM.hex " "Data at line (5) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 platform_RAM.hex " "Data at line (6) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 platform_RAM.hex " "Data at line (7) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 platform_RAM.hex " "Data at line (8) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 platform_RAM.hex " "Data at line (9) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 platform_RAM.hex " "Data at line (10) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 platform_RAM.hex " "Data at line (11) of memory initialization file \"platform_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473235219 ""}  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1692473235219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_ROM platform:plat\|platform_ROM:rom " "Elaborating entity \"platform_ROM\" for hierarchy \"platform:plat\|platform_ROM:rom\"" {  } { { "db/ip/platform/platform.v" "rom" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473235846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:plat\|platform_ROM:rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:plat\|platform_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_rom.v" "the_altsyncram" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_rom.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473236172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:plat\|platform_ROM:rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:plat\|platform_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_rom.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_rom.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473236196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:plat\|platform_ROM:rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:plat\|platform_ROM:rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_ROM.hex " "Parameter \"init_file\" = \"platform_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473236196 ""}  } { { "db/ip/platform/submodules/platform_rom.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_rom.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692473236196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7m1 " "Found entity 1: altsyncram_f7m1" {  } { { "db/altsyncram_f7m1.tdf" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/altsyncram_f7m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473236330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473236330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f7m1 platform:plat\|platform_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_f7m1:auto_generated " "Elaborating entity \"altsyncram_f7m1\" for hierarchy \"platform:plat\|platform_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_f7m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473236342 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "platform_ROM.hex 128 10 " "Width of data items in \"platform_ROM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 platform_ROM.hex " "Data at line (2) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 platform_ROM.hex " "Data at line (3) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 platform_ROM.hex " "Data at line (4) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 platform_ROM.hex " "Data at line (5) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 platform_ROM.hex " "Data at line (6) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 platform_ROM.hex " "Data at line (7) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 platform_ROM.hex " "Data at line (8) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 platform_ROM.hex " "Data at line (9) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 platform_ROM.hex " "Data at line (10) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 platform_ROM.hex " "Data at line (11) of memory initialization file \"platform_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692473236349 ""}  } { { "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/software/Cronometrotaller1/mem_init/platform_ROM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1692473236349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_button platform:plat\|platform_button:button " "Elaborating entity \"platform_button\" for hierarchy \"platform:plat\|platform_button:button\"" {  } { { "db/ip/platform/platform.v" "button" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473236811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu platform:plat\|platform_cpu:cpu " "Elaborating entity \"platform_cpu\" for hierarchy \"platform:plat\|platform_cpu:cpu\"" {  } { { "db/ip/platform/platform.v" "cpu" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473236931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu " "Elaborating entity \"platform_cpu_cpu\" for hierarchy \"platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\"" {  } { { "db/ip/platform/submodules/platform_cpu.v" "cpu" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473236963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_test_bench platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_test_bench:the_platform_cpu_cpu_test_bench " "Elaborating entity \"platform_cpu_cpu_test_bench\" for hierarchy \"platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_test_bench:the_platform_cpu_cpu_test_bench\"" {  } { { "db/ip/platform/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_test_bench" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_register_bank_a_module platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a " "Elaborating entity \"platform_cpu_cpu_register_bank_a_module\" for hierarchy \"platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\"" {  } { { "db/ip/platform/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_register_bank_a" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692473237395 ""}  } { { "db/ip/platform/submodules/platform_cpu_cpu.v" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692473237395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692473237539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473237539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_register_bank_b_module platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_b_module:platform_cpu_cpu_register_bank_b " "Elaborating entity \"platform_cpu_cpu_register_bank_b_module\" for hierarchy \"platform:plat\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_b_module:platform_cpu_cpu_register_bank_b\"" {  } { { "db/ip/platform/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_register_bank_b" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_cpu_cpu.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_segmentos_1 platform:plat\|platform_segmentos_1:segmentos_1 " "Elaborating entity \"platform_segmentos_1\" for hierarchy \"platform:plat\|platform_segmentos_1:segmentos_1\"" {  } { { "db/ip/platform/platform.v" "segmentos_1" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_switchs platform:plat\|platform_switchs:switchs " "Elaborating entity \"platform_switchs\" for hierarchy \"platform:plat\|platform_switchs:switchs\"" {  } { { "db/ip/platform/platform.v" "switchs" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_timer_MS platform:plat\|platform_timer_MS:timer_ms " "Elaborating entity \"platform_timer_MS\" for hierarchy \"platform:plat\|platform_timer_MS:timer_ms\"" {  } { { "db/ip/platform/platform.v" "timer_ms" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_timer_S platform:plat\|platform_timer_S:timer_s " "Elaborating entity \"platform_timer_S\" for hierarchy \"platform:plat\|platform_timer_S:timer_s\"" {  } { { "db/ip/platform/platform.v" "timer_s" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_timer_min platform:plat\|platform_timer_min:timer_min " "Elaborating entity \"platform_timer_min\" for hierarchy \"platform:plat\|platform_timer_min:timer_min\"" {  } { { "db/ip/platform/platform.v" "timer_min" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0 platform:plat\|platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platform_mm_interconnect_0\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/platform/platform.v" "mm_interconnect_0" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473237965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473238560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473238600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:segmentos_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:segmentos_1_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "segmentos_1_s1_translator" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473238632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_ms_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_ms_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "timer_ms_s1_translator" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473238692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473238762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ram_s1_agent" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473238792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473238836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ram_s1_agent_rsp_fifo" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473238871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router " "Elaborating entity \"platform_mm_interconnect_0_router\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_default_decode platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001 platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_0_router_001\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router_001" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001_default_decode platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473239978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0.v" 4011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1 platform:plat\|platform_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"platform_mm_interconnect_1\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/platform/platform.v" "mm_interconnect_1" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cpu_instruction_master_translator" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rom_s1_translator" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cpu_instruction_master_agent" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rom_s1_agent" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rom_s1_agent_rsp_fifo" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router " "Elaborating entity \"platform_mm_interconnect_1_router\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "router" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_default_decode platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\|platform_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_1_router_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\|platform_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_001 platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_1_router_001\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "router_001" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_001_default_decode platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\|platform_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_1_router_001_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\|platform_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_cmd_demux platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_1_cmd_demux\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_cmd_mux platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_1_cmd_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473240994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_rsp_mux platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_1_rsp_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/platform_mm_interconnect_1.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473241041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_irq_mapper platform:plat\|platform_irq_mapper:irq_mapper " "Elaborating entity \"platform_irq_mapper\" for hierarchy \"platform:plat\|platform_irq_mapper:irq_mapper\"" {  } { { "db/ip/platform/platform.v" "irq_mapper" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473241104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform:plat\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform:plat\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/platform/platform.v" "rst_controller" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/platform.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473241128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473241250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/db/ip/platform/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473241274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692473248704 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "179 " "179 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692473250195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/output_files/cronometro.map.smsg " "Generated suppressed messages file C:/Users/arman/Documents/SegundoSemestre2023/SO/RepositorioTarea1/Tarea1Operativos/Tarea/output_files/cronometro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473251600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692473252891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692473252891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1198 " "Implemented 1198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692473253302 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692473253302 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1023 " "Implemented 1023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692473253302 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692473253302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692473253302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692473253427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 13:27:33 2023 " "Processing ended: Sat Aug 19 13:27:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692473253427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692473253427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692473253427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692473253427 ""}
