Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 11:01:04 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   211 |
|    Minimum number of control sets                        |   211 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   211 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   188 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             270 |          106 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             612 |          140 |
| Yes          | No                    | No                     |            5455 |         1203 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------+---------------------+------------------+----------------+
| Clock Signal |           Enable Signal           |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------+---------------------+------------------+----------------+
|  clk         | fsm10/fsm10_write_en              |                     |                1 |              2 |
|  clk         | fsm9/out[1]_i_1__27_n_0           |                     |                1 |              2 |
|  clk         | fsm8/out[1]_i_1__26_n_0           |                     |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                |                     |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                |                     |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                |                     |                1 |              2 |
|  clk         | fsm4/out[1]_i_1__31_n_0           |                     |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__30_n_0           |                     |                1 |              2 |
|  clk         | fsm2/out[1]_i_1__16_n_0           |                     |                1 |              2 |
|  clk         | fsm16/fsm16_write_en              |                     |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                |                     |                1 |              2 |
|  clk         | fsm12/fsm12_write_en              |                     |                1 |              2 |
|  clk         | fsm13/fsm13_write_en              |                     |                1 |              2 |
|  clk         | fsm14/fsm14_write_en              |                     |                1 |              3 |
|  clk         | fsm15/out[2]_i_1__13_n_0          |                     |                2 |              3 |
|  clk         | fsm11/out[2]_i_1__19_n_0          |                     |                1 |              3 |
|  clk         | fsm18/fsm18_write_en              |                     |                1 |              3 |
|  clk         | fsm/fsm_write_en                  |                     |                2 |              3 |
|  clk         | fsm17/fsm17_write_en              |                     |                2 |              3 |
|  clk         | fsm1/fsm1_write_en                |                     |                3 |              3 |
|  clk         | fsm14/j0_write_en                 | fsm14/out_reg[0]_12 |                1 |              4 |
|  clk         | fsm15/i0_write_en                 | fsm15/done_reg_0    |                1 |              4 |
|  clk         | fsm18/i01_write_en                | fsm18/out_reg[1]_0  |                1 |              4 |
|  clk         | fsm18/beta__0_write_en            |                     |               15 |             32 |
|  clk         | fsm15/out_reg[0]_48               |                     |               26 |             32 |
|  clk         | fsm15/out_reg[0]_54               |                     |               25 |             32 |
|  clk         | fsm2/x1_write_en                  |                     |                2 |             32 |
|  clk         | fsm15/out_reg[0]_53               |                     |               28 |             32 |
|  clk         | fsm3/t1_0_00_write_en             |                     |                6 |             32 |
|  clk         | fsm15/out_reg[0]_52               |                     |               23 |             32 |
|  clk         | fsm4/t1_1_00_write_en             |                     |               15 |             32 |
|  clk         | fsm15/out_reg[0]_51               |                     |               28 |             32 |
|  clk         | fsm5/t1_0_10_write_en             |                     |                6 |             32 |
|  clk         | fsm15/out_reg[0]_50               |                     |               23 |             32 |
|  clk         | fsm6/t1_1_10_write_en             |                     |               11 |             32 |
|  clk         | fsm15/out_reg[0]_5                |                     |               31 |             32 |
|  clk         | fsm7/t2_0_00_write_en             |                     |                5 |             32 |
|  clk         | fsm15/out_reg[0]_49               |                     |               22 |             32 |
|  clk         | fsm8/t2_1_00_write_en             |                     |               12 |             32 |
|  clk         | fsm15/out_reg[0]_8                |                     |               28 |             32 |
|  clk         | fsm15/out_reg[0]_57               |                     |               26 |             32 |
|  clk         | fsm15/out_reg[0]_58               |                     |               26 |             32 |
|  clk         | fsm15/out_reg[0]_59               |                     |               22 |             32 |
|  clk         | fsm15/out_reg[0]_6                |                     |               28 |             32 |
|  clk         | fsm15/out_reg[0]_60               |                     |               26 |             32 |
|  clk         | fsm15/out_reg[0]_61               |                     |               24 |             32 |
|  clk         | fsm15/out_reg[0]_56               |                     |               23 |             32 |
|  clk         | fsm15/out_reg[0]_62               |                     |               25 |             32 |
|  clk         | fsm15/out_reg[0]_7                |                     |               27 |             32 |
|  clk         | fsm18/alpha__0_write_en           |                     |               14 |             32 |
|  clk         | i0/out_reg[0]_1                   |                     |               26 |             32 |
|  clk         | fsm15/out_reg[0]_9                |                     |               29 |             32 |
|  clk         | fsm15/E[0]                        |                     |               25 |             32 |
|  clk         | fsm15/out_reg[0]_33[0]            |                     |               24 |             32 |
|  clk         | fsm15/out_reg[0]_55               |                     |               25 |             32 |
|  clk         | fsm17/E[0]                        |                     |               14 |             32 |
|  clk         | fsm17/out_reg[0]_9[0]             |                     |               14 |             32 |
|  clk         | fsm17/out_reg[0]_10[0]            |                     |               12 |             32 |
|  clk         | cond_stored10/out_reg[0]_13       |                     |               23 |             32 |
|  clk         | cond_stored9/out_reg[2]_4         |                     |               26 |             32 |
|  clk         | cond_stored9/out_reg[2]_5         |                     |               27 |             32 |
|  clk         | cond_stored9/out_reg[2]_6         |                     |               23 |             32 |
|  clk         | cond_stored9/out_reg[2]_7         |                     |               23 |             32 |
|  clk         | cond_stored9/out_reg[2]_8         |                     |               27 |             32 |
|  clk         | cond_stored9/out_reg[2]_9         |                     |               25 |             32 |
|  clk         | mult_pipe0/E[0]                   |                     |               10 |             32 |
|  clk         | mult_pipe1/E[0]                   |                     |               17 |             32 |
|  clk         | mult_pipe11/bin_read11_0_write_en |                     |               11 |             32 |
|  clk         | cond_stored1/x0_write_en          |                     |                2 |             32 |
|  clk         | cond_stored10/out_reg[0]_10       |                     |               25 |             32 |
|  clk         | cond_stored10/out_reg[0]_11       |                     |               25 |             32 |
|  clk         | cond_stored10/out_reg[0]_12       |                     |               27 |             32 |
|  clk         | cond_stored9/out_reg[2]_3         |                     |               24 |             32 |
|  clk         | cond_stored10/out_reg[0]_14       |                     |               24 |             32 |
|  clk         | cond_stored10/out_reg[0]_15       |                     |               30 |             32 |
|  clk         | cond_stored10/out_reg[0]_16       |                     |               27 |             32 |
|  clk         | cond_stored10/out_reg[0]_17       |                     |               26 |             32 |
|  clk         | cond_stored10/out_reg[0]_2        |                     |               24 |             32 |
|  clk         | cond_stored10/out_reg[0]_3        |                     |               29 |             32 |
|  clk         | cond_stored10/out_reg[0]_4        |                     |               25 |             32 |
|  clk         | cond_stored10/out_reg[0]_5        |                     |               26 |             32 |
|  clk         | cond_stored10/out_reg[0]_6        |                     |               29 |             32 |
|  clk         | cond_stored10/out_reg[0]_7        |                     |               27 |             32 |
|  clk         | cond_stored10/out_reg[0]_8        |                     |               27 |             32 |
|  clk         | cond_stored10/out_reg[0]_9        |                     |               27 |             32 |
|  clk         | i0/out_reg[0]_6                   |                     |               28 |             32 |
|  clk         | i0/mem                            |                     |               27 |             32 |
|  clk         | i0/out_reg[0]_0                   |                     |               25 |             32 |
|  clk         | fsm15/out_reg[0]_12               |                     |               28 |             32 |
|  clk         | i0/out_reg[0]_10                  |                     |               28 |             32 |
|  clk         | i0/out_reg[0]_11                  |                     |               26 |             32 |
|  clk         | i0/out_reg[0]_12                  |                     |               25 |             32 |
|  clk         | i0/out_reg[0]_13                  |                     |               28 |             32 |
|  clk         | i0/out_reg[0]_14                  |                     |               29 |             32 |
|  clk         | i0/out_reg[0]_2                   |                     |               25 |             32 |
|  clk         | i0/out_reg[0]_3                   |                     |               26 |             32 |
|  clk         | i0/out_reg[0]_4                   |                     |               25 |             32 |
|  clk         | i0/out_reg[0]_5                   |                     |               25 |             32 |
|  clk         | fsm9/t2_0_10_write_en             |                     |               11 |             32 |
|  clk         | i0/out_reg[0]_7                   |                     |               28 |             32 |
|  clk         | i0/out_reg[0]_8                   |                     |               27 |             32 |
|  clk         | i0/out_reg[0]_9                   |                     |               25 |             32 |
|  clk         | cond_stored9/out_reg[2]           |                     |               26 |             32 |
|  clk         | cond_stored9/out_reg[2]_0         |                     |               26 |             32 |
|  clk         | cond_stored9/out_reg[2]_1         |                     |               26 |             32 |
|  clk         | cond_stored9/out_reg[2]_10        |                     |               27 |             32 |
|  clk         | cond_stored9/out_reg[2]_11        |                     |               25 |             32 |
|  clk         | cond_stored9/out_reg[2]_12        |                     |               24 |             32 |
|  clk         | cond_stored9/out_reg[2]_13        |                     |               26 |             32 |
|  clk         | cond_stored9/out_reg[2]_14        |                     |               26 |             32 |
|  clk         | cond_stored9/out_reg[2]_2         |                     |               25 |             32 |
|  clk         | fsm11/out_reg[1]_24               |                     |               22 |             32 |
|  clk         | fsm11/out_reg[1]_11               |                     |               31 |             32 |
|  clk         | fsm11/out_reg[1]_12               |                     |               27 |             32 |
|  clk         | fsm11/out_reg[1]_13               |                     |               24 |             32 |
|  clk         | fsm11/out_reg[1]_14               |                     |               27 |             32 |
|  clk         | fsm11/out_reg[1]_15               |                     |               25 |             32 |
|  clk         | fsm11/out_reg[1]_16               |                     |               27 |             32 |
|  clk         | fsm11/out_reg[1]_18               |                     |               27 |             32 |
|  clk         | fsm11/out_reg[1]_20               |                     |               25 |             32 |
|  clk         | fsm11/out_reg[1]_22               |                     |               26 |             32 |
|  clk         | fsm11/out_reg[1]_23               |                     |               23 |             32 |
|  clk         | fsm11/out_reg[1]_10               |                     |               27 |             32 |
|  clk         | fsm11/out_reg[1]_25               |                     |               27 |             32 |
|  clk         | fsm11/out_reg[1]_26               |                     |               25 |             32 |
|  clk         | fsm11/out_reg[1]_27               |                     |               25 |             32 |
|  clk         | fsm11/out_reg[1]_28               |                     |               26 |             32 |
|  clk         | fsm11/out_reg[1]_29               |                     |               24 |             32 |
|  clk         | fsm11/out_reg[1]_3                |                     |               26 |             32 |
|  clk         | fsm11/out_reg[1]_30               |                     |               27 |             32 |
|  clk         | fsm11/out_reg[1]_31               |                     |               25 |             32 |
|  clk         | fsm11/out_reg[1]_32               |                     |               26 |             32 |
|  clk         | fsm11/out_reg[1]_33               |                     |               27 |             32 |
|  clk         | fsm1/E[0]                         |                     |               14 |             32 |
|  clk         | tmp1/tmp1_write_en                |                     |                2 |             32 |
|  clk         | mult_pipe2/E[0]                   |                     |               17 |             32 |
|  clk         | mult_pipe3/E[0]                   |                     |               12 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en   |                     |                8 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en   |                     |               13 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en   |                     |               10 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en   |                     |                9 |             32 |
|  clk         | mult_pipe9/bin_read9_0_write_en   |                     |                9 |             32 |
|  clk         | fsm/E[0]                          |                     |               13 |             32 |
|  clk         | fsm/done_reg[0]                   |                     |               15 |             32 |
|  clk         | fsm15/out_reg[0]_4                |                     |               27 |             32 |
|  clk         | fsm1/done_reg_0[0]                |                     |               18 |             32 |
|  clk         | fsm1/out_reg[0]_11[0]             |                     |               12 |             32 |
|  clk         | fsm10/t2_1_10_write_en            |                     |                8 |             32 |
|  clk         | fsm11/B_read0_0_10_write_en       |                     |               32 |             32 |
|  clk         | fsm11/B_read0_1_00_write_en       |                     |               32 |             32 |
|  clk         | fsm11/B_read0_1_10_write_en       |                     |               32 |             32 |
|  clk         | fsm11/done_reg_3                  |                     |                2 |             32 |
|  clk         | fsm11/mem                         |                     |               28 |             32 |
|  clk         | fsm11/mem_0                       |                     |               23 |             32 |
|  clk         | fsm11/out_reg[1]_1                |                     |               24 |             32 |
|  clk         | fsm11/y1_write_en                 |                     |                2 |             32 |
|  clk         | fsm11/out_reg[2]_9                |                     |               27 |             32 |
|  clk         | fsm11/x_read0_0_00_write_en       |                     |               19 |             32 |
|  clk         | fsm11/x_read0_0_10_write_en       |                     |               10 |             32 |
|  clk         | fsm11/x_read0_1_00_write_en       |                     |               17 |             32 |
|  clk         | fsm11/x_read0_1_10_write_en       |                     |               10 |             32 |
|  clk         | fsm11/x_read1_0_00_write_en       |                     |               12 |             32 |
|  clk         | fsm11/x_read1_0_10_write_en       |                     |                8 |             32 |
|  clk         | fsm11/x_read1_1_00_write_en       |                     |               15 |             32 |
|  clk         | fsm11/x_read1_1_10_write_en       |                     |                8 |             32 |
|  clk         | fsm11/y0_write_en                 |                     |                2 |             32 |
|  clk         | fsm11/out_reg[1]_4                |                     |               27 |             32 |
|  clk         | fsm15/mem                         |                     |               28 |             32 |
|  clk         | fsm15/out_reg[0]_0                |                     |               27 |             32 |
|  clk         | fsm15/out_reg[0]_1                |                     |               30 |             32 |
|  clk         | fsm15/out_reg[0]_10               |                     |               27 |             32 |
|  clk         | fsm15/out_reg[0]_11               |                     |               29 |             32 |
|  clk         | fsm15/out_reg[0]_13               |                     |               28 |             32 |
|  clk         | fsm15/out_reg[0]_14               |                     |               28 |             32 |
|  clk         | fsm15/out_reg[0]_2                |                     |               29 |             32 |
|  clk         | fsm15/out_reg[0]_3                |                     |               26 |             32 |
|  clk         | fsm15/out_reg[0]_47               |                     |               24 |             32 |
|  clk         | fsm11/out_reg[2]_7                |                     |               27 |             32 |
|  clk         | fsm11/out_reg[1]_34               |                     |               25 |             32 |
|  clk         | fsm11/out_reg[1]_5                |                     |               29 |             32 |
|  clk         | fsm11/out_reg[1]_6                |                     |               22 |             32 |
|  clk         | fsm11/out_reg[1]_7                |                     |               28 |             32 |
|  clk         | fsm11/out_reg[1]_8                |                     |               25 |             32 |
|  clk         | fsm11/out_reg[1]_9                |                     |               31 |             32 |
|  clk         | fsm11/out_reg[2]_10               |                     |               24 |             32 |
|  clk         | fsm11/out_reg[2]_11               |                     |               25 |             32 |
|  clk         | fsm11/out_reg[2]_12               |                     |               25 |             32 |
|  clk         | fsm11/out_reg[2]_13               |                     |               27 |             32 |
|  clk         | fsm11/out_reg[2]_15               |                     |               27 |             32 |
|  clk         | fsm11/out_reg[2]_16               |                     |               28 |             32 |
|  clk         | fsm11/out_reg[2]_17               |                     |               28 |             32 |
|  clk         | fsm11/out_reg[2]_2                |                     |               26 |             32 |
|  clk         | fsm11/out_reg[2]_14               |                     |               26 |             32 |
|  clk         | fsm11/out_reg[2]_3                |                     |               27 |             32 |
|  clk         | fsm11/out_reg[2]_4                |                     |               28 |             32 |
|  clk         | fsm11/out_reg[2]_5                |                     |               26 |             32 |
|  clk         | fsm11/out_reg[2]_6                |                     |               26 |             32 |
|  clk         | fsm11/out_reg[2]_8                |                     |               25 |             32 |
|  clk         |                                   | mult_pipe11/p_0_in  |               13 |             51 |
|  clk         |                                   | mult_pipe2/p_0_in   |               12 |             51 |
|  clk         |                                   | mult_pipe3/p_0_in   |               10 |             51 |
|  clk         |                                   | mult_pipe4/p_0_in   |               13 |             51 |
|  clk         |                                   | mult_pipe5/p_0_in   |               13 |             51 |
|  clk         |                                   | mult_pipe6/p_0_in   |                8 |             51 |
|  clk         |                                   | mult_pipe7/p_0_in   |               13 |             51 |
|  clk         |                                   | mult_pipe8/p_0_in   |                7 |             51 |
|  clk         |                                   | mult_pipe9/p_0_in   |               11 |             51 |
|  clk         |                                   | mult_pipe0/p_0_in   |               16 |             51 |
|  clk         |                                   | mult_pipe1/p_0_in   |               20 |             51 |
|  clk         |                                   | mult_pipe10/p_0_in  |                8 |             51 |
|  clk         |                                   |                     |              106 |            270 |
+--------------+-----------------------------------+---------------------+------------------+----------------+


