INFO-FLOW: Workspace /home/meng/HLS/Crypto/Crypto/solution1 opened at Wed Feb 05 12:49:09 HKT 2025
Execute     ap_set_clock -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/meng/Software/VIvado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.95 sec.
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.02 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.07 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./Crypto/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
Execute     set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
Execute       set_directive_top Crypto -name=Crypto 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling pow_mod.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang pow_mod.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Utils.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.65 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AddressGen_TB.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang AddressGen_TB.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AddressGen.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang AddressGen.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Crypto_TB.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Crypto_TB.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Arithmetic.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Arithmetic.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling PE_UNIT.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang PE_UNIT.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling PE_ARRAY.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang PE_ARRAY.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling DATAMemory.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang DATAMemory.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Crypto.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Crypto.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-4973] enumeration values 'NTT_TWIDDLE_READ' and 'INTT_TWIDDLE_READ' not handled in switch (Crypto.cpp:45:10)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (Crypto.cpp:77:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (Crypto.cpp:78:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling TwiddleMemory.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang TwiddleMemory.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.63 seconds. CPU system time: 3.61 seconds. Elapsed time: 22.27 seconds; current allocated memory: 1.457 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.g.bc"  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.g.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.9 sec.
Execute       run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Crypto -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Crypto -reflow-float-conversion -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.39 sec.
Execute       run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Crypto 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Crypto -mllvm -hls-db-dir -mllvm /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=7 -x ir /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 23,271 Compile/Link /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 23,271 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,252 Unroll/Inline /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,252 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,636 Performance/Pipeline /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,636 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,675 Optimizations /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,675 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:100:17)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:129:25)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:163:25)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:90:2)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:80:17)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15.94)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.93)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.9.15)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'Crypto(ap_int<32>*, int, ap_int<32>*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (Crypto.cpp:22:14)
INFO: [HLS 214-248] Applying array_partition to 'BitReverseData': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:28:11)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:31:11)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:33:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.11 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.69 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.459 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Crypto -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.0.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.29 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.471 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc to /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_LOOP' (Crypto.cpp:50) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_LOOP' (Crypto.cpp:58) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_LOOP' (Crypto.cpp:68) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_1' (Crypto.cpp:79) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_LOOP' (Crypto.cpp:98) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:109) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PE_LOOP' (Crypto.cpp:122) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:143) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PE_LOOP' (Crypto.cpp:156) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL_INV_LOOP' (Crypto.cpp:175) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'Crypto' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
Command         transform done; 0.64 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.507 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.2.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:119:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:114:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:153:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:148:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
Execute           auto_get_db
Command         transform done; 0.67 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.659 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.12 sec.
Command     elaborate done; 31.08 sec.
Execute     ap_eval exec zip -j /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
Execute       ap_set_top_model Crypto 
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.2' to 'MUL_MOD_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
Execute       get_model_list Crypto -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Crypto 
Execute       preproc_iomode -model Crypto_Pipeline_WRITE_DATA_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_READ_DATA_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_79_1 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       preproc_iomode -model MUL_MOD.1 
Execute       preproc_iomode -model Crypto_Pipeline_NTT_PE_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_NTT_PERMUTE_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_PERMUTE_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_MUL_INV_LOOP 
Execute       preproc_iomode -model MUL_MOD 
Execute       preproc_iomode -model Crypto_Pipeline_INTT_PE_LOOP 
Execute       preproc_iomode -model MUL_MOD.2 
Execute       preproc_iomode -model Crypto_Pipeline_INTT_PERMUTE_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_PERMUTE_LOOP1 
Execute       get_model_list Crypto -filter all-wo-channel 
INFO-FLOW: Model list for configure: Crypto_Pipeline_PERMUTE_LOOP1 Crypto_Pipeline_INTT_PERMUTE_LOOP MUL_MOD.2 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_PERMUTE_LOOP Crypto_Pipeline_NTT_PERMUTE_LOOP Crypto_Pipeline_NTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_VITIS_LOOP_79_1 Crypto_Pipeline_WRITE_TWIDDLE_LOOP Crypto_Pipeline_READ_DATA_LOOP Crypto_Pipeline_WRITE_DATA_LOOP Crypto
INFO-FLOW: Configuring Module : Crypto_Pipeline_PERMUTE_LOOP1 ...
Execute       set_default_model Crypto_Pipeline_PERMUTE_LOOP1 
Execute       apply_spec_resource_limit Crypto_Pipeline_PERMUTE_LOOP1 
INFO-FLOW: Configuring Module : Crypto_Pipeline_INTT_PERMUTE_LOOP ...
Execute       set_default_model Crypto_Pipeline_INTT_PERMUTE_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_INTT_PERMUTE_LOOP 
INFO-FLOW: Configuring Module : MUL_MOD.2 ...
Execute       set_default_model MUL_MOD.2 
Execute       apply_spec_resource_limit MUL_MOD.2 
INFO-FLOW: Configuring Module : Crypto_Pipeline_INTT_PE_LOOP ...
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_INTT_PE_LOOP 
INFO-FLOW: Configuring Module : MUL_MOD ...
Execute       set_default_model MUL_MOD 
Execute       apply_spec_resource_limit MUL_MOD 
INFO-FLOW: Configuring Module : Crypto_Pipeline_MUL_INV_LOOP ...
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_MUL_INV_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_PERMUTE_LOOP ...
Execute       set_default_model Crypto_Pipeline_PERMUTE_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_PERMUTE_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_NTT_PERMUTE_LOOP ...
Execute       set_default_model Crypto_Pipeline_NTT_PERMUTE_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_NTT_PERMUTE_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_NTT_PE_LOOP ...
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_NTT_PE_LOOP 
INFO-FLOW: Configuring Module : MUL_MOD.1 ...
Execute       set_default_model MUL_MOD.1 
Execute       apply_spec_resource_limit MUL_MOD.1 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_MUL_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_MUL_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_SUB_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_SUB_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_79_1 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_79_1 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_79_1 
INFO-FLOW: Configuring Module : Crypto_Pipeline_WRITE_TWIDDLE_LOOP ...
Execute       set_default_model Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_READ_DATA_LOOP ...
Execute       set_default_model Crypto_Pipeline_READ_DATA_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_READ_DATA_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_WRITE_DATA_LOOP ...
Execute       set_default_model Crypto_Pipeline_WRITE_DATA_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_WRITE_DATA_LOOP 
INFO-FLOW: Configuring Module : Crypto ...
Execute       set_default_model Crypto 
Execute       apply_spec_resource_limit Crypto 
INFO-FLOW: Model list for preprocess: Crypto_Pipeline_PERMUTE_LOOP1 Crypto_Pipeline_INTT_PERMUTE_LOOP MUL_MOD.2 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_PERMUTE_LOOP Crypto_Pipeline_NTT_PERMUTE_LOOP Crypto_Pipeline_NTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_VITIS_LOOP_79_1 Crypto_Pipeline_WRITE_TWIDDLE_LOOP Crypto_Pipeline_READ_DATA_LOOP Crypto_Pipeline_WRITE_DATA_LOOP Crypto
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_PERMUTE_LOOP1 ...
Execute       set_default_model Crypto_Pipeline_PERMUTE_LOOP1 
Execute       cdfg_preprocess -model Crypto_Pipeline_PERMUTE_LOOP1 
Execute       rtl_gen_preprocess Crypto_Pipeline_PERMUTE_LOOP1 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_INTT_PERMUTE_LOOP ...
Execute       set_default_model Crypto_Pipeline_INTT_PERMUTE_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_INTT_PERMUTE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PERMUTE_LOOP 
INFO-FLOW: Preprocessing Module: MUL_MOD.2 ...
Execute       set_default_model MUL_MOD.2 
Execute       cdfg_preprocess -model MUL_MOD.2 
Execute       rtl_gen_preprocess MUL_MOD.2 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_INTT_PE_LOOP ...
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_INTT_PE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP 
INFO-FLOW: Preprocessing Module: MUL_MOD ...
Execute       set_default_model MUL_MOD 
Execute       cdfg_preprocess -model MUL_MOD 
Execute       rtl_gen_preprocess MUL_MOD 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_MUL_INV_LOOP ...
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_MUL_INV_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_MUL_INV_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_PERMUTE_LOOP ...
Execute       set_default_model Crypto_Pipeline_PERMUTE_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_PERMUTE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_PERMUTE_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_NTT_PERMUTE_LOOP ...
Execute       set_default_model Crypto_Pipeline_NTT_PERMUTE_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_NTT_PERMUTE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PERMUTE_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_NTT_PE_LOOP ...
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_NTT_PE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP 
INFO-FLOW: Preprocessing Module: MUL_MOD.1 ...
Execute       set_default_model MUL_MOD.1 
Execute       cdfg_preprocess -model MUL_MOD.1 
Execute       rtl_gen_preprocess MUL_MOD.1 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_MUL_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MUL_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_SUB_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_SUB_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_79_1 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_79_1 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_79_1 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_79_1 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_WRITE_TWIDDLE_LOOP ...
Execute       set_default_model Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_READ_DATA_LOOP ...
Execute       set_default_model Crypto_Pipeline_READ_DATA_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_READ_DATA_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_READ_DATA_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_WRITE_DATA_LOOP ...
Execute       set_default_model Crypto_Pipeline_WRITE_DATA_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_WRITE_DATA_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_WRITE_DATA_LOOP 
INFO-FLOW: Preprocessing Module: Crypto ...
Execute       set_default_model Crypto 
Execute       cdfg_preprocess -model Crypto 
Execute       rtl_gen_preprocess Crypto 
INFO-FLOW: Model list for synthesis: Crypto_Pipeline_PERMUTE_LOOP1 Crypto_Pipeline_INTT_PERMUTE_LOOP MUL_MOD.2 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_PERMUTE_LOOP Crypto_Pipeline_NTT_PERMUTE_LOOP Crypto_Pipeline_NTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_VITIS_LOOP_79_1 Crypto_Pipeline_WRITE_TWIDDLE_LOOP Crypto_Pipeline_READ_DATA_LOOP Crypto_Pipeline_WRITE_DATA_LOOP Crypto
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_PERMUTE_LOOP1 
Execute       schedule -model Crypto_Pipeline_PERMUTE_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.666 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_PERMUTE_LOOP1.
Execute       set_default_model Crypto_Pipeline_PERMUTE_LOOP1 
Execute       bind -model Crypto_Pipeline_PERMUTE_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.666 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_PERMUTE_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_INTT_PERMUTE_LOOP 
Execute       schedule -model Crypto_Pipeline_INTT_PERMUTE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.668 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_INTT_PERMUTE_LOOP.
Execute       set_default_model Crypto_Pipeline_INTT_PERMUTE_LOOP 
Execute       bind -model Crypto_Pipeline_INTT_PERMUTE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.668 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_INTT_PERMUTE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MUL_MOD.2 
Execute       schedule -model MUL_MOD.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD.2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.668 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.sched.adb -f 
INFO-FLOW: Finish scheduling MUL_MOD.2.
Execute       set_default_model MUL_MOD.2 
Execute       bind -model MUL_MOD.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.668 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.bind.adb -f 
INFO-FLOW: Finish binding MUL_MOD.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute       schedule -model Crypto_Pipeline_INTT_PE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:164) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:164 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:161) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln53', Arithmetic.cpp:53->Crypto.cpp:165) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:165 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:159) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln56', Arithmetic.cpp:56->Crypto.cpp:165) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:165 on array 'DataRAM' and 'load' operation ('DataRAM_load_2', Crypto.cpp:159) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'INTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.678 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_INTT_PE_LOOP.
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute       bind -model Crypto_Pipeline_INTT_PE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.678 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_INTT_PE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MUL_MOD 
Execute       schedule -model MUL_MOD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.678 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.sched.adb -f 
INFO-FLOW: Finish scheduling MUL_MOD.
Execute       set_default_model MUL_MOD 
Execute       bind -model MUL_MOD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.678 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.bind.adb -f 
INFO-FLOW: Finish binding MUL_MOD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP 
Execute       schedule -model Crypto_Pipeline_MUL_INV_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_MUL_INV_LOOP' (loop 'MUL_INV_LOOP'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln176', Crypto.cpp:176) of variable 'call_ret32', Crypto.cpp:176 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:176) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.678 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_MUL_INV_LOOP.
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP 
Execute       bind -model Crypto_Pipeline_MUL_INV_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.678 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_MUL_INV_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_PERMUTE_LOOP 
Execute       schedule -model Crypto_Pipeline_PERMUTE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.678 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_PERMUTE_LOOP.
Execute       set_default_model Crypto_Pipeline_PERMUTE_LOOP 
Execute       bind -model Crypto_Pipeline_PERMUTE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.678 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_PERMUTE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_NTT_PERMUTE_LOOP 
Execute       schedule -model Crypto_Pipeline_NTT_PERMUTE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.680 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_NTT_PERMUTE_LOOP.
Execute       set_default_model Crypto_Pipeline_NTT_PERMUTE_LOOP 
Execute       bind -model Crypto_Pipeline_NTT_PERMUTE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.680 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_NTT_PERMUTE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute       schedule -model Crypto_Pipeline_NTT_PE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:130) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:130 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:127) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln53', Arithmetic.cpp:53->Crypto.cpp:131) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:131 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:125) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_1_write_ln56', Arithmetic.cpp:56->Crypto.cpp:131) of variable 'add_ln56', Arithmetic.cpp:56->Crypto.cpp:131 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto.cpp:125) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 26, loop 'NTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_NTT_PE_LOOP.
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute       bind -model Crypto_Pipeline_NTT_PE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_NTT_PE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MUL_MOD.1 
Execute       schedule -model MUL_MOD.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.sched.adb -f 
INFO-FLOW: Finish scheduling MUL_MOD.1.
Execute       set_default_model MUL_MOD.1 
Execute       bind -model MUL_MOD.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.bind.adb -f 
INFO-FLOW: Finish binding MUL_MOD.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       schedule -model Crypto_Pipeline_POLY_MUL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln100', Crypto.cpp:100) of variable 'call_ret', Crypto.cpp:100 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:100) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 19, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_MUL_LOOP.
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       bind -model Crypto_Pipeline_POLY_MUL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_MUL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       schedule -model Crypto_Pipeline_POLY_SUB_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP' (loop 'POLY_SUB_LOOP'): Unable to schedule 'store' operation ('DataRAM_14_addr_write_ln53', Arithmetic.cpp:53->Crypto.cpp:90) of variable 'sub_ln53', Arithmetic.cpp:53->Crypto.cpp:90 on array 'DataRAM_14' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_SUB_LOOP.
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       bind -model Crypto_Pipeline_POLY_SUB_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.689 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_SUB_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_79_1 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_79_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln40', Arithmetic.cpp:40->Crypto.cpp:80) of variable 'add_ln40', Arithmetic.cpp:40->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln44', Arithmetic.cpp:44->Crypto.cpp:80) of variable 'sub_ln44', Arithmetic.cpp:44->Crypto.cpp:80 on array 'DataRAM' and 'load' operation ('DataRAM_load', Arithmetic.cpp:40->Crypto.cpp:80) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.690 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_79_1.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_79_1 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_79_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.690 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_79_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
Execute       schedule -model Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_TWIDDLE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.690 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_WRITE_TWIDDLE_LOOP.
Execute       set_default_model Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
Execute       bind -model Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.690 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_WRITE_TWIDDLE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_READ_DATA_LOOP 
Execute       schedule -model Crypto_Pipeline_READ_DATA_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'READ_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.690 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_READ_DATA_LOOP.
Execute       set_default_model Crypto_Pipeline_READ_DATA_LOOP 
Execute       bind -model Crypto_Pipeline_READ_DATA_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.690 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_READ_DATA_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_WRITE_DATA_LOOP 
Execute       schedule -model Crypto_Pipeline_WRITE_DATA_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.692 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_WRITE_DATA_LOOP.
Execute       set_default_model Crypto_Pipeline_WRITE_DATA_LOOP 
Execute       bind -model Crypto_Pipeline_WRITE_DATA_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.692 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_WRITE_DATA_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto 
Execute       schedule -model Crypto 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.694 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto.
Execute       set_default_model Crypto 
Execute       bind -model Crypto 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.694 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.bind.adb -f 
INFO-FLOW: Finish binding Crypto.
Execute       get_model_list Crypto -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Crypto_Pipeline_PERMUTE_LOOP1 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PERMUTE_LOOP 
Execute       rtl_gen_preprocess MUL_MOD.2 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP 
Execute       rtl_gen_preprocess MUL_MOD 
Execute       rtl_gen_preprocess Crypto_Pipeline_MUL_INV_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_PERMUTE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PERMUTE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP 
Execute       rtl_gen_preprocess MUL_MOD.1 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MUL_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_SUB_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_79_1 
Execute       rtl_gen_preprocess Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_READ_DATA_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_WRITE_DATA_LOOP 
Execute       rtl_gen_preprocess Crypto 
INFO-FLOW: Model list for RTL generation: Crypto_Pipeline_PERMUTE_LOOP1 Crypto_Pipeline_INTT_PERMUTE_LOOP MUL_MOD.2 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_PERMUTE_LOOP Crypto_Pipeline_NTT_PERMUTE_LOOP Crypto_Pipeline_NTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_VITIS_LOOP_79_1 Crypto_Pipeline_WRITE_TWIDDLE_LOOP Crypto_Pipeline_READ_DATA_LOOP Crypto_Pipeline_WRITE_DATA_LOOP Crypto
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_PERMUTE_LOOP1 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP1' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.695 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_PERMUTE_LOOP1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_PERMUTE_LOOP1 
Execute       gen_rtl Crypto_Pipeline_PERMUTE_LOOP1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_PERMUTE_LOOP1 
Execute       syn_report -csynth -model Crypto_Pipeline_PERMUTE_LOOP1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_PERMUTE_LOOP1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_PERMUTE_LOOP1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_PERMUTE_LOOP1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_PERMUTE_LOOP1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_PERMUTE_LOOP1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.adb 
Execute       db_write -model Crypto_Pipeline_PERMUTE_LOOP1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_PERMUTE_LOOP1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_INTT_PERMUTE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PERMUTE_LOOP' pipeline 'INTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.699 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_INTT_PERMUTE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_INTT_PERMUTE_LOOP 
Execute       gen_rtl Crypto_Pipeline_INTT_PERMUTE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_INTT_PERMUTE_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_INTT_PERMUTE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PERMUTE_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_INTT_PERMUTE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PERMUTE_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_INTT_PERMUTE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_INTT_PERMUTE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_INTT_PERMUTE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_INTT_PERMUTE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MUL_MOD.2 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.703 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl MUL_MOD.2 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_MUL_MOD_2 
Execute       gen_rtl MUL_MOD.2 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_MUL_MOD_2 
Execute       syn_report -csynth -model MUL_MOD.2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MUL_MOD.2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MUL_MOD.2 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MUL_MOD.2 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.adb 
Execute       db_write -model MUL_MOD.2 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MUL_MOD.2 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_INTT_PE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PE_LOOP' pipeline 'INTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.708 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_INTT_PE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_INTT_PE_LOOP 
Execute       gen_rtl Crypto_Pipeline_INTT_PE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_INTT_PE_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_INTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_INTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_INTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_INTT_PE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_INTT_PE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_INTT_PE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MUL_MOD -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.719 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl MUL_MOD -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_MUL_MOD 
Execute       gen_rtl MUL_MOD -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_MUL_MOD 
Execute       syn_report -csynth -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MUL_MOD -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.adb 
Execute       db_write -model MUL_MOD -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MUL_MOD -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_MUL_INV_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.725 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_MUL_INV_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_MUL_INV_LOOP 
Execute       gen_rtl Crypto_Pipeline_MUL_INV_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_MUL_INV_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_MUL_INV_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_MUL_INV_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_MUL_INV_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_MUL_INV_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_MUL_INV_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_MUL_INV_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_MUL_INV_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_MUL_INV_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_PERMUTE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_PERMUTE_LOOP' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.730 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_PERMUTE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_PERMUTE_LOOP 
Execute       gen_rtl Crypto_Pipeline_PERMUTE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_PERMUTE_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_PERMUTE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_PERMUTE_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_PERMUTE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_PERMUTE_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_PERMUTE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_PERMUTE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_PERMUTE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_PERMUTE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_NTT_PERMUTE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PERMUTE_LOOP' pipeline 'NTT_PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PERMUTE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.734 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_NTT_PERMUTE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_NTT_PERMUTE_LOOP 
Execute       gen_rtl Crypto_Pipeline_NTT_PERMUTE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_NTT_PERMUTE_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_NTT_PERMUTE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PERMUTE_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_NTT_PERMUTE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PERMUTE_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_NTT_PERMUTE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_NTT_PERMUTE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_NTT_PERMUTE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_NTT_PERMUTE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_NTT_PE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PE_LOOP' pipeline 'NTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.740 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_NTT_PE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_NTT_PE_LOOP 
Execute       gen_rtl Crypto_Pipeline_NTT_PE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_NTT_PE_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_NTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_NTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_NTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_NTT_PE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_NTT_PE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_NTT_PE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MUL_MOD.1 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.751 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl MUL_MOD.1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_MUL_MOD_1 
Execute       gen_rtl MUL_MOD.1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_MUL_MOD_1 
Execute       syn_report -csynth -model MUL_MOD.1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MUL_MOD.1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MUL_MOD.1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MUL_MOD.1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.adb 
Execute       db_write -model MUL_MOD.1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MUL_MOD.1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_MUL_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.755 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_MUL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_MUL_LOOP 
Execute       gen_rtl Crypto_Pipeline_POLY_MUL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_MUL_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_MUL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MUL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_MUL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MUL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_MUL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_MUL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_POLY_MUL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_MUL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_SUB_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.759 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_SUB_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_SUB_LOOP 
Execute       gen_rtl Crypto_Pipeline_POLY_SUB_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_SUB_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_SUB_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_SUB_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_SUB_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_SUB_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_SUB_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_SUB_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_POLY_SUB_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_SUB_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_79_1 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_79_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.764 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_79_1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_79_1 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_79_1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_79_1 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_79_1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_79_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_79_1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_79_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_79_1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_79_1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_79_1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_79_1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_WRITE_TWIDDLE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP' pipeline 'WRITE_TWIDDLE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.768 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_WRITE_TWIDDLE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
Execute       gen_rtl Crypto_Pipeline_WRITE_TWIDDLE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_WRITE_TWIDDLE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_WRITE_TWIDDLE_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_WRITE_TWIDDLE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_WRITE_TWIDDLE_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_WRITE_TWIDDLE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_WRITE_TWIDDLE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_WRITE_TWIDDLE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_WRITE_TWIDDLE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_READ_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_READ_DATA_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_READ_DATA_LOOP' pipeline 'READ_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_READ_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.771 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_READ_DATA_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_READ_DATA_LOOP 
Execute       gen_rtl Crypto_Pipeline_READ_DATA_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_READ_DATA_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_READ_DATA_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_READ_DATA_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_READ_DATA_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_READ_DATA_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_READ_DATA_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_READ_DATA_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_READ_DATA_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_READ_DATA_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_WRITE_DATA_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_WRITE_DATA_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_WRITE_DATA_LOOP' pipeline 'WRITE_DATA_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_WRITE_DATA_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.774 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_WRITE_DATA_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_WRITE_DATA_LOOP 
Execute       gen_rtl Crypto_Pipeline_WRITE_DATA_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_WRITE_DATA_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_WRITE_DATA_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_WRITE_DATA_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_WRITE_DATA_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_WRITE_DATA_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_WRITE_DATA_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_WRITE_DATA_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_WRITE_DATA_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_WRITE_DATA_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto -top_prefix  -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'OP', 'ModIndex', 'NTTTwiddleIn', 'DataIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32s_11_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_BitReverseData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.789 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto -istop -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto 
Execute       gen_rtl Crypto -istop -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto 
Execute       syn_report -csynth -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -model Crypto -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.adb 
Execute       db_write -model Crypto -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto 
Execute       export_constraint_db -f -tool general -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute       syn_report -designview -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.design.xml 
Command       syn_report done; 0.36 sec.
Execute       syn_report -csynthDesign -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth.rpt -MHOut /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.protoinst 
Execute       sc_get_clocks Crypto 
Execute       sc_get_portdomain Crypto 
INFO-FLOW: Model list for RTL component generation: Crypto_Pipeline_PERMUTE_LOOP1 Crypto_Pipeline_INTT_PERMUTE_LOOP MUL_MOD.2 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_PERMUTE_LOOP Crypto_Pipeline_NTT_PERMUTE_LOOP Crypto_Pipeline_NTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_VITIS_LOOP_79_1 Crypto_Pipeline_WRITE_TWIDDLE_LOOP Crypto_Pipeline_READ_DATA_LOOP Crypto_Pipeline_WRITE_DATA_LOOP Crypto
INFO-FLOW: Handling components in module [Crypto_Pipeline_PERMUTE_LOOP1] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.compgen.tcl 
INFO-FLOW: Found component Crypto_mux_16_4_32_1_1.
INFO-FLOW: Append model Crypto_mux_16_4_32_1_1
INFO-FLOW: Found component Crypto_mux_2_1_32_1_1.
INFO-FLOW: Append model Crypto_mux_2_1_32_1_1
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_INTT_PERMUTE_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MUL_MOD_2] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.compgen.tcl 
INFO-FLOW: Found component Crypto_mul_16ns_16ns_32_2_1.
INFO-FLOW: Append model Crypto_mul_16ns_16ns_32_2_1
INFO-FLOW: Found component Crypto_mux_3_2_20_1_1.
INFO-FLOW: Append model Crypto_mux_3_2_20_1_1
INFO-FLOW: Found component Crypto_mux_3_2_31_1_1.
INFO-FLOW: Append model Crypto_mux_3_2_31_1_1
INFO-FLOW: Found component Crypto_mul_15ns_16ns_31_2_1.
INFO-FLOW: Append model Crypto_mul_15ns_16ns_31_2_1
INFO-FLOW: Found component Crypto_mac_muladd_16ns_16ns_32ns_33_4_1.
INFO-FLOW: Append model Crypto_mac_muladd_16ns_16ns_32ns_33_4_1
INFO-FLOW: Found component Crypto_mac_muladd_16ns_15ns_32ns_33_4_1.
INFO-FLOW: Append model Crypto_mac_muladd_16ns_15ns_32ns_33_4_1
INFO-FLOW: Handling components in module [Crypto_Pipeline_INTT_PE_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MUL_MOD] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
INFO-FLOW: Found component Crypto_mul_14ns_16ns_30_2_0.
INFO-FLOW: Append model Crypto_mul_14ns_16ns_30_2_0
INFO-FLOW: Found component Crypto_mac_muladd_14ns_16ns_32ns_33_4_0.
INFO-FLOW: Append model Crypto_mac_muladd_14ns_16ns_32ns_33_4_0
INFO-FLOW: Handling components in module [Crypto_Pipeline_MUL_INV_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_PERMUTE_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_NTT_PERMUTE_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_NTT_PE_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MUL_MOD_1] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.compgen.tcl 
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_MUL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_SUB_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_79_1] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_WRITE_TWIDDLE_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_READ_DATA_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_WRITE_DATA_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.tcl 
INFO-FLOW: Found component Crypto_sdiv_15ns_32s_11_19_seq_1.
INFO-FLOW: Append model Crypto_sdiv_15ns_32s_11_19_seq_1
INFO-FLOW: Found component Crypto_mux_3_2_19_1_1.
INFO-FLOW: Append model Crypto_mux_3_2_19_1_1
INFO-FLOW: Found component Crypto_DataRAM_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto_DataRAM_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto_BitReverseData_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto_BitReverseData_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto_control_s_axi.
INFO-FLOW: Append model Crypto_control_s_axi
INFO-FLOW: Append model Crypto_Pipeline_PERMUTE_LOOP1
INFO-FLOW: Append model Crypto_Pipeline_INTT_PERMUTE_LOOP
INFO-FLOW: Append model MUL_MOD_2
INFO-FLOW: Append model Crypto_Pipeline_INTT_PE_LOOP
INFO-FLOW: Append model MUL_MOD
INFO-FLOW: Append model Crypto_Pipeline_MUL_INV_LOOP
INFO-FLOW: Append model Crypto_Pipeline_PERMUTE_LOOP
INFO-FLOW: Append model Crypto_Pipeline_NTT_PERMUTE_LOOP
INFO-FLOW: Append model Crypto_Pipeline_NTT_PE_LOOP
INFO-FLOW: Append model MUL_MOD_1
INFO-FLOW: Append model Crypto_Pipeline_POLY_MUL_LOOP
INFO-FLOW: Append model Crypto_Pipeline_POLY_SUB_LOOP
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_79_1
INFO-FLOW: Append model Crypto_Pipeline_WRITE_TWIDDLE_LOOP
INFO-FLOW: Append model Crypto_Pipeline_READ_DATA_LOOP
INFO-FLOW: Append model Crypto_Pipeline_WRITE_DATA_LOOP
INFO-FLOW: Append model Crypto
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Crypto_mux_16_4_32_1_1 Crypto_mux_2_1_32_1_1 Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_mul_16ns_16ns_32_2_1 Crypto_mux_3_2_20_1_1 Crypto_mux_3_2_31_1_1 Crypto_mul_15ns_16ns_31_2_1 Crypto_mac_muladd_16ns_16ns_32ns_33_4_1 Crypto_mac_muladd_16ns_15ns_32ns_33_4_1 Crypto_flow_control_loop_pipe_sequential_init Crypto_mul_14ns_16ns_30_2_0 Crypto_mac_muladd_14ns_16ns_32ns_33_4_0 Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_sdiv_15ns_32s_11_19_seq_1 Crypto_mux_3_2_19_1_1 Crypto_DataRAM_RAM_AUTO_1R1W Crypto_BitReverseData_RAM_AUTO_1R1W Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W Crypto_control_s_axi Crypto_Pipeline_PERMUTE_LOOP1 Crypto_Pipeline_INTT_PERMUTE_LOOP MUL_MOD_2 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_PERMUTE_LOOP Crypto_Pipeline_NTT_PERMUTE_LOOP Crypto_Pipeline_NTT_PE_LOOP MUL_MOD_1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_VITIS_LOOP_79_1 Crypto_Pipeline_WRITE_TWIDDLE_LOOP Crypto_Pipeline_READ_DATA_LOOP Crypto_Pipeline_WRITE_DATA_LOOP Crypto
INFO-FLOW: Generating /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Crypto_mux_16_4_32_1_1
INFO-FLOW: To file: write model Crypto_mux_2_1_32_1_1
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_mul_16ns_16ns_32_2_1
INFO-FLOW: To file: write model Crypto_mux_3_2_20_1_1
INFO-FLOW: To file: write model Crypto_mux_3_2_31_1_1
INFO-FLOW: To file: write model Crypto_mul_15ns_16ns_31_2_1
INFO-FLOW: To file: write model Crypto_mac_muladd_16ns_16ns_32ns_33_4_1
INFO-FLOW: To file: write model Crypto_mac_muladd_16ns_15ns_32ns_33_4_1
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_mul_14ns_16ns_30_2_0
INFO-FLOW: To file: write model Crypto_mac_muladd_14ns_16ns_32ns_33_4_0
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_sdiv_15ns_32s_11_19_seq_1
INFO-FLOW: To file: write model Crypto_mux_3_2_19_1_1
INFO-FLOW: To file: write model Crypto_DataRAM_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_BitReverseData_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_control_s_axi
INFO-FLOW: To file: write model Crypto_Pipeline_PERMUTE_LOOP1
INFO-FLOW: To file: write model Crypto_Pipeline_INTT_PERMUTE_LOOP
INFO-FLOW: To file: write model MUL_MOD_2
INFO-FLOW: To file: write model Crypto_Pipeline_INTT_PE_LOOP
INFO-FLOW: To file: write model MUL_MOD
INFO-FLOW: To file: write model Crypto_Pipeline_MUL_INV_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_PERMUTE_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_NTT_PERMUTE_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_NTT_PE_LOOP
INFO-FLOW: To file: write model MUL_MOD_1
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_MUL_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_SUB_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_79_1
INFO-FLOW: To file: write model Crypto_Pipeline_WRITE_TWIDDLE_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_READ_DATA_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_WRITE_DATA_LOOP
INFO-FLOW: To file: write model Crypto
INFO-FLOW: Generating /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/vhdl' dstVlogDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/vlog' tclDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db' modelList='Crypto_mux_16_4_32_1_1
Crypto_mux_2_1_32_1_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_16ns_16ns_32_2_1
Crypto_mux_3_2_20_1_1
Crypto_mux_3_2_31_1_1
Crypto_mul_15ns_16ns_31_2_1
Crypto_mac_muladd_16ns_16ns_32ns_33_4_1
Crypto_mac_muladd_16ns_15ns_32ns_33_4_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_14ns_16ns_30_2_0
Crypto_mac_muladd_14ns_16ns_32ns_33_4_0
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_sdiv_15ns_32s_11_19_seq_1
Crypto_mux_3_2_19_1_1
Crypto_DataRAM_RAM_AUTO_1R1W
Crypto_BitReverseData_RAM_AUTO_1R1W
Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
Crypto_control_s_axi
Crypto_Pipeline_PERMUTE_LOOP1
Crypto_Pipeline_INTT_PERMUTE_LOOP
MUL_MOD_2
Crypto_Pipeline_INTT_PE_LOOP
MUL_MOD
Crypto_Pipeline_MUL_INV_LOOP
Crypto_Pipeline_PERMUTE_LOOP
Crypto_Pipeline_NTT_PERMUTE_LOOP
Crypto_Pipeline_NTT_PE_LOOP
MUL_MOD_1
Crypto_Pipeline_POLY_MUL_LOOP
Crypto_Pipeline_POLY_SUB_LOOP
Crypto_Pipeline_VITIS_LOOP_79_1
Crypto_Pipeline_WRITE_TWIDDLE_LOOP
Crypto_Pipeline_READ_DATA_LOOP
Crypto_Pipeline_WRITE_DATA_LOOP
Crypto
' expOnly='0'
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.797 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Crypto_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Crypto_mux_16_4_32_1_1
Crypto_mux_2_1_32_1_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_16ns_16ns_32_2_1
Crypto_mux_3_2_20_1_1
Crypto_mux_3_2_31_1_1
Crypto_mul_15ns_16ns_31_2_1
Crypto_mac_muladd_16ns_16ns_32ns_33_4_1
Crypto_mac_muladd_16ns_15ns_32ns_33_4_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_14ns_16ns_30_2_0
Crypto_mac_muladd_14ns_16ns_32ns_33_4_0
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_sdiv_15ns_32s_11_19_seq_1
Crypto_mux_3_2_19_1_1
Crypto_DataRAM_RAM_AUTO_1R1W
Crypto_BitReverseData_RAM_AUTO_1R1W
Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
Crypto_control_s_axi
Crypto_Pipeline_PERMUTE_LOOP1
Crypto_Pipeline_INTT_PERMUTE_LOOP
MUL_MOD_2
Crypto_Pipeline_INTT_PE_LOOP
MUL_MOD
Crypto_Pipeline_MUL_INV_LOOP
Crypto_Pipeline_PERMUTE_LOOP
Crypto_Pipeline_NTT_PERMUTE_LOOP
Crypto_Pipeline_NTT_PE_LOOP
MUL_MOD_1
Crypto_Pipeline_POLY_MUL_LOOP
Crypto_Pipeline_POLY_SUB_LOOP
Crypto_Pipeline_VITIS_LOOP_79_1
Crypto_Pipeline_WRITE_TWIDDLE_LOOP
Crypto_Pipeline_READ_DATA_LOOP
Crypto_Pipeline_WRITE_DATA_LOOP
Crypto
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute       sc_get_clocks Crypto 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Crypto LOOP {} BUNDLEDNAME control DSP 0 BRAM 16 URAM 0}} report_dict {TOPINST Crypto MODULE2INSTS {Crypto Crypto Crypto_Pipeline_PERMUTE_LOOP1 grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514 Crypto_Pipeline_PERMUTE_LOOP grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615 Crypto_Pipeline_POLY_MUL_LOOP grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716 MUL_MOD_1 grp_MUL_MOD_1_fu_558 Crypto_Pipeline_POLY_SUB_LOOP grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785 Crypto_Pipeline_VITIS_LOOP_79_1 grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854 Crypto_Pipeline_WRITE_TWIDDLE_LOOP grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923 Crypto_Pipeline_READ_DATA_LOOP grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995 Crypto_Pipeline_WRITE_DATA_LOOP grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066 Crypto_Pipeline_INTT_PERMUTE_LOOP grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137 Crypto_Pipeline_NTT_PERMUTE_LOOP grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190 Crypto_Pipeline_MUL_INV_LOOP grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243 MUL_MOD grp_MUL_MOD_fu_578 Crypto_Pipeline_INTT_PE_LOOP grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282 MUL_MOD_2 {grp_MUL_MOD_2_fu_1276 grp_MUL_MOD_2_fu_1276} Crypto_Pipeline_NTT_PE_LOOP grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343} INST2MODULE {Crypto Crypto grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514 Crypto_Pipeline_PERMUTE_LOOP1 grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615 Crypto_Pipeline_PERMUTE_LOOP grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716 Crypto_Pipeline_POLY_MUL_LOOP grp_MUL_MOD_1_fu_558 MUL_MOD_1 grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785 Crypto_Pipeline_POLY_SUB_LOOP grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854 Crypto_Pipeline_VITIS_LOOP_79_1 grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923 Crypto_Pipeline_WRITE_TWIDDLE_LOOP grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995 Crypto_Pipeline_READ_DATA_LOOP grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066 Crypto_Pipeline_WRITE_DATA_LOOP grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137 Crypto_Pipeline_INTT_PERMUTE_LOOP grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190 Crypto_Pipeline_NTT_PERMUTE_LOOP grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243 Crypto_Pipeline_MUL_INV_LOOP grp_MUL_MOD_fu_578 MUL_MOD grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282 Crypto_Pipeline_INTT_PE_LOOP grp_MUL_MOD_2_fu_1276 MUL_MOD_2 grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343 Crypto_Pipeline_NTT_PE_LOOP} INSTDATA {Crypto {DEPTH 1 CHILDREN {grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514 grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615 grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716 grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785 grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854 grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923 grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995 grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066 grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137 grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190 grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243 grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282 grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343}} grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716 {DEPTH 2 CHILDREN grp_MUL_MOD_1_fu_558} grp_MUL_MOD_1_fu_558 {DEPTH 3 CHILDREN {}} grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243 {DEPTH 2 CHILDREN grp_MUL_MOD_fu_578} grp_MUL_MOD_fu_578 {DEPTH 3 CHILDREN {}} grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282 {DEPTH 2 CHILDREN grp_MUL_MOD_2_fu_1276} grp_MUL_MOD_2_fu_1276 {DEPTH 3 CHILDREN {}} grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343 {DEPTH 2 CHILDREN grp_MUL_MOD_2_fu_1276}} MODULEDATA {Crypto_Pipeline_PERMUTE_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_820_p2 SOURCE Utils.cpp:24 VARIABLE add_ln24 LOOP PERMUTE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_INTT_PERMUTE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_812_p2 SOURCE Crypto.cpp:143 VARIABLE add_ln143 LOOP INTT_PERMUTE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MUL_MOD_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U105 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U106 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_1_U117 SOURCE Arithmetic.cpp:24 VARIABLE temp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U107 SOURCE Arithmetic.cpp:25 VARIABLE temp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_1_U117 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_184_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U109 SOURCE Arithmetic.cpp:22 VARIABLE temp1_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U110 SOURCE Arithmetic.cpp:23 VARIABLE temp2_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U111 SOURCE Arithmetic.cpp:24 VARIABLE temp3_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U112 SOURCE Arithmetic.cpp:25 VARIABLE temp4_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_287_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_291_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_327_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_333_p2 SOURCE Arithmetic.cpp:74 VARIABLE add_ln74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U114 SOURCE Arithmetic.cpp:22 VARIABLE temp1_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U118 SOURCE Arithmetic.cpp:23 VARIABLE temp2_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U115 SOURCE Arithmetic.cpp:24 VARIABLE temp3_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_2_1_U116 SOURCE Arithmetic.cpp:25 VARIABLE temp4_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U118 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_shift_fu_435_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_fu_451_p2 SOURCE Arithmetic.cpp:85 VARIABLE sub_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_459_p2 SOURCE Arithmetic.cpp:89 VARIABLE sub_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_475_p2 SOURCE Arithmetic.cpp:90 VARIABLE sub_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_INTT_PE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_1455_p2 SOURCE Crypto.cpp:156 VARIABLE add_ln156 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_1316_p2 SOURCE Crypto.cpp:158 VARIABLE add_ln158 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_1_fu_1463_p2 SOURCE Crypto.cpp:158 VARIABLE add_ln158_1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_1331_p2 SOURCE Crypto.cpp:159 VARIABLE add_ln159 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_1_fu_1468_p2 SOURCE Crypto.cpp:159 VARIABLE add_ln159_1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_1346_p2 SOURCE Crypto.cpp:160 VARIABLE add_ln160 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1605_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_1626_p2 SOURCE Arithmetic.cpp:44 VARIABLE sub_ln44 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_fu_1614_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_1630_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MUL_MOD {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U192 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14ns_16ns_32ns_33_4_0_U204 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U193 SOURCE Arithmetic.cpp:24 VARIABLE temp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_14ns_16ns_30_2_0_U194 SOURCE Arithmetic.cpp:25 VARIABLE temp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14ns_16ns_32ns_33_4_0_U204 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_210_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U196 SOURCE Arithmetic.cpp:22 VARIABLE temp1_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U197 SOURCE Arithmetic.cpp:23 VARIABLE temp2_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U198 SOURCE Arithmetic.cpp:24 VARIABLE temp3_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U199 SOURCE Arithmetic.cpp:25 VARIABLE temp4_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_7_fu_313_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_317_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_353_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_359_p2 SOURCE Arithmetic.cpp:74 VARIABLE add_ln74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U201 SOURCE Arithmetic.cpp:22 VARIABLE temp1_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U205 SOURCE Arithmetic.cpp:23 VARIABLE temp2_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U202 SOURCE Arithmetic.cpp:24 VARIABLE temp3_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_2_1_U203 SOURCE Arithmetic.cpp:25 VARIABLE temp4_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U205 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_shift_fu_464_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_fu_481_p2 SOURCE Arithmetic.cpp:85 VARIABLE sub_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_489_p2 SOURCE Arithmetic.cpp:89 VARIABLE sub_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_505_p2 SOURCE Arithmetic.cpp:90 VARIABLE sub_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_MUL_INV_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_635_p2 SOURCE Crypto.cpp:175 VARIABLE add_ln175 LOOP MUL_INV_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_PERMUTE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_820_p2 SOURCE Utils.cpp:24 VARIABLE add_ln24 LOOP PERMUTE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_NTT_PERMUTE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_812_p2 SOURCE Crypto.cpp:109 VARIABLE add_ln109 LOOP NTT_PERMUTE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_NTT_PE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_1455_p2 SOURCE Crypto.cpp:122 VARIABLE add_ln122 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_1316_p2 SOURCE Crypto.cpp:124 VARIABLE add_ln124 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_1_fu_1463_p2 SOURCE Crypto.cpp:124 VARIABLE add_ln124_1 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_1331_p2 SOURCE Crypto.cpp:125 VARIABLE add_ln125 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_1468_p2 SOURCE Crypto.cpp:125 VARIABLE add_ln125_1 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_1346_p2 SOURCE Crypto.cpp:126 VARIABLE add_ln126 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1605_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_1626_p2 SOURCE Arithmetic.cpp:44 VARIABLE sub_ln44 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_fu_1614_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_1630_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MUL_MOD_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U412 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U413 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_1_U424 SOURCE Arithmetic.cpp:24 VARIABLE temp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U414 SOURCE Arithmetic.cpp:25 VARIABLE temp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_1_U424 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_184_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U416 SOURCE Arithmetic.cpp:22 VARIABLE temp1_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U417 SOURCE Arithmetic.cpp:23 VARIABLE temp2_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U418 SOURCE Arithmetic.cpp:24 VARIABLE temp3_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U419 SOURCE Arithmetic.cpp:25 VARIABLE temp4_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_287_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_291_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_327_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_333_p2 SOURCE Arithmetic.cpp:74 VARIABLE add_ln74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U421 SOURCE Arithmetic.cpp:22 VARIABLE temp1_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U425 SOURCE Arithmetic.cpp:23 VARIABLE temp2_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_2_1_U422 SOURCE Arithmetic.cpp:24 VARIABLE temp3_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_2_1_U423 SOURCE Arithmetic.cpp:25 VARIABLE temp4_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U425 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_shift_fu_435_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_fu_451_p2 SOURCE Arithmetic.cpp:85 VARIABLE sub_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_459_p2 SOURCE Arithmetic.cpp:89 VARIABLE sub_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_475_p2 SOURCE Arithmetic.cpp:90 VARIABLE sub_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_MUL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_599_p2 SOURCE Crypto.cpp:98 VARIABLE add_ln98 LOOP POLY_MUL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_SUB_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_642_p2 SOURCE Crypto.cpp:88 VARIABLE add_ln88 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_fu_745_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_759_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_79_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_576_p2 SOURCE Crypto.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_674_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_684_p2 SOURCE Arithmetic.cpp:44 VARIABLE sub_ln44 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_WRITE_TWIDDLE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_604_p2 SOURCE Crypto.cpp:68 VARIABLE add_ln68 LOOP WRITE_TWIDDLE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_READ_DATA_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_573_p2 SOURCE Crypto.cpp:58 VARIABLE add_ln58 LOOP READ_DATA_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_WRITE_DATA_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_599_p2 SOURCE Crypto.cpp:50 VARIABLE add_ln50 LOOP WRITE_DATA_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_U SOURCE Crypto.cpp:22 VARIABLE DataRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_1_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_2_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_3_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_4_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_5_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_6_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_7_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_8_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_9_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_10_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_11_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_12_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_13_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_14_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_15_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_16_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_17_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_18_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_19_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_20_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_21_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_22_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_23_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_24_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_25_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_26_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_27_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_28_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_29_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_30_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_31_U SOURCE Crypto.cpp:22 VARIABLE DataRAM_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_1_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_2_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_3_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_4_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_5_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_6_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_7_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_8_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_9_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_10_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_11_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_12_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_13_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_14_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_15_U SOURCE Crypto.cpp:28 VARIABLE BitReverseData_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_1_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_2_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_3_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_4_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_5_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_6_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_7_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_8_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_9_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_10_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_11_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_12_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_13_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_14_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME NTTTWiddleRAM_15_U SOURCE Crypto.cpp:31 VARIABLE NTTTWiddleRAM_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_1_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_2_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_3_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_4_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_5_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_6_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_7_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_8_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_9_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_10_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_11_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_12_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_13_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_14_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME INTTTWiddleRAM_15_U SOURCE Crypto.cpp:33 VARIABLE INTTTWiddleRAM_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln149_fu_1476_p2 SOURCE Crypto.cpp:149 VARIABLE sub_ln149 LOOP INTT_STAGE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln149_1_fu_1501_p2 SOURCE Crypto.cpp:149 VARIABLE sub_ln149_1 LOOP INTT_STAGE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_1569_p2 SOURCE Crypto.cpp:153 VARIABLE add_ln153 LOOP INTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_fu_1599_p2 SOURCE Crypto.cpp:115 VARIABLE sub_ln115 LOOP NTT_STAGE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_1_fu_1624_p2 SOURCE Crypto.cpp:115 VARIABLE sub_ln115_1 LOOP NTT_STAGE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_1692_p2 SOURCE Crypto.cpp:119 VARIABLE add_ln119 LOOP NTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 36 BRAM 128 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.816 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
Execute       syn_report -model Crypto -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 195.92 MHz
Command     autosyn done; 8.33 sec.
Command   csynth_design done; 39.48 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.94 seconds. CPU system time: 4.24 seconds. Elapsed time: 39.48 seconds; current allocated memory: 371.270 MB.
Command ap_source done; 41.67 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/meng/HLS/Crypto/Crypto/solution1 opened at Wed Feb 05 12:50:52 HKT 2025
Execute     ap_set_clock -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/meng/Software/VIvado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.9 sec.
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.97 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.03 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 7 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 7 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./Crypto/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
Execute     set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Crypto xml_exists=0
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Crypto
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=46 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Crypto_mux_16_4_32_1_1
Crypto_mux_2_1_32_1_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_16ns_16ns_32_2_1
Crypto_mux_3_2_20_1_1
Crypto_mux_3_2_31_1_1
Crypto_mul_15ns_16ns_31_2_1
Crypto_mac_muladd_16ns_16ns_32ns_33_4_1
Crypto_mac_muladd_16ns_15ns_32ns_33_4_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_14ns_16ns_30_2_0
Crypto_mac_muladd_14ns_16ns_32ns_33_4_0
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_sdiv_15ns_32s_11_19_seq_1
Crypto_mux_3_2_19_1_1
Crypto_DataRAM_RAM_AUTO_1R1W
Crypto_BitReverseData_RAM_AUTO_1R1W
Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
Crypto_control_s_axi
Crypto_Pipeline_PERMUTE_LOOP1
Crypto_Pipeline_INTT_PERMUTE_LOOP
MUL_MOD_2
Crypto_Pipeline_INTT_PE_LOOP
MUL_MOD
Crypto_Pipeline_MUL_INV_LOOP
Crypto_Pipeline_PERMUTE_LOOP
Crypto_Pipeline_NTT_PERMUTE_LOOP
Crypto_Pipeline_NTT_PE_LOOP
MUL_MOD_1
Crypto_Pipeline_POLY_MUL_LOOP
Crypto_Pipeline_POLY_SUB_LOOP
Crypto_Pipeline_VITIS_LOOP_79_1
Crypto_Pipeline_WRITE_TWIDDLE_LOOP
Crypto_Pipeline_READ_DATA_LOOP
Crypto_Pipeline_WRITE_DATA_LOOP
Crypto
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP1.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PERMUTE_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_2.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_PERMUTE_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PERMUTE_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_79_1.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_TWIDDLE_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_READ_DATA_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_WRITE_DATA_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute     sc_get_clocks Crypto 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Crypto
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Crypto
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/meng/HLS/Crypto/Crypto/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/meng/HLS/Crypto/Crypto/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s Crypto/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file Crypto/solution1/impl/export.zip
Command   export_design done; 11.65 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.68 seconds. CPU system time: 0.57 seconds. Elapsed time: 11.65 seconds; current allocated memory: 9.547 MB.
Command ap_source done; 13.81 sec.
Execute cleanup_all 
