# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Counter.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/D_FF.vhd" \
"../../../../Fianl_Projact.srcs/sim_1/imports/Sim/Counter_Sim.vhd" \

# Do not sort compile order
nosort
