Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a96eb63721b74763bebdbebccbde9318 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Counter_8bit_tb_behav xil_defaultlib.Counter_8bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 8 into T is out of bounds [C:/Users/rayomnd/lab6_2_2/lab6_2_2.srcs/sources_1/new/Counter.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_flip_flops
Compiling module xil_defaultlib.T_flip_flops
Compiling module xil_defaultlib.Counter_8bit_default
Compiling module xil_defaultlib.Counter_8bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Counter_8bit_tb_behav
