.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000100
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000110100
000001011000000100
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000011000000100
000000001000000000
000000011000000000
000000001000000000
000000000000010010
000000000000110000
000000000000000100
000000000000010001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000100100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000110000100010
000000001000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001011000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000

.io_tile 18 0
010000000000000010
000100000000000000
000010000000000000
000000110000000001
000001111010100001
000000000001110000
001101011000000100
000000000000000000
000000000000000000
000000000000000000
000000011000010110
000000001000111000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
100100000000000000
000000000000000000
000000000000000001
000000111001111101
000000000001111000
001100000000000100
000000000000000000
000010000000000000
000101110000000000
000000000000001100
010011010000001000
000000000000000100
000000000000000001
000000011000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000000110000000001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 23 0
000000000000000010
001100000000000000
000001011000000000
000000001000000001
000000111000100001
000001110011010001
001100000000011100
000000000000000000
000000111000000010
001100001000000001
000010000010010110
000000110001011100
000000000000000100
000000000000000001
000000000000000001
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000001000010011011111000110000110000001000
000000010000000000100111101101110000110000110010000000
111000000000001111000111101111011010110000110000001000
100000000000001011000000000001000000110000110010000000
000000000000100111000111111011011100110000110010001000
000000000000000000000011100111100000110000110000000000
000000000000000111000111100001101100110000110000001000
000000000000000111000000000011010000110000110010000000
000000000000000011100111010001001010110000110000001000
000000000000001001100011011001010000110000110010000000
000000000000000101100111011011101010110000110010001000
000000000000000000100011000101100000110000110000000000
000000000000000011100000001111011110110000110000001000
000000000000000001000000001111000000110000110010000000
000000000000000101100011100101001100110000110010001000
000000000000001111100100001001100000110000110000000000

.logic_tile 1 1
000000000000101111100111101011101001101000000000000000
000000000000001101100100000011011111100000010001000000
000000000000000111100111101101111100101000010010000000
000000000000000111100000000011001100000000100000000000
000001000000000000000000001011101100010000110000000000
000000000000010000000000000011111100000000100010000000
000000000000000111100000001011111101001001000000000010
000000000000000000000011100011011011000010100000000000
000001000000001011100111101011111111000001000000000000
000000000000001111000100000001001100100001010010000000
000000000000000111100111001011101111110000010001000000
000000000000001001100111101001011100010000000000000000
000000000010000011100111001001111100111000000000000000
000000000000000000100000000011001110100000000010000000
000000000000000000000111000001000000111001110000000000
000000000000000111000000000000001000111001110000000100

.logic_tile 2 1
000000000000000000000000000000000001001111000000000000
000000000001000000000000000000001010001111000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100101011000101000000000000010
000000000000000111000100000111011011100000010000000000
000000001000000101000111000101101111100001010010000000
000000000001000000100010110101101110010000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011000000000001101011111000000000000000
000000000000000000000000000111001110100000000010000000
000000000000000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.logic_tile 3 1
000000001000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000010001100001000000001000000000
000000000001010000000011100000101111000000000000000000
000000000000000000000000001000001001001100110000000000
000000000000000000000000001111001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 4 1
000000001000000000000000000000000001000000001000000000
000000000000000000000010110000001001000000000000001000
111000000000001001100000010101000000000000001000000000
100000000000000001000011010000101101000000000000000000
000000000000000000000111110011001001001100111000000000
000000000000001111000010100000101100110011000000000000
000000001010000001000000010101101001001100111000000000
000000000000000000000010000000001011110011000000000000
000000000000000000000011101101001001010110010000000000
000000000000001111000100001111101101100110100000000000
000000000000001000000000000111001001010011100000000000
000000000000000011000010110000111111010011100000000000
000000000110000000000110000001111110010111000100000000
000000000000010000000000000000001100010111000000000000
000000001110101000000110001000011000000111010100000000
000000000001011011000010110111001010001011100000000000

.logic_tile 5 1
000000001010001000000000000011101110101000010000000000
000000000000001101000000000001111011000000100010000000
000000000000000000000000001001001110101001000000000010
000000000000000000000011111101001111100000000000000000
000000001011000000000011100000000000000000000000000000
000000100000100000000100000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010100000000011100000000000000000000000000000
000000000110000111000000000011001111000001000000000000
000010100000000000100000000001011001010110000010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000111100000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 1
000001000000101111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001000000000001011101111100000000000000000
000000000000001011000000001101101110010010010000000000
000000000000000000000000000101111111001100000000000000
000000000000000000000000000111101101100010000000000001
000000000000000000000000000001011000000001010000000000
000000000000000000000011100001001100001001000000000001
000000000000000111000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001111011101001001110000000000
000000000000000101000000001101011110000010000000000000

.logic_tile 8 1
000000000110000000000010010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111001000000001000000110000111001111101011100000000010
100000100000000001000000001101011111101001000000000000
010000000000000001100000010000000000000000100100000000
010000000000000000000010000000001101000000000010000000
000100000000000000000000000000000000000000100100000000
000100000000000000000011100000001111000000000000000000
000000000000000000000110000001101101100110110001000000
000000000000000000000010011111111101010000110000000000
000000000000100000000010111101011001010010000000000000
000000000000011101000010101011001011000111100000000000
000000000000000101100011000000001000000100000100000000
000010100000000000000010110000010000000000000000000000
110000000000000000000000010000011100000100000100000000
100000000000000000000010000000000000000000000001000000

.logic_tile 9 1
000000000010000000000110000000000001000000100100000000
000010100000000000000010010000001110000000000000000000
111000000000000000000110001111101110011100000000000000
100001000000000000000000000011111010011101010000000000
010000001010001000000011110000001110000100000100000000
110000000000000001000010000000010000000000000000000000
000000000000100001000000000000001000000100000100000000
000000000000010000100000000000010000000000000000000000
000000001000000000000000001101011110010001100000000000
000010100000000000000000001111101111110010110000000000
000000000000000001100000010000011100000100000100000000
000000000000000000000011000000010000000000000000000000
000000000000000000000010011001011000010000110000000000
000000100001000000000011001111111111100110110000000000
110000000000001111000010000000011010000100000100000000
100000000000000101000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000001100100001100000000000001110000100000100000000
100000000000010111000000000000010000000000000000000000
010001000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001010000111010000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000001000000000000000111000000001100000100000100000000
000010000000000000000000000000010000000000000000000000
000000000000000000010011000001100000000000000100000000
000000000000000001000100000000000000000001000000000000
000000000010000001100011100011111001010000110000000000
000000000000000111000000000111101111011001110000000000
110000000000000000000011000011111010010100000000000000
100000100000000000000000001001001110011000000000000010

.logic_tile 11 1
000000000000000000000110010000000000000000001000000000
000000000000001001000010000000001110000000000000001000
111000000000000111100110000000000001000000001000000000
100000000000000000000000000000001100000000000000000000
110001000010100000000000000000001000001000011110000000
010010000000010000000000000001001001000100100000000000
000000000000000101000000000001001000001000010110000000
000000000000001101100000000000001001001000010000000000
000000000000000000000000000111000001100000010000000000
000000000001000000000010100000001110100000010001000100
000000001110000001100000001101101111110000000110000000
000000000000000000000000001001001010110110000000000000
000000000000001111000000000001101110101000000000100000
000000000000000111100000000000000000101000000000000100
110000000000000011100000000111000001001100110000000000
100000000000000000000000000000001100110011000000000000

.logic_tile 12 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000001101101100000010000000000
000000000000000000000000000111101110100000100010000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000

.logic_tile 13 1
000000000000100000000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000100110100101
000000000000000000000000000000001001000000000011000101
000000000000100000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
111000000000000000000000000000000000000000000000000000
100001000010000000000010110000000000000000000000000000
110000001000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000101000000000000000001000000100100000000
000001000000000000000000000000001100000000000000000000
000000000000000101000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111100000000111000001111001110100000000
110000000000000101100000000000001110111001110000000000

.logic_tile 16 1
000000000000001000000000000000000001000000100100000000
000000000000000101000000000000001010000000000000000000
111000000000000000000011000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000100000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000001100000000000000110000000
000000000000000000000000000000100000000001001000000000
000001100000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110100000000000001000000000001000000000000000100000000
110100000010000000100000000000000000000001000000000000

.logic_tile 17 1
000000000000000000000000000111100000000000000100000000
000010000000000000000011100000000000000001000000000000
111000000001001000000000000000000000000000000000000000
100001000000000101000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001101000000000010000010000000
000000000000000000000111000000001110000100000100000000
000000000000000000000100000000010000000000000010000000
000000000000000011100000000000001100000100000100000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000011000000000000000000100000000
000000000000100000000011110011000000000010000000000000
000000000110001000000011100000000001000000100100000000
000000000000000001000100000000001101000000000000000000
110000000000000000000111000001111110101001010000000000
100000000000000001000100000111010000101010100010000001

.logic_tile 18 1
100000000000010101000000000000000000000000000000000000
000000000000100000100010110000000000000000000000000000
111000000000000111100000000000000000000000100100000000
100001000000000000000000000000001000000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000001101100000000101111101001001110000000000
000000000000000101000000000000001000001001110000000000
000000001000100000000000000001011100010110100000000000
000000000000000000000000000101010000101010100000000000
000000000000001000000010010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000010111011100010111000000000000
000010100000000000000010000000111001010111000000000000
000000000000000000000000001000011101001001110000000000
000000000000000000000000000101011000000110110000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000001010000000000000000000000000000
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
100000000000000000000000000000000000000000000000000000
000000001110001101000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000011011001110100000000000
000000100000000000000000000001011010001101010000000000
000000000000000001100000011111001100000001010010000000
000000000000000000000011010011010000101011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000111100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000010000000000001000001111011101000000000000
000000000000100000000000000011011001101110000010000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111010000100000000000000
000000000000000000000000001011001111101100000000000001
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000111000000000011100001011111101000010000000001
000000000000100000000011110011111101000000100000000000
000000000000000011100000000011001011000000010000000000
000000000000000000100011110011001111001001010001000000
000000001001010111000000011111111000000000100000000000
000000000000100111000011101001101100100000110000000001
000000000000000000000000011011001101100000000001000000
000000000000001001000011100101101011110100000000000000
000000000000101111000000001111101010010000110000000000
000000000000000111000011100111101100000000010000000100
000000000000000000000000000011011101101000010000000001
000000001100001111000011101101001111001000000000000000
000010100000100000000000010111111111001001000000000000
000001000000010000000011000011101111000010100000000100
000000000000000011100011111001001100111000000000000000
000000000000001001100111011111101111100000000001000000

.logic_tile 24 1
000000000000000000000010001101101101100000000000000000
000000000000000000000100001111001101110000010000000001
000000000000001001000000001011111111001000000010000000
000000000000000001100000000011111000001001010000000000
000010000010100000000011101111001011100000000000000000
000001000000000001000000001111001101110000010001000000
000000000000000111100000001111011110001000000000000000
000000000000001001000000001111111101000110100000000001
000001000000000111000010001000001110101000000000000000
000000000000000000100100000011010000010100000000000001
000000000000001001000011110000001010110000000000000001
000000000000001011100111110000011111110000000000000000
000000000000000000000010001001011101100001010000000000
000000000000001001000111101011111010010000000001000000
000000000000000001100011110111111000111101010000000000
000000000000000000000111110000000000111101010000000001

.ipcon_tile 25 1
000000010000000111000111101111011110110000110000101000
000000010000000000000111101011010000110000110000000000
111000000000000000000111000111001000110000110000001000
100000000000000111000111111101110000110000110001000000
000000000000001111100111101001011010110000110000001000
000000000000001111100111101001010000110000110001000000
000000001110000000000111000011011100110000110000001000
000000000000000000000111110011100000110000110001000000
000001000000001111000111111011011000110000110010001000
000000000000001111100011001101110000110000110000000000
000000001110000111100000010011001010110000110010001000
000000000000101111100011110101000000110000110000000000
000000000000001000000111100111101000110000110000001000
000000000000000111000100001101010000110000110000100000
000000000000000111100000011001111110110000110010001000
000000000000000111100011110011000000110000110000000000

.ipcon_tile 0 2
000000000000001000000010011011111000110000110000001000
000000001000001101000011110111110000110000110001000000
111000000000000111000111000001101000110000110000001000
100000000000001011000100001111010000110000110001000000
000000000000001111000011101011111000110000110010001000
000000001000011111100000001111000000110000110000000000
000000000000000111000011100001001010110000110000001000
000000000000001011100111010101000000110000110010000000
000000000000000000000000011101101110110000110000001000
000000000000100000000011110011100000110000110000000010
000000000000001001000111100101101010110000110000001000
000000000000001011000100001001010000110000110000000010
000000100000000000000011100111111110110000110000001000
000000000000000001000110011011100000110000110010000000
000000000000001001000010011101101110110000110000001000
000000000000001111100111100101110000110000110010000000

.logic_tile 1 2
000000000000000001100000000000000000001111000000000000
000000000000000000000010110000001110001111000000000000
000000000000000000000000000111001111100000000000000000
000000000000000000000000001111101110000000000000000000
000000000001010000000000000001000001100000010000000001
000000000000010000000000001001001011000000000001000101
000001000000000000000110000000000000010110100000000000
000000100000000000000000001111000000101001010000000000
000000000000000101000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000100001000001000000110110011100000010110100000000000
000000000000000101000010100000000000010110100000000000
000000000000000101100110111000000000010110100000000000
000000000000000000000010101111000000101001010000000000
000001000110001101100110101111111100100000000000000000
000000100000000101000000001011011100000000000000000000

.logic_tile 2 2
000000000000000000000000010101000000000000001000000000
000000000000000101000011100000100000000000000000001000
111100000000001101100000010011101000110011001100000000
100000001000000101000010100000111010001100110000000000
000000000000001000000110110101101000110011001100000000
000000000000000101000011100000101011001100110000000000
000001000000000111000000000001101001110011001100000000
000010000000000101000011110000001011001100110000000000
000000000000010000000000000001101001110011001100000000
000000000000100000000000000000001101001100110000000000
000000000000000000000000000001001001110011001100000000
000000000000000000000010010000001011001100110000000000
000000000010000000000000000101101001110011001100000000
000000001100000000000000000000001101001100110000000000
010000000000000000000000000001101001110011001100000000
110000000000000000000000000000101011001100110000000000

.logic_tile 3 2
000000001000000001100000010000000001000000001000000000
000000000000000000000010000000001011000000000000001000
000000000000000000000110010000001110000011111000000000
000000000000000000000110010000011000000011110000000000
000000000000000000000010000111101110000011111000000000
000000000000000000000000000000111001000011110000000000
000000000000100000000110000000011000000011111000000000
000000000001010000000000000000011101000011110000000000
000010100000000000000110000000011001000011111000000000
000000000000000000000010100000011100000011110000000000
000000001000001000000000010011101000111100001000000000
000000000000000001000011010000100000111100000000000000
000010000000001000000010000111001000011100000000000111
000001000001010101000110100000001101011100000000000011
000000000000000000000000010000001010000011110000000000
000000000000000000000011010000010000000011110000000000

.logic_tile 4 2
000000000000001000000000001011011011000010000000000000
000000000000000001000010100101111011000000000000000000
111000000110000101100000001001001000110001110000000000
100000000000000000000010100001011011100010110000000000
010010000000000101000011100101011101001100110000000000
110000000000000000100010110000111001110011000000000000
000000000110000001000010100000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000011100111111010010110100110000100
000000000000000000000000000101000000111101010010000000
000000001000100000010010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000001000000001000000000001111101110011111000100000000
000010000000000011000000000111001010001111000001000010
000000000000000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100000001111001101101011010100000001
000000000000000001000000001011001100000001000010000001
000000001000001000010010011011111000101101010100000001
000000000000000001000011011011101100000100000000000001
000000000001011000000000000000000000000000000000000000
000000100000101011000000000000000000000000000000000000
110000000000000000000000001011011100101001000100000100
100000000000000000000000001101011100010101000010000100

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000010001100000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000110000001
010000000000000000000011100011000000000010000011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000101000000000000000110000000
000000000000000001010000000000100000000001000001000100
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 8 2
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
111000000000000000000111100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000000011011011001111110000000000010
100000000000000000000010101101101111101010000010000000

.logic_tile 10 2
000001000000000000000000000000001100000100000100000000
000010000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000110000000
100000000000000000000000001111000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000010101101000000010000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001001100000000000001110000100000100000000
000001000000001111000010110000000000000000000001000000
110000000000000000000000001011001111110010110010000010
100000000000001011000000000111001011010001100001000000

.logic_tile 11 2
000001000000001000000010100000000000000000000000000000
000010001110000011000010100000000000000000000000000000
111000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000010000100
110001000000000000000000000111000001101111010000000000
110010000000000111000000000011001111001111000001000100
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000001000001000110000000000000
000000000001010011000000001001101010000000000000000000
000000000000000000000000000001011010010000000000000100
000000000000000000000000001111101001000000000000000001
000000000000000000000011000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
110000100000000000000010000111100000110110110010000000
100000000000000000000100000101101110010110100000100000

.logic_tile 12 2
000000000000000000000000001000001010000010100100000010
000000000000000000000000000001000000000001010010000100
111110000000000000000000000000000000000000000000000000
100001000000001101000000000000000000000000000000000000
000100000110001000000000000011101101010110110000000000
000000000000000001000000000111111010110110110000000100
000010101110001101000000001000000000001001000000000000
000001000000000101100000000101001111000110000000000000
000000000000000000000110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000010000000100000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000001000000000000000000001000011000011110100100000000
000010000000000000000000001011011111101101011000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000001000000000011000000000000000000100000000
000000000000001001000010101101000000000010000000100100
111000000000000000000111111111011101000111000000000000
100000000010000000000110011001011110000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000001001111111000010000000
000000000110000000000100000000011101111111000000100111
000010100000000001100000000000000001000000100100000001
000001000000000001000000000000001001000000000000100000
000000000000000000000010010001000000000000000100000011
000000000010000000000010000000000000000001000000000000
000000000000000101100000000000001100000010100100000000
000000000001010000000000000011000000000001010000000001
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 16 2
000001000000000000000000001000001111110110100000000000
000000000000001111000000001101001000111001010000000010
111000000000001101000000011001001100010000000100000000
100000000000001011100010000101011100010010100000000000
000001001010000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000110110000000000000000000000000000
000000000001010001100000010101111110001101000100000010
000000000000000000000011101011011000001000000000000100
000000000000000000000000000001101010111101010000000000
000000000100000000000010010000100000111101010000000100
000000000000001000000000000111111000001011000100000000
000010000000001011000000001011101000000001000000000000
000000000000000000000110011011111110101001010100000101
000000000000000000000010001101110000111110100010000010

.logic_tile 17 2
000000001011010000000000000000011110000100000100000000
000000000000100000000010110000000000000000000000000000
111000000000000000000111100011100000000000000100000000
100000000000000000000010100000100000000001000000000000
110000000000001000000110000101011101111001110001000000
010000000000000001000000001101011010110101110000000100
000000000000000001100000000000001111110000000000000000
000000000000000000000000000000001001110000000000000000
000000001110000001100000011111000001101001010000000000
000000001000000000000011011001001111100110010000000101
000000000000000000000010101001000000101001010000000000
000000000000000000000110001001100000000000000000000000
000000000000001101000000010111000000000000000100000000
000000001100000101000011110000100000000001000000000000
110000000000010000000010100101111110101001010010000001
100000000000100001000100000011010000101011110000000000

.logic_tile 18 2
000010100000000000000010100111011100000010100100000010
000001000000001101000100000000000000000010100011000100
111000000000000111000010101000000000100000010000000000
100000000000000000000100001011001010010000100000000000
010000001010000101000010000000011000101000000000000000
110000000000001101100000000001010000010100000000000000
000000000001010001000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000011000001000000000000000
000000000000001101000000000011011110000100000010000000
000010100000001011100010000111101011100000000000000000
000001000000001011100000001111101001010110100010000000
000010100000001101000000001001100000111111110000000000
000001000001000001100011110101000000010110100001000000
110000001100000000000110000011001111010111100000000000
010000000000000000000000001001001101101011100000000000

.ramt_tile 19 2
000000000000110000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
100001000000000000000000000101011100101000010000000000
000010000000000000000000001101011100100000010000000000
111000000000100000000000000011000000000000000100000000
100000000011010000000010110000100000000001000000000000
000010001000001000000010100000000000000000000000000000
000011000000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000101000000000011000011101001001010000000000
000010000000000111000011101011011001000110100000000000
000000000000000000000010010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001100000001111011100011111100000000000
000000000000000001000000000011011011101110000000000000
000000000000000000000000000111001101010011100000000000
000000000000000000000000000000011011010011100000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000111101101011110111000000000000000
000000000100000000000100000011001000100000000000000100
000010100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000000001000000001111111010000001010000000000
000000000000000000100000000011011111001001000001000000

.ipcon_tile 25 2
000000000001010111100011111001111110110000110000001000
000000100000001111000011111011110000110000110000100000
111000000000001011100111110001101000110000110000001000
100000000000001011100111111011010000110000110001000000
000000000000001111100110100101101010110000110000001000
000000000111010111100100000111100000110000110000000100
000000000000001111000111011101011010110000110000001000
000000000000001011100111100001110000110000110000100000
000000000000100011100011001001011100110000110010001000
000000000110000000100000001111100000110000110000000000
000000000000000111000111001001111110110000110010001000
000000000000000000100011101011100000110000110000000000
000010000000000111000000000001001100110000110010001000
000011000000000000000000000101000000110000110000000000
000000000000000111100110111001011010110000110010001000
000000000000000000000111010101000000110000110000000000

.ipcon_tile 0 3
000000000000000001000010001001011100110000110000001000
000000001000100000100111011001000000110000110000000010
000000000000000111100000011001011000110000110000001000
000000000000001111100011100001100000110000110000000010
000000100000000111100000000011011110110000110000001000
000000000000000000100011100101000000110000110000000001
000000000000001000000010001111011110110000110000001000
000000000000001111000110000101100000110000110000000010
000100000001000011100000001101111110110000110000001000
000101000010000111000000001001110000110000110000000010
000000000000000111100000011011101100110000110000001001
000000000000001011000011110001100000110000110000000000
000000000000000000000010000101001000110000110000001001
000001000010000000000000000101110000110000110000000000
000000000000001111000000001011111010110000110000001000
000000000000001111000010010101010000110000110000000010

.logic_tile 1 3
000000000000000000000000001111011100000010000000000000
000001000000000000000010101011101100000000000000000000
111000000000000000000000000111000000010110100000000000
100000100000001101000000000000100000010110100000000000
010000000000001000000000001011101011100000000000000000
010000000000100001000000000001101011000000000000000000
000000000000000001100010101000000000010110100000000000
000000000000000000000100000111000000101001010000000000
000000000000001101100000001000000000000000000100000000
000000000000100101000000000101000000000010000000000000
000000000000001101100110010011100000010110100000000000
000000000000000001000010100000000000010110100010000000
000000000000000101000110110011000000010110100000000000
000000000010000101000010100000000000010110100000000000
000001000000001000000000001111001110100000000000000000
000000100000010101000000000111011110000000000000000000

.logic_tile 2 3
000000000000000101100110100001101000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000111000000010001101001110011001100000000
100000000000000000100010100000101000001100110000000000
000000000000000000000010000111001000001100111100000000
000000000000000000000100000000101011110011000000000000
000000000000000000000000000101001000110011001100000000
000000000000000000000000000000101000001100110000000000
000000000000001000010000000001001000110011001100000000
000000000000000001000000000000101011001100110000000000
000000000000001001100110010101001001001100111100000000
000000000000001011000010000000101100110011000000000000
000000000000000000000000010001101001001100111100000000
000000000000000000000010000000001101110011000000000000
110000000000000000000000000101001001001100111100000000
010000000000000000000000000000101101110011000000000000

.logic_tile 3 3
000000000000001000000000000111001010100000110000000010
000000000000001001000000000000101111100000110000000000
000010100000000000000000001111101011010100100000000000
000000000000000000000000001101011010001000000000000000
000000000000001000000010000111000000000000000000100010
000000000000001001000100000001101111010000100000000000
000001001010001000000000000000000000000000000000000000
000010000000000001000010100000000000000000000000000000
000000000000000000000011100011011011100001010000000000
000000000000000000000010101011111100110101010000000000
000100000000001000000000000000000000000000000000000000
000000000001010011000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
111000001000100000000000010111001000010111100000000000
100000000000010111000010000111011001001011100000000000
000000001110000101000000001111000000011111100100100000
000000000000000000000010110001101010000110000000000000
000000001100001000000000000011111001010100100000000000
000010100001011011000011111101111011000000100000000000
000011100000000011100111000011011111100011010000000000
000000000000000111000011100011001101010011010000000000
000001000001011000000000010000000000000000000000000000
000010000000000001000010010000000000000000000000000000
000000000000001001000000001011011110111000110000000000
000000000000000011000010001011111101100100010000000000
000000000110001000000000000011111101011111100000000000
000000100000001011000011101101011010011111110000000000

.logic_tile 5 3
000000000000000111000000000001011000111111110100000000
000000000000000000100000001101000000111101010010000000
111001000000000111100000000000000000000000000000000000
100010000000000101000000000000000000000000000000000000
110000001110000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000001000100000000000000001111000001001100110000000000
000010100000000000000000000101101000110011000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000011111111111011000000100000000100
000000000000000000000011000111101000000000000000000000
110000000000000001000000010000000000000000000000000000
100000000000000000100011000000000000000000000000000000

.ramb_tile 6 3
000000000101010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000001100010101111111100000110100000000000
000000000000000000000100001101011010001111110000000100
111000001010001000000000000111101111000110100010000000
100010100000000111000000000111101110001111110000000000
110001000000000111100000001000011100001111010110000001
010010100000000000000000001101011100001111100001000100
000000000000000111000111101111000000001111000110000000
000000000000000000000000001011001000101111010001000100
000000000000001000000000000000000001000000100101000100
000010001010000001000010000000001010000000000000000100
000000000001110000000011100111111000010110100110000000
000000000000111111000100001001100000111101010010000000
000000000000000111100000001111111101010111100000000000
000010000000001001100000000101011100001011100000000100
000000000000000000000011111011100001001111000100000000
000000000000000011000110001011001111101111010011000000

.logic_tile 8 3
000000000000100000000000000000001110000100000100100000
000010000001010000000000000000000000000000001000000000
111000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001001000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000110010000000000000101111100000110100000000000
000000000000100000000000000111001101001111110000000001
111000000110000000000000000111000000000000000110000000
100000000000000000000000000000100000000001000010000000
010000000000000000000111100000000001000000100110000001
110000000000000000000100000000001100000000000010000000
000000000000100000000000001000001110001111010110100001
000010100000010111000000000011001110001111100000000001
000000000000000011100011110011000000000000000101000001
000000000001010000100011010000100000000001000000100000
000000000000000111100000010000000001000000100111100000
000000000000000001100011000000001010000000000000100001
000001000000001011100011111011001111000011110100000001
000010000000000001100111110111011101000111110000000001
000001000000000011000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000

.logic_tile 10 3
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010001001010000000000000000000000000000100100000001
010001000000100000000000000000001111000000001000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000001000110000111100000000000001000000000
000000000000000000100000000000100000000000000000001000
111000000000000000000000000011011100001100111000000000
100000000000000101000000000000011011110011000001000000
110000000000000111100110010011001000001100111000000000
010000000000100000100011110000101010110011000000000100
000000000100000101000000000011101001101111110100000000
000000000000010000000000001001001101111111010000000000
000000000000001000000011100001011100010110100000000010
000000000000000111000011100111000000111110100000000001
000000000000000001100011110001111010000010100000000000
000000000000001001000110000000000000000010100000000010
000000001000000001000000001111100001010110100100000000
000000000000000000000000001111101100101111010000000000
110000000000000000000011111011001010000010000000000100
100000000000000000000110001111011101000000000000000010

.logic_tile 12 3
000000000000000000000000001000000000000000000100000011
000000100000000000000000001011000000000010000000000001
111000000000000001100111101000000000000000000100000010
100000000000000000000100001001000000000010000001000001
010100000000100111000111100000000000000000000000000000
110010100000010000000000000000000000000000000000000000
000000001100100000000000000111100000000000000110000010
000000000001000000000000000000000000000001000000000001
000000000000100000000000000011111000010100000000000111
000000000000000000000000000000000000010100000001000100
000001000000000001100111001111001011010011100000000000
000010101000000000100011101011101110110011110000000000
000000000000000000000010000111100000000000000100000100
000000000000010000000000000000100000000001000000000110
110000000000001111000000000000000000000000000000000000
100000000000001001000011110000000000000000000000000000

.logic_tile 13 3
000000000000001000000000001000000000000000000100000000
000000000000001111000011100001000000000010001000000101
111000000001000111100000010000000001000000100100000000
100000001000000011000011100000001100000000000000000110
010000000000000000000000001000000000000000000100000000
010000000001010011000011001001000000000010000000000110
000000000000000000000011100000000000000000000100000000
000000000000100000000100001101000000000010000000000110
000001000110000000000000000000001010000100000100000000
000010100000000000000000000000000000000000000000000110
000001001100000011100000001000000000000000000100000100
000010100000000000100000000001000000000010000000000001
000000000000000000000000001000000000000000000100000100
000000000000000000000000001101000000000010000000000001
110000000000000000000000000001000000000000000100000100
100000000000000000000000000000000000000001000000000010

.logic_tile 14 3
000000000000000000000000001001101110111110100100000000
000010000000000000000011111011110000101001010000100111
111000100000000111000111101101101111011011100000000000
100001000000000000100000000001111001101011010000000000
010001001000000000000000001011001110111110100110000000
010010000000000000000000001101010000010110100000000001
000000100000010000000111100101111101111000100110000011
000000001010000000000110000000101011111000100001000001
000000001110000001100111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000011101101100001011100000000000
000000000000000001000010001001111101011111100000000000
000001000000000000000110001001101101001011100000000000
000010000000000000000011111101111111101111010000000000
000010100001010001100110001111101110111110100100000000
000000001010000000000000001001010000010110100010000011

.logic_tile 15 3
000000000000000111100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000001000000000000000101000000001001000000000001
100000000110100000000000000000101001001001000000000000
110000000000000000000010100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000100001000000000000000000000000000110000000
000001001011000000000000000001000000000010000010000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000

.logic_tile 16 3
000000000001011000000111001101011000111110100000000001
000000001010101111000011110101000000010110100000100000
111000000000100111000010101000001100101111000000000000
100000000001011101000000000001001010011111000010000000
010000100000010000000000000000000000000000000000000000
010001000000000011000000000000000000000000000000000000
000000000000000111100010101000011011110100110000000000
000000001110000000100000001011011100111000110000000000
000000000000000000000000001001101000010110000000000000
000000000000001111000000001011111000010110100000000000
000000000000001011100111010111111100010100000000000000
000000001100000001100111010000100000010100000000000000
000000000000001000000000001001011110100000010000000000
000000000000001111000000000001111000010000000000000000
110000000000000000000010110000000000000000000100000001
100000000000000000000111010111000000000010001010000010

.logic_tile 17 3
000001000000001000000000000000011100010100000100000000
000000001110000001000000000111010000101000000000000000
111000000001000000000110100111000000000000000110000000
100000000001001101000010100000000000000001000010000100
010000000000000000000011100011011011000000010000000000
110000000000000000000000000001001011000000110000000000
000000000000001000000110100111000001100000010100000000
000000000000000001000000000000001101100000010000000001
000000000000101001100000001000000000000000000100000000
000000000001010101000000001011000000000010000000000000
000000000001000000000011101111101101001000000010000100
000001000000000000000011111001101010101101010000000000
000000000000000111000000000001111011010001110000000100
000000000000000000000000000011101001010000100000000010
010000000110000000000010100000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000101100110100011100000100000010000000000
000010000000000111000000000000001010100000010000000000
111000100000101001100111000000001010000010000010000001
100000000001011111000000000101001001000001000011000011
010010000000001101100011110000011010101000000000000000
110001000000000101000010000001010000010100000000000000
000000100000001111100000011111111011111101010110000000
000001000000010111000011100111101000011101000010000000
000000001011000000000000001000000000100000010000000000
000000000110100000000000000001001000010000100000000000
000000000000000011100000011111011110010111100000000000
000000000000000000100010001111001000000111010000000000
000010000000000001100000001001011010000110100000000000
000001000001000000000000000111001110001111110000000000
000000000000001111000011101011111110110101010100000000
000000000000000001100010001001111011110110100000000000

.ramb_tile 19 3
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000010001000000000011001111100100001010100000000
000000000000000001000011101111011101010001010000000000
111000100000000111100110010001101100010110110000000000
100000000000000101000010000101111011010101110000000000
110000000000001111000000000011101101011101000110000000
110000000000000001100010000000101000011101000001000000
000010000000000001100000001011011011101001000100000000
000001000001001101000000001011001110111111010001000000
000000000000000001000000000101011110010111100000000000
000000000000001111000011111011011001001011100000000000
000000000000000000000111001000000000100000010000000000
000000000000000000000100000101001110010000100000000000
000000000110001000000111000011111000010001110100000000
000010000000000101000011110000111010010001110001000000
000000000000001000000010100001011110010010100000000000
000000000000000001000011111111011011110111110000000000

.logic_tile 21 3
000000000000010101100000000001011010011100100110000000
000010001110110000000000000000001110011100100000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000010100001000111000111000111011010110000110000001000
000000000110100000000011101101010000110000110000100000
000000000000000111000011100001111010110000110000001000
000000000000001111000000001001000000110000110000000100
000000000100101111000111010111101010110000110000101000
000000000000010111000011100101000000110000110000000000
000000000000000111000011100001011100110000110010001000
000000000000000000100011110001100000110000110000000000
000010100000000000000000000001111100110000110000001000
000011000001010011000000001101110000110000110000100000
000000000000000000000011110101111100110000110010001000
000000000000000111000011011001110000110000110000000000
000000000100001000000000000001101010110000110000001000
000000000000000011000000000101010000110000110000100000
000010000000001011100000000111101100110000110000001000
000000000000001101000000000001000000110000110000100000

.ipcon_tile 0 4
000000000010000000000000000000011110110000110000001000
000000000000000000000011100000010000110000110000100000
000000000000000000000000000000001110110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011110110000110000101000
000000000000000000000011100000010000110000110000000000
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000000000110000110010000000
000000010000000000000000000000001010110000110000001000
000000010000000000000000000000010000110000110000000010
000000010000000000000000000000001000110000110000001000
000000010000000000000000000000010000110000110000000010
000000010000000001000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000010000000000000110000110000000010

.logic_tile 1 4
000000000000001000000000001000000000000000000100000000
000000000000000001000000001011000000000010000000000000
111000000000001000000000000000011100000011110000000000
100000000000001011000000000000000000000011110000000000
000010000000000000010000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000110000000000000010110100000000000
000000000000000000000100001111000000101001010000000000
000000010000000101100110101111011101100000000000000000
000001010000000000000000000111111100000000000000000000
000000010000001000000110110111100000010110100000000000
000000011110000101000010000000000000010110100000000000
000000010000001000000000010111000000010110100000000001
000000010000000001000010100000000000010110100000000000
010000010000010101100000010001011011000000000000000000
010000010000100000000010101011011111000001000000000000

.logic_tile 2 4
000000100000100101100110100101101001110011001100000000
000010001001010000000000000000101101001100110000010000
111000000000000101100000000011101000110011001100000000
100000000000000000000000000000101011001100110000000000
000000000100000000000000010001001001110011001100000000
000000000000000000000010100000101101001100110000000000
000010100000010011100000000011101000001100111100000000
000001000000100000100010110000101101110011000000000000
000000010000100000000110000001001001110011001100000000
000000010001000000000000000000001101001100110000000000
000010010000000000000110000011101001110011001100000000
000001010000000000000010000000101000001100110000000000
000000010000000000000000000111101001001100111100000000
000000010000000000000000000000101101110011000000000000
010000010000000000000000010011101001001100110100000000
110000010000000000000010000000101101110011000000000000

.logic_tile 3 4
000010100000101101000000001001101100011101010110000010
000000000000000011100000000001001010110101010011000001
111000000000000111100110001101111111010111100000000000
100000000000000101100000001001101010111111110000000000
110000000000000101000000001111111010001100110110000000
110000000000001101000010110011111100111100110000000101
000000000000000000000111100011111110000100000000000000
000000000000001111000011100101101110101100000000000000
000000010000000101100000000001011011101001000000000000
000000010000000101000000000111001110110110010000000000
000010110000001000000110110111111010101011110000000000
000001011110000001000011000000010000101011110001000000
000000010000001011100011101101011110010100100000000000
000000010000000001000000000111101000000000010000000000
000000010000001001000000010111101111100011110000000000
000000011110000001000010001101001101100010100000000000

.logic_tile 4 4
000010000000001101000110000111101101111110110000000000
000000001101010101100000000011111100010100100000000000
111000000000001111000110001011101101101100000000000000
100000000000000001100010100111001000101111110000000000
110000000000001000000010101111001001011101010100000010
010000000000001101000000000001111110110101010001000101
000000000000000111000010110011011100111101010000000000
000000000000001001000010001111011010001011100000000000
000000010000000000000110101011111010100000010000000000
000010010000001111000011100101101000111101010000000000
000000010001000000000111001101111001010100100000000000
000000011000101111000011001001001011000000100000000000
000000110000101000000000001001001110011101010100000100
000001010001010001000011111001011011110101010010000000
000000010000000001100000010000011010010111110111000000
000000010000000011000010110111010000101011110011000101

.logic_tile 5 4
000000000000000000000010011011101001110101100000000000
000000000000010000000010000111011111111001100000000000
111000000000000101000000011101111001000010000000000000
100000001100001101100011111101101000000000000000000100
010001001010101111100111110111101011101001000000000000
110000000110000001100110101011011001110110010000000000
000000000000001001000010100111001101101110100000000000
000000000010001111000110110111101010011110100000000000
000001010001001111100010001111101110010100100000000000
000000110110100011100110011001111001001000000000000000
000001010000001111000111001101001110100010110000000000
000000110000000001000000001011001110010111110000000000
000000010000000111000010001101001100011101010110000101
000000010000000001000111110011001001110101010000100101
000000010000001001100111100000011010110000000010000100
000000010000001111000010000000001101110000000010100010

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010001111000000000000000000000000000000
000001000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001011110000000000000000000000000000000
000000010100000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000001000000001000011111111111010000010000000000000
000010000000001111100011111111111001000000000000000000
111000000000001111100000010000011110111001000100000000
100000000000001111100010001111001011110110001000000000
110000000000101001100000000001101010101000110100000000
010000000000000011000011110000011110101000111000000000
000000000000000001000110010001101100010111100000000000
000001000000000101000011101001001101001011100000000000
000010110000011000000011010001001111110110100000000000
000000010000000011000011000001001101111001100001000000
000000010000000000000000010001100000000000000100000000
000000010000000000000011001101100000101001011010000000
000001010000001001000000010101011011111000100100000000
000010010000000111000010000000101011111000101000000000
010000010001000111000110100000001010101100010100000000
110000010000000000000011110101001011011100101000000000

.logic_tile 8 4
000000000000100000000000011011111011110110100001000000
000000000001010000000010000011001110110101010000000000
111000000000001001100000000011001110000110100000000000
100000000000001111000000001011011010001111110000000000
000000000001100000000111101111011111111000100100000000
000000000000010101000100000001111111010100000001000100
000000001110000000000111001000001011001001010000000000
000000000000001001000011110001011111000110100000000001
000001010000100000000111010111011011110000000110000000
000010011011011001000111100111111100110010100000000000
000000010000000001000000011111001000000110100000000000
000000010000001001100011100111111101001111110000000000
000000010000000001000111101101101110101001110100000000
000001010000000111000010111101111101000000100000100000
110001010000001111100111100011111000110000000100000000
100000110000000101100011101111101110110001010000100000

.logic_tile 9 4
000000000100000001000110000001001010101000000000000000
000000000000000000000011100000110000101000000000000000
111000000000001000000000010000001110000100000100000000
100000000000000101000010000000010000000000001000000000
010000000000011000000000001001001101101100000000000000
010000000000100001000010001101011001001100000000000000
000000000000000000000110100111100000000000000100000000
000000001000000000000000000000000000000001001000000000
000000010001000000000111100000001110000100000100000000
000000010000101111000100000000010000000000001000000000
000000010000100000000000000001101110000110100000000000
000000010000010000000011110001001011001111110000000000
000000110000000001100011001101001111000010100000000000
000001010000001001000011101011001110000010000000000000
110000010000000111000000000011000000000000000100000100
100000010000000000100000000000000000000001001010000000

.logic_tile 10 4
000000000001000101100000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
111000000000001000000000010111011000101000000100000000
100000000000000101000010000000000000101000000000000000
110000001110000000000110101001000000000000000000000010
110000000000100000000000000011000000010110100000000000
000000000000000000000110000001101110010100000000000010
000000000000000000000000000000000000010100000000100000
000000110000000000000000000001000001100000010100000000
000001010000000000000000000000001100100000010000000001
000000010000101000000000000101101010000001010000000000
000000010000000001000000000000110000000001010000000001
000000011010000001100010000111000001100000010100000011
000000010000000000000010110000101001100000010000000000
110000010000100000000000000101101010101000000100000000
100000010001000000000000000000110000101000000000000000

.logic_tile 11 4
000000100000100001100000001000000000000000000100000000
000001000001010000000000001101000000000010000001000000
111000000000100000000000001000000000000000000110000000
100000000001010000000000000111000000000010000000000000
010000000000000000000010010111100000000000000110000000
110000000000000000000111010000100000000001000000000000
000010000000000000000110000000000000000000100110000000
000001000110001111000000000000001000000000000000000000
000000010000001000000000000000000000000000100100000000
000010110000000001000000000000001100000000000010000000
000001110000000000000000001111111110101011110000000010
000010111100000000000000000101010000000011110010000101
000001010000000000000000010101000000000000000100000100
000000010000000000000010000000100000000001000000000000
110000010000001011100010010000000000000000000100000100
100000010000000001100010001111000000000010000000000000

.logic_tile 12 4
000000000000100000000000000000011011101111000000000000
000000000001010000000000000101001111011111000000000010
111001000000000000000111101111000000101001010110000000
100000100000000000000011111001000000000000000000000000
110000000000010111100000000000000000000000000000000000
110000001010100000100000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010001000000000000000000000000000000000000000000
000000010001000000010110000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000001100010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
110001010000000000000011000001100001100000010100000100
100010110000000000000100000000101101100000010010000000

.logic_tile 13 4
000000000000000001100110010111011000000011111000000000
000000000000000000000010000000011010000011110000001000
000010000000000001100111110101001110000011111000000000
000000000010000101000010000000101000000011110000000000
000000000000000101000010100101101110000011111000000000
000000000000000000000010100000111001000011110000000000
000000000000001101000010100101101110000011111000000000
000000000101000001000010100000011001000011110000000000
000000111110000000000000000101111111000011111000000000
000001011000000000000000000000001011000011110000000000
000000010001000000000110010001111111000011111000000000
000000010000100000000010010000001000000011110000000000
000000010000101101000010100101011111000011111000000000
000010110001010001100110110000111001000011110000000000
000000010000000101000010100011111111000011111000000000
000100010000001101100110110000111101000011110000000000

.logic_tile 14 4
000000000000000101100110110101000000000000001000000000
000010100000000000000010100000001100000000000000001000
000000000000000000000000000111000000000000001000000000
000000000110000000000000000000001000000000000000000000
000000000000101000000000000011000000000000001000000000
000000000000000101000000000000101001000000000000000000
000000100000101101100110110011100000000000001000000000
000000000011000101000010100000101001000000000000000000
000000010000001000000110000101100001000000001000000000
000000010000001001000100000000001110000000000000000000
000000010000001000000110010101100001000000001000000000
000000011000001001000110010000001101000000000000000000
000000011111000001100000010101100001000000001000000000
000000010000100000100010010000101100000000000000000000
000000010000000001100000000101100000000000001000000000
000001010110000000100000000000101111000000000000000000

.logic_tile 15 4
000000000000000000000000011000000000000000000100000001
000000001000000000000011100101000000000010000001000100
111010100000000001000000010000000000000000000000000000
100001001010000000100011010000000000000000000000000000
010000000000001001000010000101011001000000010000100000
010000000000001011000011100000101110000000010000000000
000000001100000111100000000101001011000000000000000000
000000000000000000000000000101011100000000100010000010
000010010000000101100010011011000000101001010000000000
000001010110000000000110001001000000111111110000000010
000000010000000011100000000000000000000000000000000000
000000010000100000100000000000000000000000000000000000
000000011000000000000000000011001101110010110000000000
000000010000000000000000001011011001110000110000000010
110000010000000001000000001111100000101001010000000000
100000010110000000000000000001001011001001000010000000

.logic_tile 16 4
000000000000001101000000010111011100000010100000000000
000000000000000001100011000000010000000010100000000000
111000000000000111000110001111100001000000000000000000
100000000000000000000010110001001110001001000000000000
000000000000001000000000010001101011101000010100000000
000000000000000011000010000001111100110100010010000000
000000000000000111100111010001011100101000010100000000
000000000000000000100110000011001101110100010010000000
000000010001010101000110000111001110000010100000000000
000000010000000000000000000000100000000010100000000000
000000010000001000000111000001100001100000010000000000
000000011110100001000100000000101011100000010000000000
000001010000101000000000010111101011000010000000000000
000000110001010011000011001001101010000000000000000000
000000010000000001100110000101111110111001010100000000
000000011010000101000010100000111000111001010000000000

.logic_tile 17 4
000001000000000101000010100001001000000000110000000000
000010000000000101000000000001011100010000110000000000
111000000000001111100000001101101100111100000100000000
100000000000001111000000001111011100110100000000000001
000000000000001101000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000010100100100101100000000001001010000000000000000000
000000000011010000000000001001000000000010100000000000
000000111100000001000000000000000000010110100000000001
000000010000000001100010011101000000101001010010100000
000000010000000000000000001111000000000000000000000000
000000010100100000000000000001101110000110000010000000
000001010000000000000110001101000000000000000000000100
000000011110001001000000000111001011010000100011000001
010000010000000001100000010000000000000000000000000000
010000010000000000000011100000000000000000000000000000

.logic_tile 18 4
000000000000001000000010100101101001001001010000000000
000000000000001011000100000000011000001001010000000001
111000000001000101000000000001001100101001010000000000
100000000000001101100000000011001101111001100010000000
110000000001000000000011100011011000101100000000000000
110000000000001111000000000001101011111100000000000000
000000100000001101100000010101111100111100000000000000
000000000000000001000011100101010000111101010000000000
000000010000101001100110010011101100001110100000000000
000001010000011001100110000011001101001111110000000000
000000010000000111000000010001000000100000010000000001
000000010100000000100010001011001100110000110010000000
000000010000000000000111110101101110010111110000000000
000000010000000000000011010000110000010111110010100010
110000010000000011000000000111100000000000000100000000
100000010100000000000000000000000000000001000000000000

.ramt_tile 19 4
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000001010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000111101111101101010000000000
000010100000000000000010111001111000011101100000000001
111001000000001001100010110000000000000000000000000000
100000100000000001000111100000000000000000000000000000
000000000000000111100000000111011001101010110000000000
000000000000001111000000000111111011111110110000000000
000000000000101111100111000101000001011111100110000000
000000000001001111000100000101001101001111000001000001
000000010000000000000000001000000001000110000010000000
000000010000000000000011110101001110001001000000000000
000000010000001000000111000011001111001000000000000000
000000010000001111000100000111111010000000000000000000
000001010000001011100110010000011111111100110000000010
000010010000001011000011100000001111111100110000000100
110000010001011011100111101001100000111111110010000000
010000010000100111100110000001100000010110100000100010

.logic_tile 21 4
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000010001001000000000000000000000000000000000000
110001001010000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000011100000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
010000010000000000000000000011100000000000000110000000
010000010000000000000000000000100000000001000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000011010110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000111000000011000110000110000001000
000000000000000111000100000000000000110000110000100000
000000000000000000000000000000011010110000110010001000
000000000000000000000000000000000000110000110000000000
000000000001000000000111000000011000110000110000101000
000000000000100111000100000000000000110000110000000000
000000010001010000000000000000011000110000110010001000
000000010110100000000000000000010000110000110000000000
000000010000000000000000000000011010110000110000001000
000000010000000000000000000000010000110000110001000000
000010110000000000000000000000000000110000110010001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110010001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000100010000000000000000000000000000110000110000001000
000100010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001010001000000000000000000000000000000000000000000
000000010010010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010001000000000000000000000000000000000000000000
000000010100110000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
100000000000000111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000001111000110110100000000000
000000000000000111100000000011011000111100000000000000
000100010000000011100000000000011110000011110110000000
000110010000000000000000000000000000000011110000000000
000000010000000000000000001111011010101000010000000001
000000011100000000000000000101101100101001000000000000
000000010000000000000110000000000000010110100000000000
000000010000000000000000000001000000101001010000000000
110000010000001000000000000000000000000000000000000000
100000010000000001000000000000000000000000000000000000

.logic_tile 3 5
000000000100000011100011100111100000011111100110000001
000000000000000000100010100000001010011111100000000110
111000000000000000000000000001101111001000010110000010
100000000000001111000010110011011010111111110001100011
110000100010000101000010111000011100011110100100100011
010000000000000101000011100111011011101101010000100100
000000000000001000000000011111001100000001000000000000
000000000000000001000010010101001010000011010000000000
000000010000000111100110110101101000110101010000000000
000000010000010001100011000011111001111000000000000000
000000010000000000010110000001101101100001010000000000
000000010000000000010000001001101011111010100000000000
000000010000010001000110000011001011001100110000000000
000000010000000000100000000000111111110011000000000000
000000010000001101100110100001101000101001010000000000
000000010000000101000000000001011001001000000000000000

.logic_tile 4 5
000010000000000000000000011011011011101100000000000000
000000100000010000000010000011101010101111110000000000
111000000000001111100000010101011001111101100000000000
100000000000000111100010101011101111010110010000000000
110000000000100000000011110111101110110010110000000000
010000000010000000000111110111001111010010110000000000
000000001110001111100000010001111100101010100100100000
000000000000000111000011101111110000101001010000000000
000000010000001011000011101101101101101111010000000000
000000010000001111000011100001111111011101000000000000
000000011000010000000110000011111000111010100000000000
000000010000000001000011110011101011111001010000000000
000000010000001111100111100111101110101000010000000000
000000010000001001100111111001001100010010100000000000
000000010000000000000110111011100001000110000100000000
000000010000000111000110111011101000101111010000100010

.logic_tile 5 5
000000001100000001100111000101100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000100101111100000000101000001000010101011100001
000000000110010111100000000000001011000001010011000011
000000001010000001100000000001001000001100111000000001
000000000000000000000000000000101010110011000000000000
000001000001000111000000000101001001001100111000100000
000000100000100001100010000000001000110011000000000100
000000010010010000000000000001001001001100111000000000
000000010000100000000000000000001010110011000010000000
000000010000001001000000000101001001001100111000000000
000000011010001011100000000000001100110011000010000000
000010010000000000000000000001001001001100111000000100
000001110000000000000000000000001100110011000000000000
000000010001010000000000000001101000001100111000000000
000000010000000000000000000000001000110011000000000001

.ramb_tile 6 5
000011000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001010000000000000000000000000000
000001000000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010101010000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 5
000001000110001111000000001101011000100000000000000000
000000000000001011000010111001001001000000000000000000
111001000000001101000111101101001111010110100100100001
100010000000000011100111110111101100010110110000100000
110000000010100001000010100001100000101001010010000010
110000000000000101100011010011100000000000000000100100
000000100000001111100000011011101011000010000000000000
000010100000001001000010011101001010000000000010000000
000010110000001111100000001011011111010110100110000000
000000010000000001000000000001001111101001110010000000
000000011010001001000000000011111011000110100000000000
000000010000000101100010001101101111001111110000000100
000000010000000111100010000111011110001111000100000000
000000010000001001000100000111001000001111010010000010
000000010000000000000111100000000000000000100100000001
000000010000001111000010000000001000000000000011000010

.logic_tile 8 5
000000101010001001000010100101011010010000100000000000
000001000000001111100100000101001000110000010000000000
111000000100000011000111011101001111110110100010000000
100000000000000000100010001001111110111001100000000000
000000000100000101000010010011011111101110100010000000
000010100010001101000110101111001111011110100000000000
000000000001001111000000000111001111110011110010000000
000010000000001011000011100001101110100011010000000000
000000011110000111000110100111001011101001110100000000
000000011010000000000011111011111110000000010001000000
000000010000000000000010001011101111101110000000000000
000000010000010001000100001011011111101111010000100000
000000010000000011100111110001101100101000000000000000
000000010000000000100011010000010000101000000000000000
110000010000000111100010010101111001000010100000000000
100000010000000001100011011001011011000001000000000000

.logic_tile 9 5
000000001000000000000011101111101101010111100000000000
000000100000000000000110000001111100000111010000000100
111000000000001011100110100011011010011100000000000000
100000000000100101100011100000101110011100000000000000
010010100000001111100111000000000000000000000100000000
110010101110000101100000000011000000000010001000000000
000000000000001101000110000000000001000000100100000110
000000000000000111000111100000001000000000001000000001
000000110001010000000111000111100000000000000100000000
000001010101011001000111100000000000000001001000000000
000000010001010000000000000111101011101001000000000010
000000010000000001000000001111001001001001000000000000
000010011010000000000000001001011011000010000000000000
000001011110000011000011101101101001000000000000000000
110000010000100111000010000111101001010100000000000001
100000010001001111100010010101111011001000000000000000

.logic_tile 10 5
000000001100000000000000010011111101000110100000000000
000000000000000000000010100111011000001111110000000000
111000100001001011100010110000000000001100110100000000
100000000000101011100010101111001100110011000001000010
000010000000000101000000000000001110000100000110000001
000001000000000000000010110000000000000000000000000000
000000000001111000000011100001001110101000000000000000
000000000001010111000010100000100000101000000000000000
000101010100000001100000010000011010010100000000000000
000010010000000000000010011001010000101000000000000100
000100010000001001000011100001111100101000000000000010
000000010000000101000100000000100000101000000000000000
000000010000100101100000010001111011010111100000000000
000010110001011111100010000101001011000111010000000000
010000010000100000000010000011011111000000000000000000
000000010001000000000000001101111001000110100000000001

.logic_tile 11 5
000000001000000111100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
111000000000000000000010000000000000000000000000000000
100000000000000111000111100000000000000000000000000000
010000000000000001100111101001011001111111100100000000
010000000000001101100100001001011101111111111000000000
000000000000001001100110010000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000010110000000001100000010111101101000010000000000000
000001010001000000100010000101001011000000000000000000
000000010000001000000000001000001100101100010100000000
000000010100001011000011100101011010011100101000000000
000000010001010000000000001101000001100000010100000000
000000010110000000000000000101001000110110111000000000
110000010001011000000000000101000001111001110100000000
010000010000001001000000000101101011100000011001000000

.logic_tile 12 5
000000000000001000000110000001100000000000001000000000
000000000000000011000000000000000000000000000000001000
111001000000000011100000010000001110000100101100000000
100000100100000000100010000101011100001000010000000000
000000000101001000000000000000001000000100101100000000
000000000000100011000000000001001101001000010000000000
000000000000000001100110000000001000000100101100000000
000000000000000000000000000101001001001000010000000000
000001010000000001100000010111101000010100001100000000
000010010110000000000010000001000000000001010000000000
000000010000000000000000000101101000010100001100000000
000000010000000000000000000101000000000001010000000000
000000011110000000000011000000001001000100101100000000
000000010000010000000000000001001001001000010000000000
110000110000001000000000000101101000010100001100000000
100001011000000001000000000101100000000001010000000000

.logic_tile 13 5
000000000000011011100110010011001110000011111000000000
000000000000000001100010000000101000000011110000010000
000110000000001001100111010001101110000011111000000000
000000001010001111000111110000001100000011110000000000
000101001010000111100111000001001110000011111000000000
000010100000000000100100000000011001000011110000000000
000000100001001000000000000101001110000011111000000000
000000001010000001000000000000111001000011110000000000
000000010000000001100011110101111110000011111000000000
000010110000000000000011110000001101000011110000000000
000000010000000000000110010101011111000011111000000000
000000011010000000000010000000001000000011110000000000
000000010000100101000010100001111111000011111000000000
000000010001001101100110110000111101000011110000000000
000000010001000101000010100001111111000011111000000000
000001011010101101100110110000111101000011110000000000

.logic_tile 14 5
000000000001111000000000000101000000000000001000000000
000000000001011001000000000000001101000000000000010000
000000100000000000000011110101000001000000001000000000
000001000000000000000010100000001101000000000000000000
000000000000001101100110110101000000000000001000000000
000000000000000101000010100000101000000000000000000000
000000001110001101100110110101000001000000001000000000
000000000110000101000011100000101011000000000000000000
000010110000000000000010010101100000000000001000000000
000000010000000000000111100000001111000000000000000000
000100010000000000000010000101100001000000001000000000
000000010000000000000100000000001001000000000000000000
000100010001000000000111000111100001000000001000000000
000000110000000000000000000000001001000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000101111000000000000101101000000000000000000

.logic_tile 15 5
000000000000000011100000000000011000000100000100000000
000000000000000000100000000000010000000000000010000000
111000000001010000000011100000011010000100000100000000
100000000000000000000000000000000000000000000000000100
110001000000000000000000000001000000000000000100000000
110010100000000000000000000000000000000001000000100000
000000100000010011100111000101100000000000000100000000
000001000000000000100100000000100000000001000000100000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000010110001000000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000010000100000000110100000000000000000000000000000
000010110000010000000100000000000000000000000000000000
000010110001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000010000101001110011011100000000000
000000000000000000000110011011101010010111100000000000
111000000001010111100111010000000001010000100000000000
100000000000000000100111100101001001100000010000000010
010000000000000111100111000101000000101111010100000110
010000000000001101100110011011101111001111000000100001
000010000001000000000010101001101010010111010000000000
000000000000100000000000001011101001010111100000000000
000000010000001000000000000111000000000110000000000000
000000010000000001000010000000101110000110000010000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000001101100110011111100000000000000000000000
000010010000001011000010101101001011001001000000000000
000000010000001000000000000011001101100011110110000001
000010010100000001000000000000101000100011110000000101

.logic_tile 17 5
000000000000000101000110010101011101101111110000000000
000000000001010000100011010011101000011110100000000000
111000000000000000000110100101001010111001010100000010
100000000100001101000010111111101100110000000001000110
000000000010001101100110011000001010110110100100000000
000000000000000001000010000101011010111001010001000101
000000100001000001100000010011001100000001010000000000
000001000010100000000010000000100000000001010000000000
000000010110000001100110000001001010010111110100000101
000000110000001101000110010111000000000011110010000001
000000010000010101000111100111011000001011100000000000
000001010100001111000000001011011001101011010000000000
000000011100000001000000011101111100001001000100000000
000000010000000000000010010001101100001010000010000101
000000010000000000000000001011101001001111110000000000
000000010000000000000000001011011001001101010000000000

.logic_tile 18 5
000001000000001000000011100101001101001110011000000000
000010000000000001000000001111001111011011000000001000
111000000000000000000111100101101001001110011000000000
100000000000000000000111111001101010011011000010000000
010000000000000001100010100011001001001100111000000000
110000000000001101000000000000001001110011000000000000
000010000000001001000111110101101001001110010010000000
000000000000001111000010001001101111011011000000000000
000000010001010111100010000000011010100000000000000000
000001010000000000000000000101011000010000000000000000
000000110000000000000000001111100001000110000010000000
000000011010000000000000000101101111000000000000000000
000000010000100000000011010011001111000001010000000000
000000010000000000000010001111111001001001000010000000
010000010000000000000110001001011110111000100100000000
110000010000000000000010001001011101010100100010000000

.ramb_tile 19 5
000001000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000010010000100000000000000000000000000000
000001010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000011000000110001111011101001110011000000000
000000000000100001000010100001011101011011000000001000
111000000000001000000110011111101001001110011000000000
100000000010101011000011110101101001011011000000000000
110000000000001000000010101101101000001110010000000000
110000000000000001000100001111001011100111000000000000
000010000000001111100000010011001110000010100000000000
000001000000001011000011110000000000000010100000000000
000000010000001000000000010111101010000000000000000100
000000010000000011000010000111101101010000000000000000
000000110000000001100111110001001101101101010000000000
000000010110000000000010001111001011011101100000000000
000000010000100001100011001011100000110110110100000000
000000010000000001000011111011001100010110100001000000
010000010000001000000111110001011001011111100110000000
110000010000000111000011101001111110011110100000000010

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000110001000000000000000000000000000000000000
000010110001000000000000000000000000010110100000000000
000000010100000000000000000111000000101001010000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010100000010000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010110001000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000101010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000110000101001100111110000000000000
000000000000001001000011101001111111011110000000000000
000000000000010000000111011001001010110010110000000000
000000000000100000000110001001011101010010110000000000
000010000000000001100111101111101001101100000000000000
000000000000000000000111111111011011111000000000000000
000000000000100000000111111001011010110010110000000000
000000001100110000000111111011111101100001110000000000
000000000100000000000011101111011111101000010000000000
000010000000001111010000001001101101010110000000000001
000010100000000000000111010111001101100011110000000100
000001000000000000000011001011001001010110100000000000
000100000001010011100010001111001100110110100000000000
000001000000000000000010001011111001111100000000000000
000000000000001000000111001001001011101100000000000000
000000000000001011000000000111001011110100000000000010

.logic_tile 2 6
000010000000000000000111101011111101111100000000000000
000000000000000000000100000011011010110000000000000000
111000000000001000000000000000000000010110100000000000
100000000000001011000000000111000000101001010000000000
010000000100000000000110010101100000010110100000000000
100010000000010000000010110000000000010110100000000000
000000000000000111000000000000001010000011110100000000
000000000000000001100000000000010000000011110000000101
000000000000100000000111100011000000010110100000000000
000000000000000000000100000000100000010110100000000000
000000000000000001000110000000011000000011110000000000
000000000000000001100000000000000000000011110000000000
000001000000001000000010000000000000001111000000000000
000000000000000011000100000000001111001111000000000000
110000000000000000000000000111011100100011110000000000
100000000000000000000000001001101011010110100000000000

.logic_tile 3 6
000000000000001111000011101001011111100011110000000000
000000001010001111000110001011001010010110100000000000
111010100000000101000111110001001011101001010000000000
100011000000001001000111100101001110010010000000000001
010000000000001111000011111001011101101000000000000000
110010001000000001000010000011101000111001110000000000
000000000001011101100111110001011101000001000000000000
000000000000001011100011101101101010000011010000000000
000010100000000000000110011000001111100011110110000100
000000000000000101000010001101001001010011110011100001
000000000000011001100000001111011111001000010110000101
000000100000101101000011111101111000111111110010000110
000000000000001000000010000011011010001100110110000001
000000000000000101000100001011111100111100110011000100
000000000000000101000110001111111101000001000000000000
000000000000000001000000000001001001000011010000000000

.logic_tile 4 6
000001000000100000000111111101001100110110010000000000
000010101111011111000110111011011110110110100000000000
111010100001000001000110000000001100001100110000000000
100010100000000000100010100000001001001100110000000000
000100000000011011100110111111111101000010000000000000
000000000000101101100110000011101111000000000000000000
000000000000000011000010010001001111111001010100000000
000000000000000000000011100000111001111001010011000000
000000000000101001000011100000011101111111000110000000
000000001101001001000110000000011001111111000000000000
000001000000011101100010011001001010000100000010000000
000000000000000101000010001101001110101000010000000000
000000001110001111100010001001111111100110110000000000
000000000000001011000100000101001011010110110000000000
000010001110000000000110110101001100100000000000000000
000000000000011001000010100011111011000000000000000000

.logic_tile 5 6
000010100000000101000000010101101000001100111000000000
000000001110000000000011100000101010110011000010010000
000000000000001000000000010101001000001100111000000000
000000000000001111000011100000001010110011000010000000
000000000000101101000000000001001001001100111000000000
000010000000011111000000000000001001110011000010000000
000000000001000000000000000111001000001100111010000001
000000000000000000000011110000001000110011000000000000
000000100000000000000000000001001001001100111000000000
000000001010000000000000000000001000110011000010000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000101000110011000001000000
000000000000000001000000000111001000001100111000000000
000000000001010001000010000000001010110011000000100000
000000000000000000000000000101001000001100111000000000
000000100000000000000000000000001111110011000000000010

.ramt_tile 6 6
000001001000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101010000000000000000000000000000000
000011100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000010100000000001100010100111011111000010000001000000
000000000000100111000110101011011100000000000000000000
111000000000001011100000010001001001101001110100000000
100000000000000001100010001011011011000000010001100000
000000001010000101000010000001011101000010000000000000
000000000100001101100110101111111000000000000000000000
000000001110000000000111110001011101110100010100000000
000000000000000000000011101011101000010000100011000000
000000100000001000000111000101001100110000000100000000
000001000000000111000111111011111011110010100011000000
000001000000000000000110000001101010000010000000000000
000000100000001111000000000001101010000000000000000000
000001001000100000000110000011001011100000010100000000
000010100000001111000000000011111011100010110001000010
110010000000000101100000010111101000100001010110000000
100000000000000000100011110111011101100010010000000000

.logic_tile 8 6
000101000110000111100000000011100000001001000000000000
000000100100000001000010111111101100101001010000000000
111000000001010000000000010001111010101001000001000000
100000000000000000000011110001101100000000000000000000
110001000001110000000000011111011011010111100000000000
010010000110010000000010001011011011000111010000000000
000000001001001111000011100111001001110000100000000000
000000000000000111000110001011011010100000010000000000
000000000100000011100111010111001011000011110100000001
000000000000000111000111000001011101000111110010000000
000000100000000000000011100111111100101001110101000001
000001000000000000000010010111011111101000010001000000
000001000000110001000011100101001111010110110100000001
000010000100011001100011100000101011010110110001000000
000000000000000011100000000101100000000000000000000000
000000000000000000100000000001000000010110100010100000

.logic_tile 9 6
000000101010000111000110000101101100010100000000000000
000001000101011101000100000000000000010100000000000100
111000000110000001100111000000000001100000010100000000
100000000000001101000100000011001010010000100000000110
010001000000000001000011100011011010010111100000000000
110000001010000111000000000101101100000111010000000100
000000000001000000000010001001111011001001000000000000
000000000000100101000110011101011001010110000000000000
000010001000001001100010000001011100001001010000000000
000000000110000111000100000000001110001001010000000000
000000000000000101010000001001001010000110000000000000
000000000000001111100000001111001001000010000000000000
000010100000010111000111101001111011110100000000000000
000000000111110000000100000111011111010100000001000000
110000000000000001000111001011101110010111100000000000
100000000000000001000011110111011010000111010000000010

.logic_tile 10 6
000010100000000000000011101101111001000110000000000000
000001100111010001000011111101101101000010000000000000
111000000000001111000000000001101101010000100000000000
100000001000000101100010100011001100110000010000000000
110000000000100000000110101001001110010111100000000000
010000000000000101000000000111111001000111010000000000
000000000000000000000111110001011111110000100000000000
000000000000001101000010000111011100100000010000000100
000000000000001001100000011101000000001001000000000000
000000000000000011100011110011001000101001010000000000
000100100000000011100011100000000001000000100110000100
000001000000000001000010110000001110000000000010000000
000000000000001000000000000111111010101000000000000000
000000001110000001000010000000100000101000000000000000
110000000000101111000010000101011001010100000000000000
100001000001011111100011011001111101000100000000000001

.logic_tile 11 6
000000000000000011100000000011000000100000010000000001
000010100000000000000011111111001011000000000000000110
111000001110001000000000001101011100111011110000000000
100000000001001111000000001101111110110110110011000000
010000000000100000000111000000000000000000000000000000
010000000001010000000100000000000000000000000000000000
000000000000000000000000000011011000010011110100100000
000001000000000000000010110000001000010011110000000000
000000000000001011100000000000000000000000000000000000
000000000010000001100000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000110000001000100000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000001000100000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000110001101001000010100001100000000
000000000000000000000000000101000000000001010000010000
111000000000001011100000001111001000010100001100000000
100001000110100001000000000001000000000001010000000000
000000000000001000000000011101001000010100001100000000
000000000000000001000010000101100000000001010000000000
000000001111010011100000011000001000000100101100000000
000000000000000000000010000001001001001000010000000000
000001000100000000010000001000001001000100101100000000
000010000000000000000000000101001000001000010000000000
000000100000000000000110001111101000010100001100000000
000000000000100000000000000001000000000001010000000000
000000000001010001100000001101101000010100001100000000
000000000100000000000000000101100000000001010000000000
110000000000000001100000001000001001000100101100000000
100000000000100000000000000001001101001000010000000000

.logic_tile 13 6
000000000000100111100000010011001110000011111000000000
000000000001000000000011110000101100000011110000010000
000000100001000001100000000101001111000011111000000000
000000000000100000000000000000001100000011110000000000
000001000000000001100110000101001110000011111000000000
000000001110000001000010000000111101000011110000000000
000000000001011000000110010101001110000011111000000000
000000001010000001000010000000111000000011110000000000
000000001010001000000011110101111111000011111000000000
000000000000010001000010000000001101000011110000000000
000000100000000111000000000011111111000011111000000000
000000000100001001000010010000001000000011110000000000
000001000000000101000010100101111110000011111000000000
000000000001011101100110110000111001000011110000000000
000000000001010101000010100101111110000011111000000000
000000000000001101100110110000111010000011110000000000

.logic_tile 14 6
000000100000111000000110100011100000000000001000000000
000001000000000101000011110000101000000000000000010000
000000000000001000000110110101000000000000001000000000
000000000000000101000010100000001111000000000000000000
000000000000000101100000010101000001000000001000000000
000000000000000000000010100000101100000000000000000000
000000000001001101100000000001000000000000001000000000
000000000000001111000000000000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000010000000111000101100001000000001000000000
000000000000000111000100000000001111000000000000000000
000000000000000000000000000111100001000000001000000000
000000001100000000000011100000001001000000000000000000
000001000000001000000011110111100001000000001000000000
000010101000001011000111010000101001000000000000000000

.logic_tile 15 6
000000000000000000000000001001111011000000000001000100
000000000000000000000000001101001000000001000000000000
111000100000001101000000001000000000000000000100000000
100001000000001011100000001011000000000010000010100011
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100001001000000111000000000000000000000000000000
000001000000000011000100000000000000000000000000000000
000000000000000000000000001101100001000000000000000000
000000000000000000000000001101001000001001000000000000
000000000000010000000011100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000110000001
000000000000000000000100000111000000000010000010000010
110010100000010001000000000000000000000000000000000000
100000000010000000100000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000001100001111001110000100000
000000000000100000000000000000101111111001110000100011
111000000000001000000111010101100000000000000100000010
100000000000001001000010010000100000000001000000000000
010001000001000000000011000000011010000100000100000000
110010100110100000000010100000000000000000000010000000
000000000000000000000010100000000001000000100100000010
000000000000001101000011110000001011000000000000000000
000000000000000000000000001011101111000010000010000000
000000000000000000000000001001101000000000000010000000
000000000000000000000011100000000000000000100100000100
000001000000000000000100000000001011000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000001110000000000100000000000000000000000000000000

.logic_tile 17 6
000000000000100000000000001001101100000001010000000001
000010100000011111000010010011010000000000000000100000
111000000001000111100000000111101010000011100000000000
100000000000100101100000000000111100000011100000000000
000000001010000000000110010101011111001001000100100000
000010100000000000000010000001101101000101000000000000
000010100001010001000000000001100000000000000010000000
000000000000000001000000000111000000101001010000000000
000001000000000001000111001000001110101000000000000000
000010000000000000100011110001000000010100000000000010
000000000000001001100000011011011101000001010100000000
000000000010001001000010000011111110000010010000100000
000000000000000000000000001000000000001001000000000000
000000000000001001000000001111001001000110000000000000
010010100000001111100011111111101011000010000000000000
110000000000000001000010011111011010000011000000000011

.logic_tile 18 6
000000001100000000000000000001101010000001010010000000
000001000000000000000000000000010000000001010000100001
111000000000001101000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000000000000111011000001011101111110010000000
010010000000001111000111110001001010011111110000000010
000000000001000001000000000000000000001001000000000001
000000000000100000100000000101001100000110000000000000
000000000000000001000011111011001010000000000000000000
000010000000000000000111000101001011010000000000000000
000000101110000000000000000101011010111111110010000001
000000000000000000000000000011101010011111110010100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000111011110100011110110000000
000000000000000000000100000000111101100011110000000110

.ramt_tile 19 6
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000010000000110011001111110100000010000000000
000000000000101001000011100101011101110000010000000000
111000000000000111100010110001111111100000010000000000
100000000000101001100011101001111001000001000000000000
010000000000000000000000000101111111010100000000000000
010000000000010000000000000001101110000100000000000000
000000000000000111000000010111001100111111110110000000
000000000000000000100010000011010000101011110000000000
000000000000000001000011111011111101000010000010000000
000000000000000000000011101011101100000000000000100100
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000001110000001100111100011000000100000010000000000
000000001010000000000100000000101111100000010000000000
010000000000001001000111000000000000000000000000000000
010000000000001011100111110000000000000000000000000000

.logic_tile 21 6
000000000000001000000000010101111111001100111000000000
000000000001000001000010000000111011110011000000001000
111000000000000001100110000111101001001100111000000000
100000000000000000000000000000101010110011000000000000
010010101000010001100111000001101001001100111000000000
110001000000100000000000000000001111110011000000000000
000000000000001000000010111111101000001100110000000000
000000000000000001000010001001100000110011000000000000
000000000000000000000000000011101111111001010100000000
000010101010000000000010110101111101010000000000000000
000000000010001000000111111001001111111001010100000000
000000000000000111000111101011101110100000000000000000
000000000000000001000110000011101111111001010100000000
000010000001010000000010000001111110010000000000000000
110000000000000101000111001011001110101000000100000000
010000000000001101100111101011111111110100010000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000011000000000000010000001010110011110101000000
000000000000100000000010000000011001110011110000000000
111000000000010011100111001111001101100000000000000000
100000000000100000100111111001111101110000010001000000
000000000100000000000111001011111111101000010000000000
000000000000000101000110100111111011001000000000000000
000000000000000000000111001111001100100000110000000000
000000000000000000000100000111001010110000010000000000
000000000000000000000000011011111101101000010000000000
000010000110000111000010100011101011001000000010000000
000000000000001111000011010000000001001111000000000000
000000000000000101000010100000001000001111000000000000
000000000001110011100011001001111100111000000000000000
000000000000000000000000001111111011010000000001000000
000010100000001101100110101011111001110000010000000000
000001000000000111000010011001111101100000000010000000

.logic_tile 2 7
000001000000000101000111100111001001001100111000000000
000010000100000111000000000000011000110011000000001100
000000001000001101100111100101001000001100111000000000
000000000000001001000000000000101000110011000000000100
000000000000000001010011100101101000001100111000000000
000000000000000000000010100000001100110011000000000000
000000000001000101000000000011101000001100111000000000
000000000000100101010010100000001011110011000000000000
000001100000000000000000000001101000001100111000000000
000000001010000001000000000000001000110011000000000000
000000000001010101100000000011101001001100111000000000
000000000000100001000011110000101100110011000000000000
000100000100001000000000000001101001001100111000000000
000000000000000101000000000000101010110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 3 7
000000000001010011100111010000011010000011110000000000
000000000000000001000011100000010000000011110000000000
111010000000000000000010000111011101111110000000000000
100000000000000000000100000101101100101101000000000000
000000000000101001100011100000001111110011110110000000
000000000110001011100000000000001010110011110000000000
000000000000000111100110000101101010000001000000000000
000000000000000000000011101011101111000000000000000100
000010000000000001100010100001101100110011110110000000
000000000000000000000000000101101001110111110000000000
000000000000000011100000010111000000010110100000000000
000000000000001111100011100000000000010110100000000000
000000001000001001000111111001000000111111110100000000
000000000000001001100010101011100000010110100000000100
000000000000000000000000001001001010100010000000000000
000000000000000001000000000111011000000100010000000000

.logic_tile 4 7
000001001100001011100111101111101001100000110000000000
000000100000001111100010111101111101011111110000000000
111000100000001101100011111111101000101001000000000000
100001000000000001100010000001011010110110010000000000
010001000000001101000011100111100000011001100000000000
110000001000001011100100000000001111011001100000000100
000000000000001111000011101111011001011001110100100011
000000001010000001000000001001011101110110010011000100
000100000000000011100111000101011000111100010000000000
000000000100000000000100001111001010010100010000000000
000010000001010001100010000101111111001000010110000110
000011000000000000100111111011111010111111110000000100
000000000000000001100110000001001101000100000000000000
000000000010000000000000000111001010001110000000000000
000000000000010001100110011001011000000101000000000000
000000000000000011000010110011001010001001000000000000

.logic_tile 5 7
000000000101010000000000000011001000001100111000000010
000000000000100000000000000000101110110011000000010001
000000100000000000000000000011001000001100111000000010
000001000000010000000000000000101101110011000000000100
000001000000000000000000000011001001001100111000000000
000010001010000000000000000000101100110011000000000101
000000100000000000000000000011101000001100111000000000
000001000000000000000000000000101101110011000000000100
000000001110010000000010010111001001001100111000000000
000000001110000000000011110000101110110011000000000001
000000000000000000000000000111101001001100111000000100
000000000000000001000010000000001111110011000000000000
000001001100100011000011000011001001001100111000000000
000000100001000000100010010000101111110011000000000101
000000000000010011100011000111001000001100111000000010
000000000100000000000010010000101101110011000000000001

.ramb_tile 6 7
000001000000000000000000000000000000000000
000010000111000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000011101110000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000001001001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 7
000010000100000111100011110101111101110100010110000000
000000000100001101100011001111011110010000100001000000
111000000000001011100111110111011011101101010110000000
100000000000001111100111100101101010000100000010000000
000100000011011111000000001011011110110000100000000000
000000000100001101000000001011011101100000010000000000
000000000000001111100111001111011010111000100110000000
000000000000001011100110010101111000101000000010000000
000000001100000011000000001000011000101011110010000000
000000000000000000000011100011010000010111110010000101
000000000000010111010011111001101000000100000010000000
000000000000100001000110000001111111001100000000000000
000000000000000101100111110000011010010000110000000000
000000000000000000000010000111011000100000110000000000
110000000000000001000000001001101010101111010000000000
100000000000000000000011000011001001001011100001000000

.logic_tile 8 7
000001000000000000000000000011100000000000001000000000
000000100000000000000000000000000000000000000000001000
111000000000000000000000000111011110001100111100000000
100000000000000000000000000000000000110011000000000000
000001000111010000000000000000001000001100111100000000
000010000000010000000000000000001101110011000000000000
000000000110001001100110000111001000001100111100000000
000000000001010001000000000000100000110011000000000000
000000000000000000000000010101101000001100111100000000
000010000000010000000010000000000000110011000000000000
000000100000000011100000010101101000001100111100000000
000001000000000000000010000000000000110011000000000000
000010000011000001100110000000001001001100111100000000
000000001010100000000000000000001101110011000000000000
110000000001000011100000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 9 7
000010100000001111000110101111011101101100000000000000
000000101010001111000011100011101111001100000000000000
000000000000000111100110110001011111010111100000000000
000000000000000000100010100001001011001011100000000000
000000100000011001000010100111101001100000000000000000
000001001010001011100100000111111100010110100000000010
000000000000000000000111100101101011100000110000000000
000101000000000000000110000011111100000000110000000000
000010100000000011100000011111100000010000100000000000
000011101110000000100011011001001101110000110000000000
000000000000001001000000001011101010010100000000000000
000000000010100011000010011001000000111100000000000000
000000000000000001000110001111011101101100000000000000
000000100000001101000010110011001101001100000000000000
000000000000001001000011111001001110000000100000000000
000000000000000011000011000001111010000000110000000000

.logic_tile 10 7
000000000000000111000011100011100000000000000100000000
000000000000000111000010000000100000000001001000000000
111000000000000101100110100011001010010100000000000000
100000000000100101000000001011100000111100000000000000
010000000000001101100110000001011001001001010000000000
010000000000000001000000000001001000000110000000000000
000000000001000000000000000111100000000000000100000000
000000000000000000000000000000100000000001001000000000
000010000001010111100111100011000000000000000100000000
000000000000000111100011100000000000000001001000000000
000000000001010011000010001011001010010111100000000000
000000000100000000110000000011011110001011100000000001
000000100000000001100111100011101010010111100000000000
000001000000011111000100000011001111000111010000000100
110001000000000000000011101111000000101001010000000000
100000100000000000000000001001001001001001000010000000

.logic_tile 11 7
000000000000000000000000010000000000000000000000000000
000001001100000111000010000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
100000000000100011000011110000000000000000000000000000
110000000000100000000000000011111111010111100000000000
010000000001010000000000000111101000001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111100011001101000001000000000000
000000000110000001100111111001101001000010100000000010
000000000000000000000111000001001111110100110010000000
000000001000000000000100000000011111110100110000000000
000001000000000111100010000000000001011111100000000000
000000101110000000100000000011001111101111010000100010
110000100000001000000011110000011110000100000100000001
100001000000000011000110000000010000000000001000000010

.logic_tile 12 7
000000100000001000000000001000001000000100101100000000
000001000000000001000000000101001000001000010000010000
111000001100000000000000010101001000010100001100000000
100000000000000000000010000111000000000001010000000000
000000000001010001100000000111001000010100001100000000
000000000000000000000000000011100000000001010000000000
000000000001010001000000000000001000000100101100000000
000001000000000000000000000111001101001000010000000000
000000000100001000000110000111101000010100001100000000
000000000000001101000000000011000000000001010000000000
000000000000000001100110000000001001000100101100000000
000000000000000000000000000111001100001000010000000000
000000000000001000000000010000001001000100101100000000
000000000000001101000010000011001001001000010000000000
110001000000101000000000000000001001000100101100000000
100000100000000001000000000111001101001000010000000000

.logic_tile 13 7
000010100100001111000110000001001110000011111000000000
000000000000000001100000000000001000000011110000010000
000000000001000000000000000101001111000011111000000000
000000000000000111000000000000001100000011110000000000
000100000000000001100000010101001110000011111000000000
000000000000010000000010000000111100000011110000000000
000000000001001001100011110001101110000011111000000000
000001000000100001000010000000011001000011110000000000
000010100000000000000000000101111111000011111000000000
000001000100001001000000000000001011000011110000000000
000000001100000111000011100101111111000011111000000000
000001000000000000000000000000001101000011110000000000
000000000000000101000010100101111111000011111000000000
000010000000001101100110110000111111000011110000000000
000010100001000101000110100000001000111100001000000000
000000000000001101100110110000000000111100000000100000

.logic_tile 14 7
000000000000001000000110110111100000000000001000000000
000000000000000101000010100000001000000000000000010000
000000000000000111000111010101000001000000001000000000
000000000110000000100110100000001000000000000000000000
000000000000000101100000000011000000000000001000000000
000000000000010000000000000000001001000000000000000000
000000100001011101100011100011000000000000001000000000
000001000100000101000100000000001001000000000000000000
000000000010001111000000000101100001000000001000000000
000000000110001011000000000000001011000000000000000000
000000000000001000000110000101100001000000001000000000
000000000110001011000010000000001001000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000011111101000011111000000000
000000000100000111000011100000011101000011110000000000

.logic_tile 15 7
000000101110000000000000001101100000001001000000000001
000000000000000000000010011101001110000000000000000001
111001000000001000000000000000000000000000000000000000
100000101010001011000000000000000000000000000000000000
010000000000010000000000000000000001000000100100000000
010000000000000000000000000000001000000000000000000000
000000000000000001100011100000000001000000100100000000
000000000100000101000110000000001011000000000000000000
000000000001000000000000001101100000101001010010000000
000000000000100000000000000101000000000000000011000100
000000000000010000000000010111011010101000000000000000
000000000000100000000011010000010000101000000000000000
000000000000000101100000000111100000000000000100000000
000000000000000000100000000000000000000001000000000100
000000000001011000000000000011100000000000000100000000
000001000010000101000000000000100000000001000000000010

.logic_tile 16 7
000000000000000000000011000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
111000000000001011100000010000000000000000000000000000
100000000000000011100010000000000000000000000000000000
010000000000000000000011111111101100000001010000000000
010010100000000000000110000011100000010110100000000000
000100000000000000000000000001101110000001000000000000
000000000000000001000000000111101011001001000000000000
000000000000000001100010001001001100101000000100000000
000000000000000000100010000001110000111101010000100001
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100011100000000000011010000111000000000000
000000000111010001000000001101001101001011000000000000
000000000000001111000000011000011111110110100000000000
000000000010000011000010010111001000111001010000000110

.logic_tile 17 7
000001000010000001100010111000011110101011110100100000
000010000000001111000110000111010000010111111000000000
111000000000000001100000011101011001011110100000000000
100000000000001101100011011101001010111101110000000000
110001000000000101000110100011101000111100000000000000
010010000000000000100010111111011110011100000000000000
000010000000001011100000011000000000011111100100000000
000001000000001001000011010111001011101111011000000010
000000000000100000000000001001101111010111100000000000
000000000000010000000010010011011001011111100000000000
000000000000001001000000001001100001000000000000000000
000000000100001011010000000001001011010000100010000000
000000000000000111000010010001101110010000110000000000
000000000000000000100110100001011001110000110000000000
010000100001001001100000010101000000011111100110000000
110001000000100001000010000000101000011111101000000001

.logic_tile 18 7
000000001100101111100110000000000000000000100100000000
000000000001000001000000000000001100000000000000000000
111010000000000111000110000111011001011100000000000000
100000000000001101000000000000001000011100000001000000
000000001100000000000010110011011001000100000110000001
000010000000000000000011111011101010010100100000000110
000000000000001101000000000011101111010111100000000000
000000000000000111000000000001111000000111010000000000
000000000000000111100111110000001010001111110010000000
000000000000000111000010000000011100001111110000000000
000000000000000000000000011111101010100000010010000000
000000000000000000000011001001011110010100100001100000
000001000001001011100011101001011010001001010010000000
000000000000000001000000000101101101101001010000000000
000000000001010111100000000001011110010000100000000000
000000000000000000000000000011001011110000100000000000

.ramb_tile 19 7
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000010100001010000000000000000000000000000
000001001110100000000000000000000000000000

.logic_tile 20 7
000000000000010111000110001001111010101011110100000000
000000000000100001000010101111101110110111111000000010
111000000000001000000011111000000001100000010000000000
100001000000001011000010000011001011010000100000000000
110000001000000001100000011001001010111111110100100000
010000000000000101000011101111110000010111111000000000
000010000000000000000000011101001110000110100000000000
000000000000001111000011111011011111011111110000000000
000000000000000000000000000101001111101011110100000000
000000000000000001000011110001001101111011111000100000
000000000000000111100111011001101000100011110100000000
000000000000001111100111001011011111110011111000000010
000000001000000111000011101011111110010111100000000000
000000000000000001100110000111101100011111100000000000
110001000000001111000111100001100000010110100110000000
010000100000001111000100000001100000111111111000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000110000000000000000000100000000001001000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000010000000000000000000000000000
000001000000010000000011100000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000100000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000100001000111000110000000000000001111000000000000
000010001010100000000111100000001110001111000000000000
111000000001001000000000000101101101100000010000000000
100000000000101011000000001001111110010000010000000100
000000100000000011100010110111101110101000000000000000
000000000000000000100010001011011111100000010000000000
000010100000000000000010000011011101110000010000000000
000000000000001111000100000011111110010000000001000000
000001100000000101100000010000011010000011110000000000
000000000000000000000010110000000000000011110000000000
000000000000000000000000001001011000101000010000000000
000000000000000000010010010101101000101001000000000000
000010100000000001000011010101000000111111110100000000
000000000000000000100010101101100000101001010000000010
000000000000000000000000011011001011110000010000000000
000000000000000011000010101111101110010000000010000000

.logic_tile 2 8
000000000010001000000000010101001001001100111000000000
000001000000000101000011100000101000110011000000010000
000000000000001000000000000101101000001100111000000000
000000000000000101000000000000101110110011000000000000
000000000000000000000000000111001001001100111000000000
000000100000000000000011100000101100110011000000000000
000000000000000000000010010011001001001100111000000000
000000000000000001000011100000101010110011000000000001
000000000000100001000000000011001000001100111000000000
000000000000000000000010110000001000110011000000000001
000000100000001101100110100111001001001100111000000000
000001000000000101000000000000101011110011000000000000
000001000001001000000110100011101001001100111000000000
000000000000000101000010000000101110110011000000000000
000000000000000111000000000001001001001100111000000100
000000001100000000000000000000101100110011000000000000

.logic_tile 3 8
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001110001111000000000000
111010100000000001100000000001011101111110100110000000
100000001110000000100010011111111100111110110000000000
000000000000000000000000001001111110110110100000000000
000000000000000000000000001001011100110000110000000000
000100000000010000000000010111100000010110100000000000
000000000000100000000011100000100000010110100000000000
000000000000000000000010000000000000010110100000000000
000000000000001111010011101011000000101001010000000000
000010100000000101100000010111000000010110100000000000
000000000000000000000011100000100000010110100000000000
000000000000010000000111100101101100101011110100000000
000001000000000000000010000000110000101011110000000100
000010000000000111000010000000011000000011110000000000
000001001010000000000111110000010000000011110000000000

.logic_tile 4 8
000110000000001101000000000011011000101000000000000000
000000000100001011100000000001001011111001110000000000
111000000000000011100110010001101111011101010110100010
100000000000000000000010001011101001111010100011000101
110000000000100000000010101111011110011001110110100001
010000000000001011000000001111001110110110010001000100
000010000000000101000000000011011111000000010000000000
000000000000000001000000000001001010000010000000000000
000110000000000111100011000111101110010100100000000000
000001000000001111000111100001101111000000010000000000
000000000001000000010111000101100000000000000000000000
000000000000100000000000000101000000111111110000000000
000000000000001111000111000011011100101001000000000000
000001001100000001100111111111011000111001100000000000
000010000000011001100110100001011001000100000000000000
000001000000100001000111101111011000000110100000000000

.logic_tile 5 8
000001000000000000000000000011001000001100111000000000
000000000000000111000010010000001000110011000000010100
000000000000000000000000000111101000001100111000000010
000000000000000000000000000000001010110011000000000000
000000000001000000000000000101001000001100111000000000
000000000000100111000000000000001001110011000000000001
000000001100000000000000000011101000001100111000000010
000010000000000000000000000000101010110011000000000000
000010100001001011100011100101001000001100111000000001
000000000000100011100000000000001100110011000000000000
000010100110000000000000010111001000001100111000000100
000000000000000001000011000000001010110011000000000000
000001000001000001000000000011001000001100111000000100
000000000000100000100000000000101000110011000000000000
000000001100100001000000000011101000001100110000000000
000000000001010000100000000101000000110011000001000000

.ramt_tile 6 8
000000000000100000000000000000000000000000
000000000111000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000010100000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000001011000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100100000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 8
000010000001000111000011100111111100000110100000000000
000000000000100001000010110101111000001111110000000000
111000000000000000000000000011011110111101010110000000
100000000000000000000000001001110000101000000010100100
110001000001010101000010000011101110000110100000000000
110000101010001001100100000001011011001111110010000000
000000000000100000000111100000011100001001010000000001
000000000000010000000100000011011101000110100000000000
000101100000011111100011010001011111010111100000000000
000001000100010011000011001001011101001011100000000000
000000000000000111100010011111000000001001000000000000
000000000000000001100110110111001010010110100000000010
000000000000000001000011101001000001100000010110000000
000000000000000000100011100111101100110110110001000110
000000000000001011100011110011011010101100010110000000
000000000000000001000011010000011001101100010001000110

.logic_tile 8 8
000010100001000000000000010111001000001100111100000000
000000000111100000000010000000000000110011000000010000
111100000000000000000000010101001000001100111100000000
100000000000000000000010000000000000110011000000000000
000011000000010001100110000000001000001100111100000000
000000001010110000000000000000001001110011000000000000
000000000000000001100110000101001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000100001010000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000101000000000000101101000001100111100000000
000000000001010001000000000000000000110011000000000001
000010000000001000000000000000001001001100111100000000
000000000100000001000000000000001001110011000000000000
110000000000000000000000000101101000001100111100000001
100000000000000000000000000000100000110011000000000000

.logic_tile 9 8
000010000001011111000000000001011110011100000000000000
000001000000001111000011100000001010011100000000000000
111000000000001001100000010001000000000000000100000000
100000000000001011000011100000000000000001001000000000
010001000000001101100000001101011110100000000000000000
010000100000000001000000001101011100010110100000000000
000000000000000001000010010011100001010000100000000000
000000000000001101100010100001001010110000110000000000
000010000000001001100010001011101111000000100000000000
000001000010001011000000001001111000000000110000000000
000000000000011111000011110000000000100000010000000000
000000000000001001000110001011001100010000100000000000
000000001100100111100000010001011011101001000000000000
000000000001010000100010000111011110000110000000000000
110100000000000001000000001101111101000010000000000000
100000000000001111000011110011011000000011000000000000

.logic_tile 10 8
000110100000000000000010101101111010001011100000000010
000000001110000101000010001101011001101011010000000000
111000100000000000000000000001111100010100000000000000
100000000000100101000000000000010000010100000010000000
110010100001010101100000000001001110101000000100000010
110000000100100000000000000000110000101000000000000100
000000001101001000000111100001000000100000010100000010
000001000000100101000111110000001101100000010000000000
000010000000010000000110000111001000000001010000000001
000001101010100000000000000000110000000001010000000000
000000000001010000010000010111101010101000000100000000
000000000000100000010010000000000000101000000000000001
000000000000000000000010011000000001100000010100000001
000000000000000000000010000001001101010000100000000000
110000000000000001100000000001000000010000100000000000
100000000000000000000000000000001101010000100000000001

.logic_tile 11 8
000010100011010000000111000000001100000100000100000001
000000000000100000000000000000010000000000000010000001
111000000001011000000111000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
110000000000000000000000001001101000110011110000000001
010000000000100000000000000001111100010010100000000000
000000000000000111000010000011111011010100000000000010
000000000000000000000000001111001001001000000000000000
000000000000000000000111110000000001000000100110000000
000000000000000001000010110000001011000000000010000001
000000001000001000000000001001100001000000000000000000
000000000000000011000000000111001001010000100000000001
000010100001000000000000010001011110000000000000000000
000000000001010000000010010011100000101000000000000001
110000000000001000000000000000000000000000000000000000
100000000100001101000000000000000000000000000000000000

.logic_tile 12 8
000000000000100001100000000101001000010100001100000000
000000000011000000000000000111000000000001010000010000
111000001110000000000110010000001000000100101100000000
100000000000100000000010000011001000001000010000000000
000010100000101000000110000000001000000100101100000000
000000000001000001000000000111001101001000010000000000
000000000000001000000000000101001000010100001100000000
000000000000000001000000000011100000000001010000000000
000010000000000011100000010101101000010100001100000000
000000000000000000000010000111000000000001010000000000
000000000000000000000000000111101000010100001100000000
000000000000000000000000000011000000000001010000000000
000000000000000001000000000000001001000100101100000000
000000000000000000000000000111001001001000010000000000
110000000000000001100000000111001001000100100100000000
100000000000000000000000000000001001000100100010000000

.logic_tile 13 8
000001000000000011100000000001000000000000000100000000
000000100000010000000011110000000000000001000000000000
111000000000100000000111100000011010000100000100000010
100000000001000000000000000000010000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000011100000100000000000000000011010000100000100000000
000011000001000000000000000000000000000000000000000000
000000000000000000000000000000000001011111100000000101
000000000000000000000000000101001001101111010000000000
000000101110000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000001000000000000000000001000111100001000000000
000000000000100000000010000000000000111100000001110000
111000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
010000000000010011100111000000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000010000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001111101110000010000000000000
000000000000000001000000001111101001000000000001100000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001101000000000000000000000000000000100100000100
000010000000101001000000000000001100000000000000000000
110000000000000000000011000000000000000000000000000000
100000000000000000000111100000000000000000000000000000

.logic_tile 15 8
000001000011010111000110100000000000100000010000000000
000000000000111111100000000101001101010000100000000000
111000000000001000000000000000000000000000000100000000
100000000010001011000011100111000000000010000000100000
010010000110001111100010000000000000000000000000000000
110001000100000011000010010000000000000000000000000000
000000000001000001100111110001011011010100000000000000
000000000000001111000111101001001010110100000000000000
000000000010000000000000010000000000000000000000000000
000000000000011111000011100000000000000000000000000000
000011101100000000000000001101111000010111100000000000
000010100000000000000000001101101000000111010000000000
000000000001000000000000010101001011001101000000000000
000010000000100101000010100000101001001101000001000000
110000000000000111000000000001101100000111000000000000
110000000000100000100000000000001111000111000000000000

.logic_tile 16 8
000000100000000111100000010111000000000000000100000000
000001000000000000100011010000100000000001000000000000
111000000000011000000110110000000000000000100100000000
100000000000000111000010000000001101000000000000000000
110010100000100001000000000001000001010000100000000000
000001000001010111000000000000001010010000100000000000
000000000000010111100000000001011000010100000000000000
000000000100000001000000000101110000101001010000000000
000000000000000001000110000011000000101001010010000000
000000000000000000000100001001000000111111110000000000
000000000000010101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000010000011100111100110000000000
000000000001010000000010010000001010111100110000000010
000000000000010000000000001011111001000110000000000000
000000000000000000000000000101001001101001000000000000

.logic_tile 17 8
000000000000001000000000011011100000010110100000000000
000000000000000001000011001111001100000110000000000000
111000000000010011100111000000000001000000100100000000
100000000010100000000111100000001001000000000010000000
010000000000000000000111100001101110001000000000000000
010000000000000000000000000001011011010100000000000000
000000100000100000000000001011011101000110100000000000
000001000101010111000011110101001000001111110000000000
000000001100000000000000000101100000000000000100000000
000000100000000001000000000000100000000001000000000010
000000000000011011000000000001100000000000000100000000
000000000000001111000000000000100000000001000000000000
000001000000000001000000010111100000000000000100000010
000000000000010000000010100000100000000001000010000000
110000000000000000000011100111000000000000000100000000
100000000100000000000110000000000000000001001001000001

.logic_tile 18 8
000000000000001000000000001011011000011100000010000000
000000100000000011000000000111111000111100000000000000
000000000000001001100110001101101101010000000000000000
000000000000001111000000000101111000110000000001000000
000000000000001000000000010011000001010110100000000000
000000000000001011000011110001101110101111010000000000
000010000000001101100011110000000000000000000000000000
000010000010000011000111010000000000000000000000000000
000000000100000000000111110011111011000001000000000000
000000000000000000000010001011001101000110000000000000
000010100000000111100000000000011001000111000000000000
000001000000000000100010000101001011001011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111000111101111111010000110100000000000
000001001010000000100000000101101011001111110000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000100
000000000110000000000000000000000000000001001000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 21 8
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000100000100001101000110000001011110100000010000000000
000010000100001001100000001011011111010000010000000001
111000000000000101000011101011001110111000000000000000
100000000000000000000111101111011010100000000000000100
000010100000110000000000011000000000010110100000000000
000000000001011101000011111001000000101001010000000000
000000000000000001100000001001001110111000000000000000
000000000000000000100000001111011110100000000000000000
000100100010010000000000000001101000111110100100000000
000001000000010001000010000000010000111110100000000001
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000100000001000000011001000000000010110100000000000
000011000100010011000000000111000000101001010000000000
000000000000000011100000001111011011101001000000000000
000000000000000000100011101001101111100000000001000000

.logic_tile 2 9
000001000000000000000010000001001000001100111000000010
000000000100000000000000000000101100110011000000010000
000000000000010101100000010111001001001100111000000000
000000000000100000000011010000101011110011000010000000
000000000000000000000000000011101001001100111000000000
000000000000001111000000000000001010110011000000000100
000000100000000001000000010011101000001100111000000000
000001000100000000100010100000101010110011000000000100
000000000000001001000110110001101001001100111000000100
000000000000000101000010100000001100110011000000000000
000000000000000101100000010111001000001100111000000100
000000000000000001000010100000001110110011000000000000
000001000000001101100010000011001001001100111000000000
000010100001001111000000000000101001110011000000000001
000000000000000000000000000011001000001100111000000100
000000000000000000000000000000101100110011000000000000

.logic_tile 3 9
000000100000100001000000000000011000000011110000000000
000000001011000000100010000000000000000011110000000000
111000000000000001000000010000000000010110100000000000
100000000000000000100011110111000000101001010000000000
000010100000000000000010000000000001001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000110000000000000101000000010110100000000000
000000000001010000000000000000100000010110100000000000
000000100000001111000000001001011100110110100000000000
000000000000000111100000001011001100110000110000000000
000000000000000111000010000000000001001111000000000000
000000000000000001100110000000001101001111000000000000
000000001111100000000000000000000000001111000000000000
000000000001110001000000000000001001001111000000000000
000000000000001000000010000011111001111111000100000000
000000000000000001000100000011011110111111010010000000

.logic_tile 4 9
000010000100000111000000001011101101111000100100000000
000000000110000000100010001011011110111100000011000000
111000000000010111100000000111011111100010000000000000
100000000000000000000000000001011101000100010000000000
010010100001010111000000000000000000000000000000000000
010000000000000001010000000000000000000000000000000000
000000000000000000000000000011011101101001010100000001
000000000000000000000000000101111100010101100001000000
000110000000000011000111101011101100110100010100000000
000000001110000000000111101011001010110000110010000000
000000001110011111100011110000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000010001110010011100000010000000000000000000000000000
000001000000000000100011000000000000000000000000000000
000001000000000011100110101011111100101001110110000000
000010100110000000000100000001011111010100100010000000

.logic_tile 5 9
000010100001000011100010111001001100001111000110000000
000000000000100001000011010101011100000111000010000000
111000000001000101000111110000000000000000000000000000
100000001100100101000011010000000000000000000000000000
010001100000000101000111101101111001000010000000000000
110010000001010101000111101101101000000000000000000000
000000000000011001000010101111111100100000000000100000
000000000000000011000010101011001111000000000000000000
000000001100101001000010000001001010000010000000000000
000000000001000001000000000101101000000000000000000000
000001000000001001000110000111011111000010000000000000
000000100000000001000010001101011010000000000000000000
000010000000000001000010011001111110010111100000000100
000000000001010000000010001011101111001011100000000000
110000000000001001100010001001101000000010000000000000
100000000000001111000000000011111100000000000000000000

.ramb_tile 6 9
000000100001000000000000000000000000000000
000001001011110000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000101000000000000000000000101000000000000001000000000
000000100001000000000011110000100000000000000000001000
111000001100000000000000000000001000001100111100000000
100010000000000000000000000000011100110011000000000000
010000000000110000000000000000001000001100111100000000
100000100100000000000011110000001101110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000010000000000001100110010000001001001100111100000000
000000000000000000000010000000001100110011000010000000
000000001111011001100000000000001001001100111110000000
000000000000000001000000000000001100110011000000000000
000000001001010000000000000111101000001100111100000000
000000000101000000000000000000100000110011000010000000
110100000001010000000000010101101000001100111100000000
100100000000000000000010000000100000110011000001000000

.logic_tile 8 9
000000000000100000000000000101001000001100111100000010
000000101011000000000000000000000000110011000000010000
111000000000100000000000000111001000001100111100000010
100000000001010000000000000000000000110011000000000000
000001000000001000000110000000001000001100111100000000
000000001011000001000000000000001101110011000001000000
000000000000000000000000000101001000001100111100000010
000000000000000000000000000000100000110011000000000000
000010001010000000000000010000001001001100111100000000
000000001111000000000010000000001100110011000000000001
000000000000001001100110010000001001001100111101000000
000000100000000001000010000000001100110011000000000000
000010001000100001100000000000001001001100111100000000
000000000000010000000000000000001101110011000000000010
110000000000000000000000000000001001001100111110000000
100000000000000000000000000000001101110011000000000000

.logic_tile 9 9
000110001010000111000011110011101110010100000000000000
000001000000001101100011111001000000111100000000000010
111000000000000011100000010101101101101101010100000000
100000000000000000000011100001111000101000010010000000
110010001011010111000010000111111010110000100000000000
110011101010000000100100000001001110100000010000000000
000000000001001001000111101011101010010100000000100000
000000000000100011000000000011110000111100000000000000
000000000000101011100000000011101101010111100000000000
000000000111000111100010010011101110000111010000000000
000000000000001001000010001000011101001001010000000000
000000000010000111000011111111001100000110100000100000
000000100001000001000111000001101001111000100110000000
000011000001000111100100000101011001111100000010000000
000100001000001001000111010101111111010110100100000000
000000000000001001000111010001011000011110100000100001

.logic_tile 10 9
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000001010101000011101111101110110000100000000000
100000000000100000000110100101101110010000100000000000
000000000000000111000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000001111000010000000000000000000000000000000
000000000010001111100000000000000000000000000000000000
000000000000010001100110100101011110000000000000000000
000000000000000000100100001111101010000110100010000000
000000000000000000000000000000000001010000100000000010
000001001010000000000000000011001000100000010000000001
000001001010101001000010001000011001111100100110000001
000000000000011111100000000101011011111100010000000011
110100000000000000000110000001101010000010000000000000
100000000110001001000100001011111001000000000000000000

.logic_tile 11 9
000000000001100000000111010000000001000000001000000000
000000000000110000000110000000001001000000000000001000
111000000000000000000000000000000000000000001000000000
100000000000000000000011100000001001000000000000000000
000010001000000000000110000000001000001100111100000000
000001000110000000000000000000001001110011000000000000
000000100000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000011100001010000000000000000001001001100111100000000
000011000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000010101101000001100111100000000
000000000100000000000010000000100000110011000000000000

.logic_tile 12 9
000000001110111001100000010011001100000011111000100000
000010100000010001000011010000101000000011110000001000
000000000000000000000110010101001000000011111000000000
000000000000000000000010000000011000000011110000000000
000000100110000001000110110111101010000011111000000000
000001000000000001000010100000111101000011110000000000
000000100001001101100110110111001010000011111000000000
000000000110000101000010100000111110000011110000000000
000010100000000001000010010111011011000011111000000000
000000000001000000000010000000101100000011110000000000
000000000000001000000010000111111011000011111000000000
000010000000000001000000000000001101000011110000000000
000001000001010001000110000101011011000011111000000000
000000100000110001000010000000011001000011110000000000
000000000000000001100000000111011011000011111000000000
000000000000000000000010000000011001000011110000000000

.logic_tile 13 9
000000000001110111100000000001000000000000000100000000
000000000000010000100011110000000000000001000001000110
111000000000001011100000000000011010000100000110000000
100000001010001111100000000000010000000000000000000110
010001000000101000000010110000011000000100000100000000
110000100000011001000111100000000000000000000010100100
000000000000001111100111110000001000000100000100100000
000000000000001001000011110000010000000000000000000110
000001000000000000000000000000001010000100000100000100
000010000000000000000000000000010000000000000010100010
000001000001000000000000000111111011011100000000000000
000010100000100000000000000000101010011100000001000000
000000001010100000000000000101101011010110110000000100
000000000000010000000000000000101000010110110000100001
110000101110000000000010001000000000000000000100000100
100000001010000000000111111111000000000010000000000010

.logic_tile 14 9
000001000000011000000011101111101011010111100000000000
000010000000000001000000001101101110000111010000000000
111000000000000111000011101111101111001001010000000000
100000000000000000000100000011101110000110000000000000
110000000000001001000010000101100000001111000000000000
000000000000000011000010000001001011001001000000000000
000000000000101001100110100101011111000110100000000000
000000001100000001000110001001001001001111110000000000
000010100001010000000000001011100000101001010000000000
000000000000001111000000000011001100001001000000000000
000000000000001001000000000111101011000110100000000000
000000001010001001100000001101001000001111110000000000
000000001000001111000000000111011101000000110000000000
000000000001001001100000000011001010010000110000000000
000000000000010001000010001000000000000000000100000000
000000000000001011100011111101000000000010000000000000

.logic_tile 15 9
000000000000000000000010100101001100010110100000000000
000000000100010000000000000011100000000010100000000000
111010100000001011100000000011001100000010100000000000
100000000000000001000000000011010000000011110000000000
110000000000000011100110000000000001100000010000000000
000000000000000000100010000111001100010000100000000000
000000100000000011100000000011001110000010100000000000
000001000000000000100000000011010000000011110000000000
000000000000000101000000001011011110000011110000000000
000000000000000101000010001111001100000011100000000000
000000100000000000000000000001101011000001010000000000
000001000010101111000000001001011000001001010000000101
000000000000000111000111100011000000000110000000000000
000000001110000000000000000011001010001111000000000000
000000000001000000000110000000011010000100000100000000
000000000000100011000000000000000000000000000000000000

.logic_tile 16 9
000000000000000101000111000111100000000000000110000000
000000000100001101100010100000100000000001000011000000
111000000001011001100010101001100000010110100000000000
100000000000101001000011110011101010100000010000000000
010000000000000101000010110001111110010000100000000101
110000000100000101000010100011001111010000110010000001
000010100000000001000000001001001010010110100000000000
000000000000001101000011110011001000101001000000000000
000001000110010000000000001111011010000110000000000000
000000000000100001000000001011001001000010000000000000
000001000000000011100000000001000000000110000000000000
000010101000000000100010000001001001001111000000000000
000000000000101001100110001101111000110000010010000000
000000000000011001000000000101111110110000110001000110
110000000000001111100000011001101000000010000000000000
110000001110000001000011100101011011000011000000000000

.logic_tile 17 9
000000000000011000000111100000001100000111000000000000
000000000000100111000010110011001000001011000000000000
111001000001000000000000000101111101000110000000000000
100000000000000111000000001111001010000001000000000100
110000000000000000000011110011000000001001000000000000
110000000000000000000010000000001100001001000000000010
000010000000001101000111011000000000000000000100000000
000000000000000001000011001101000000000010000000000001
000000000000000101000110000000001000101000000000000000
000000000000001101100011111011010000010100000000000000
000000000000000000000000010111001000000000010000000000
000001001010001101000010001101011101010000100000100000
000010100001110011100010010000000000100000010000000000
000000000000110000000110011011001011010000100000000000
010010100000000000000000001101111100000010000000000010
010001000000001101000000000111111111000011000000000000

.logic_tile 18 9
000010000000000000000000000001100000000000001000000000
000011000110001111000000000000100000000000000000001000
000000000000000000000111100111111010001100111000000010
000000000010000000000000000000010000110011000000000000
000000000000000000000000000000001000001100111010000000
000000001110000000000000000000001000110011000000000100
000000000000000000000111100111001000001100111000000000
000000000000000111000000000000100000110011000000000001
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000100000011100000000000001001001100111010000000
000000000000000000100000000000001100110011000000000001
000000000000010000000010100101101000001100111000000010
000000000000100000000110010000000000110011000000000011
000000000000000111000010100111101000001100111000000000
000000000000000000000100000000100000110011000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 21 9
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000100000111100000000111100001001100111000000000
000000000100001111100000000000001001110011000000000000
000010100000010111100111010011001001001100111000000000
000000000000000000000111000000101101110011000000000000
000000001110000000010000000001101001001100111000000100
000001000000000000000000000000001101110011000000000000
000000000000000011000111100111101000001100111000000000
000000000000000000000010010000001101110011000000000010
000000000000000000000011110111001001001100111000000000
000000000110000000000111000000001011110011000000100000
000010000000000000000010000111001000001100111000000000
000000000000000000000011110000101000110011000000000010
000000000010000000000111000001101000001100111000000000
000000000000101111000000000000101000110011000000100000
000000000000000111000000000101101001001100111000000000
000000000000000111100000000000001011110011000000100000

.logic_tile 2 10
000000100010000000000010100011001000001100111000000010
000001000000001101000100000000101101110011000000010000
000000000000000011100010000111101001001100111000000000
000000000000001001100100000000001101110011000000100000
000010000000100000000010000111101001001100111000000000
000000000100000000000100000000001100110011000000000001
000000000000000000000000000001001001001100111000000000
000000000000001101000000000000001000110011000000000001
000000000010010000000110110101101000001100111000000100
000000000000000000000011000000001110110011000000000000
000000000000000000010011100111101000001100111000000100
000000000000001001000000000000101001110011000000000000
000000100000000001000000010111001001001100111000000100
000001000100000000100010100000101000110011000000000000
000000000000001101100010000101001001110011000000000100
000000000000000101000000000000101001001100110000000000

.logic_tile 3 10
000000000000001000000011110000000000000000000000000000
000000000110011111000111110000000000000000000000000000
111001000000000001000110000101101110111110000000000000
100010000000000000100000001111001001011110000000000000
000000001100000001100000000000000000001111000000000000
000000000000010000000000000000001001001111000000000000
000000000000100011100000000000011100000011110000000000
000000100000000000000000000000010000000011110000000000
000010100000000000000000010000000000010110100000000000
000000000000000000000011001011000000101001010000000000
000000000000010000000000001000000000010110100000000000
000000100000000000000010010001000000101001010000000000
000000000000000111000000010001111110111111100100000100
000000001010000000100011100101101000111101010000100000
000000000001010000000000000000011010001100110010000000
000000000000001111000000000000001001001100110000000000

.logic_tile 4 10
000100000000000001100000000111000000000000001000000000
000000000000001111000000000000001111000000000000001000
000001000000001001100000010011111110000011111000000000
000000000000011111000011100000111000000011110000000000
000001000000001111000111100111001010000011111000000000
000010100100000011000100000000101011000011110000000000
000000101101010111000110000001100000000000001000000000
000001000000000000000000000000101101000000000000000000
000111100000100000000010100111100001000000001000000000
000010100001010000000100000000001000000000000000000000
000010101010010011100000000001001011000011111000000000
000000000100000000100010100000001000000011110000000000
000000000000010000000010010111100001000000001000000000
000000000000001101000110000000101110000000000000000000
000000000000000111100010000101111011000011111000000000
000000000000001101000010110000101100000011110000000000

.logic_tile 5 10
000011100100010000000000000101101011110100010100000001
000000000000000000000000001111111110100000010000000000
111001000000000000000111000000000000000000000000000000
100000100000000000000011100000000000000000000000000000
000000000000100011100000000000000000000000000000000000
000000001011000000000011100000000000000000000000000000
000010000000010000000000001111011001110000000100000000
000010100000000001000011100101111101110010100000000110
000010100000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000010000000011001111101111100001010100000001
000000000110000000000100001001111011100010010000000010
000100100000100000000010000011011010101000100100000001
000101000001000000000100001111111010101000010000000000
110000000001000011000011100000000000000000000000000000
100000000001010000100000000000000000000000000000000000

.ramt_tile 6 10
000001001001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000100010100000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000100011010001100000010111001000001100111100000000
000001000001000000000010000000000000110011000010010000
111000000000000000000000010000001000001100111100000000
100000000000000000000010000000001000110011000000100000
010001100000000000000000000000001000001100111100000000
100001000000100000000000000000001001110011000010000000
000000000001011000000000000000001000001100111100000001
000010001000000001000000000000001101110011000000000000
000100000001010000000110000101101000001100111100000000
000000001000000000000000000000000000110011000010000000
000101000000000001100110000000001001001100111110000000
000000000000000000010000000000001100110011000000000000
000000001011011000000000000000001001001100111100000000
000000000000100001000000000000001001110011000000000100
110000000000010000000000000000001001001100111100000001
100010000000100000000000000000001101110011000000000000

.logic_tile 8 10
000000100000101000000000000000001000001100111100000000
000011000101000001000000000000001000110011000000010100
111011100001010000000110000101001000001100111100000000
100010100000000000000000000000000000110011000000000001
000010101010000001100110000111001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000000011000000000000101001000001100111100000010
000000000000000001000000000000100000110011000000000000
000000000001000000000000000101101000001100111100000100
000000001010000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000000000000
000000101111010000000000010111101000001100111100000000
000001000101010000000010000000100000110011000000000001
110100000001100001100000010000001001001100111100000001
100000000000010000000010000000001001110011000000000000

.logic_tile 9 10
000001001011000000000110000101101010001001010000000000
000000001100100001000010010000001110001001010000000000
111000000000000111100000000001011010000001010000000000
100000000000000000000000000111100000101001010000000010
110000000000000111100000010111111100010111100000000000
010000000000001111000010000101111000001011100000000000
000011100000011111100000000111111010010111100000000000
000010100010000001000011111111001101001011100000000000
000010100001011011100111110001101101000110100000000000
000011000000000111100111010011001101001111110000000000
000000001001010000010011110011111011010000110000000000
000000000010001111000011110000001011010000110000100000
000001100100000111000000000001001011001001010000000000
000001000000101111100011100000101111001001010000100000
000100000000000101000111011101000000001111000101000001
000000000000000000100111011111001011101111010010000000

.logic_tile 10 10
000010000001010111100000000101011110000001000000000001
000001000000000000000000001111011010001001000000000000
111000000000001000000111100001100000101001010100000000
100000000000000001000110110011100000000000000000000001
110001000001010101000000010101101101000010000000000000
010010001100001101000010001111001000000000000000000000
000100000001011000000010100000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000000001111000001100000011000001110101000000101000000
000000001110000000010011100001010000010100000000000001
000000000000000000000010000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000101100010001001011101010111100000000000
000000001110000000100010011011011001000111010001000000
110000000000000000000000011101101110100000000000000100
100000000010000000000011101001101011000000000001000000

.logic_tile 11 10
000101000000011000000000010000001000001100111100000000
000000100000100001000010000000001000110011000000010000
111000000001001001100000000111001000001100111100000000
100000000100000001000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000001110000000000000000000001001110011000000000000
000010000000000000000000010111001000001100111100000000
000000000111010000000010000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000100000000000000000000001000110011000000000000
000010101101000000000000000000001001001100111100000000
000000000000100000000000000000001000110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 12 10
000001000000100111000011110001101010000011111000000000
000000100001010000000111000000001100000011110000010000
000000000000001011100000000111001010000011111000000000
000000000000000111000000000000001000000011110000000000
000011000000001101100110110111001011000011111000000000
000011100000000101000010100000111000000011110000000000
000000000000001101100110110111001010000011111000000000
000000000010000101000010100000111101000011110000000000
000000000000001011000110000111111011000011111000000000
000010000110000001000000000000001110000011110000000000
000010000000100001100000010001011011000011111000000000
000000000111000000000010000000101100000011110000000000
000000001010000001100110110001011011000011111000000000
000000000110000000000110000000111101000011110000000000
000000100000001101100110000111111010000011111000000000
000000000000000001100000000000111100000011110000000000

.logic_tile 13 10
000000000100000000000000000000001010000100000100000100
000000000000000000000010000000000000000000000010000110
111000000001010111100111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010010100100000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000010000000111100111101110110110100000000000
000000000000100000000000000000011100110110100000000100
000000001111010001000000000011100000000000000100000100
000000000000010000100000000000000000000001000000000010
000000101100000111000000000000011010000100000100000100
000000000000000000000000000000010000000000000000100011
000001000000000000000111100000011000000100000100000000
000000000000000000000000000000000000000000000010100110
110000000000100001000000000000000001000000100100000100
100000000001000000100000000000001001000000000000000110

.logic_tile 14 10
000000000000000000000110010001011100010000100000000000
000000000000000001000011110001101011110000010000000000
111000000000000000000000000011100000010110100000000000
100000000000000000000010100101100000000000000000000000
010000000000000111000010100000011111110000000000000000
010000001010000111000000000000011101110000000000000000
000000000000010000000010010000011110000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000000000110101111000000101001010000000000
000000000000000000000000001011000000000000000000000000
000010100000000111100000000000000001000000100100000000
000000001000000000010010000000001110000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001011000000000000000000
110000000000000000000010000001101011001001000000000000
100000000000000001000010111011101011000110100010000100

.logic_tile 15 10
000000000001000101000111000000001000000100000100000000
000000000000100101000100000000010000000000000000000000
111000100010000011000000000001001110000011000010000001
100001000110000000100000001111011011001011000000000100
110000000000001101100000010011111010000011110000000000
000000000000000101000010100111111100000011010000000000
000000000000000000000000011011001111001111000000000000
000000000000000000000011010011001011000111000000000000
000000000000001001100111110001001011000001000000000101
000000000000000101100110001011001101010110100000000000
000000100000001101100110000011101011000100000000000001
000001000000000101000111100011001110000000000000000000
000000000000000101100010110000011000000011100000000000
000000000000000000000010010011001110000011010000000000
000001000000100000000000000011001110010110100000000000
000010100001000001000000001011000000000001010000000000

.logic_tile 16 10
000000000000000000000000001000011101100000000000000011
000000000000000000000011100011001110010000000010100000
111010000000010000000000001001001010000001010000100011
100001001000100000000000000101111100000010000010000101
110001000000001000000011110111001100001110000000000000
000000000000001001000111010111011100001111000000000000
000000000000001000000010101000000000000000000100000000
000000000000001011000010111101000000000010000000000000
000000000001001111100110011000000000100000010000000000
000000000000100011100010001111001011010000100000000000
000010000000000001000000000000000000000000000100000000
000000000110001111100000001111000000000010000000000000
000000000000001001100000001111101010010000110000000101
000000000000000001000011001101001101000000110000000000
000000000000000001000011000000000000000000100100000000
000000000000000001100000000000001011000000000000000000

.logic_tile 17 10
000001000000000111100000001101001110101001010100000000
000010001100010000000000001011000000101010100000000000
111000000000000111000110010101100001100000010000000000
100000000000001111100110000011001011000000000000000000
110000001010000000000110001001111001100000000000000000
000000000000000001000110111001101000000100000000000000
000000000001000011100000010101000000101001010100000000
000000000100110000000011100001101110100110010000000000
000010100000000111000000000000001010000100000100000000
000001000000000111000000000000010000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000001000000000010111011111101011010000000000
000010100000001001000010100011101100000111010000000000
000000000001001000000000000001100001100000010100000000
000000001010100101000000000111001001111001110000000001

.logic_tile 18 10
000000000000001000000000010000001000001100111000100000
000000000000000101000011100000001000110011000010010000
000000000000001000000000010000001001001100111010000000
000000000000001011000011110000001101110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000011110000001001110011000010000000
000000001100000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000111000000000101001000001100111000000000
000100000000000000000000000000100000110011000010000000
000010000000000000000010000001101000001100111000000000
000001001000000000000100000000000000110011000000000010
000010100100000000000000000011001000001100111000000100
000000000000000000000000000000000000110011000010000010
000000000000000000000000000000001001001100111000000000
000000000000001001000000000000001110110011000000000001

.ramt_tile 19 10
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000111101101100010000000000000
100000000000000000000000001111101101001000100000000000
110000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011101100100010110000000000
000000000000000000000000000111011101010110110000000000
000000000101000000000010000000000000000000000000000000
000000000110101111000111100000000000000000000000000000
000000000000001011100111101011000000100000010110000000
000000000000000111100000000011101110111001110000000000
000000000000001000000010010001111110101011010000000000
000000000000000111000111111111001010000111010000000000
000000000000000000000010001111000001101001010100000000
000000000000001111000100000111101100011001100001000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000001011100000000001101000001100111000100000
000000000000001111100000000000101010110011000000010000
000000000000000111100011100111001001001100111000000000
000000000000000000000000000000001000110011000000000010
000100000000000111100111100011101001001100111000000100
000000000000000000100100000000101110110011000000000000
000000000000000000000111100001001001001100111000000000
000000000000000000000100000000001100110011000000000000
000000000001010111000000000111001000001100111000000000
000000000000000001000000000000001011110011000000000000
000000000000000011100111000101101000001100111000000000
000000000000000000110100000000101000110011000000000100
000000000001001111100000000011001000001100111000000000
000000000000101111100000000000001100110011000000100000
000000000000001111100010000111101001001100111000000000
000000000100000111100000000000101110110011000000000000

.logic_tile 2 11
000010000001000000000110100111000000010110100000000000
000000000010000000000000000000000000010110100000000000
111000000110001011100110101011101011101000000010000000
100000000000000101100011111101011001100000010000000000
000100000000000011100111000000000001101111010100000000
000100000110000000100110000101001010011111100010000000
000010100111110011100000000011100000010110100000000000
000000000000110001000011110000100000010110100000000000
000010100000000000000000000001100000010110100000000000
000010000000000000010000000000000000010110100000000000
000000000000101000000000011000000001101111010100000100
000000000000011011000011001111001110011111100000000000
000000000000001000000000001101111011100000010000000000
000000000000001011000000000001011100100000100000000000
000000000000001000000000010001111100111000000000000010
000000000000000011000010001101101001010000000000000000

.logic_tile 3 11
000000000000000001100011110111011101000011111000000000
000000000000000001100010010000001001000011110000001000
000000000000000001100110000001100000000000001000000000
000000000000001111100111100000001000000000000000000000
000010100001010000000110000111100000000000001000000000
000000000000000111000000000000101001000000000000000000
000100100000000111100000010101001100000011111000000000
000001000000000000100010000000101010000011110000000000
000010001110010000000110100111101101000011111000000000
000010100110000011000100000000011100000011110000000000
000000000000001011100000000111000001000000001000000000
000000000000000001000000000000001000000000000000000000
000000001000001001000000000101101001000011111000000000
000000000100000001100000000000111010000011110000000000
000000001110000000000000000001000001000000001000000000
000000000000000001000010000000001001000000000000000000

.logic_tile 4 11
000101000000010000000000010111000001000000001000000000
000000100000000000000010000000001100000000000000010000
000011000000001111000011110111000000000000001000000000
000000000000000001100111000000001100000000000000000000
000010100000010000000000000011111010000011111000000000
000000000000000000000000000000011001000011110000000000
000000000010000001100000010111000001000000001000000000
000000000001000000000011010000101000000000000000000000
000100001110000101000000010111011001000011111000000000
000000000100000000100011100000111000000011110000000000
000000000000010111000010100101111001000011111000000000
000010000000000001100100000000011110000011110000000000
000000100000000111000010100111100001000000001000000000
000001000100001101100111110000101111000000000000000000
000010101100011000000011100011000001000000001000000000
000000000000001101000010110000101101000000000000000000

.logic_tile 5 11
000000000001000001100010100000000000000000000000000000
000000000110000101000100000000000000000000000000000000
111000000000001101000000001101011100000010000000000000
100000001010000001000011110001101010000000000000000000
110000000000000001000010111011011110000010000000000000
010010100000001101000010001111101100000000000000000000
000010000000000001100000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000011000001010111000011111001001100000010000000000000
000000000000000001000011101001101000000000000000000000
000000000001010000000111000111001011000010000000000000
000000000110001001000000001111001011000000000000000000
000000000000001011000000000111011101110001010110000000
000000000000000111000010000000011110110001010001000110
000010000001010001000011100101111000100000000000000001
000000000000001001000000001101001000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001000000000000000000000000000000
000010101001000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000100000000000000000000000000000
000001000101010000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000010000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001100100000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 11
000010000000000001100000000111001000001100111100000000
000000000100010000000000000000000000110011000001010000
111000000000001000000000000000001000001100111100000001
100000000000000001000000000000001000110011000000000000
010010000000000000000000000000001000001100111110000000
100010101100000000000000000000001101110011000000000000
000000000000000001100110000111001000001100111100000000
000000000110000000000000000000100000110011000001000000
000111000000000000000000010000001001001100111100000000
000001000000010000010010000000001000110011000000000100
000000000000100000000000010101101000001100111100000100
000000000000010000000010000000000000110011000000000000
000110000000001000000110000000001001001100111100000000
000000001000000001000000000000001101110011000000000001
110000000000000000000000000101101000001100111100000001
100000000000000000000000000000100000110011000000000000

.logic_tile 8 11
000010100100000000000110010111001000001100111100000000
000000001010000000000010000000000000110011000000010100
111000000000000000000110010101001000001100111100100000
100000000000000000000010000000000000110011000000000000
000010100001000001100000000000001000001100111100100000
000000000000100000000000000000001001110011000000000000
000000000000100000000000000000001000001100111100000000
000001000001000000000000000000001001110011000000000000
000000000001010000000000000111101000001100111100000000
000000000101010000000000000000000000110011000000000010
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000101100001000000000000000001001001100111100000000
000001000000000001000000000000001001110011000000000000
110000100000011001100000000000001001001100111100000000
100001000000000001000000000000001001110011000000000000

.logic_tile 9 11
000010000000000101000110101001111110010111100000000000
000000000000000000100010101101011111000111010000100000
111000000000000101100111111101101110000110100000000000
100000000010000000100111000001011001001111110000000010
010000000001010001000111111001001100000001010000000000
110000000110001011100111001001000000101001010000000000
000000000000001001000110110000011100011100000000000000
000000000000001011100010101101011100101100000000000000
000100000000001011100010100101011010011111000100000000
000000000000000111000111100111001001001111000010000000
000000100000000000000000010011101100100000000000000000
000001000100000001000010001111011110101001010000000000
000000000001011011100010010001101100010111100000000000
000000000000000111100110001111111100001011100000000000
000000000000000000000000001101001111000110100000000000
000010100000000000000011110001011011001111110000100000

.logic_tile 10 11
000010000000000101000000001101011010010111100000000000
000000000000000000000010000011111011000111010000000000
111000000000000000000010001101111111000110100000000000
100000000000000000000100000011101001001111110000000000
010000000000000000000011110001011110000001010000000000
010010000000000000000111000000010000000001010000000001
000000000000010101100010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000001100000001011011111000000000000000000
000000000000000000000000000101001111001001010000000000
000000000000000011100000000000000000000000000000000000
000000000100001111100000000000000000000000000000000000
000000000000000111000000000000000000000000100100000000
000000000110000000100000000000001110000000001000000000
110000100001000011000111110000000000000000000000000000
100000000000100001000010000000000000000000000000000000

.logic_tile 11 11
000000000000000001100110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
111000100000001000000000000000001000001100111100000000
100001001010000001000000000000001000110011000000000000
000000000000101000000000010101001000001100111100000000
000000000001000001000010000000100000110011000000000000
000000000000100000000000000000001000001100111100000000
000001000000010000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110010111101000001100111100000000
000000001010000000000010000000000000110011000000000000
000000000001100000000000000000001001001100111110000000
000000000001110000000000000000001101110011000000000000
010000001110000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 12 11
000000000000001001100000010111001010000011111000000000
000000000110000001000010000000101000000011110000010000
000000000001010000000000000011101010000011111000000000
000000000110000000000000000000101000000011110000000000
000000000000001101100110110111001010000011111000000000
000000000000000101000010100000011001000011110000000000
000010001110001101100110110111001011000011111000000000
000000000110000101000010000000111111000011110000000000
000000000000000111100000000111111011000011111000000000
000000000100000001100010000000001100000011110000000000
000001000000000001100110000011011011000011111000000000
000000100000100001000010000000101100000011110000000000
000000100000100000000110010101101100000011111000000000
000001000000000001000011010000101100000011110000000000
000000000000001000000010000111111011000011111000000000
000000000000000001000110000000111101000011110000000000

.logic_tile 13 11
000010000010100000000000000101100000000000000100000000
000000000000000000000010010000000000000001000000000000
111000001110000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
010000001010000011100000000000000000000000000000000000
010010000110000000100000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100011000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000011000000001111011110111100000000000000
000001000000000000000000000011110000010100000000000000
000000000000000111100111100000000000000000000100000000
000010000000000000000000000101000000000010000000000000
110000100000010001000010001000001111110110100000000000
110001000000000001100000001101001110111001010000000011

.logic_tile 14 11
000000000000000011100111001111111001010111100000000000
000000000000000000000000001011011011001011100000000000
111000000000001101100111000011011010010111100000000000
100000001110000011000010100111101001001011100000000000
010000000000001011100010010001001111000110100000000000
110100000000000001100111011011001001001111110000000000
000000000001000101000110111001101111010100000000000010
000000001110101111000110011101011111101100000000000100
000000000000001000000010000000001100000100000110000000
000000000000001111000010100000010000000000000000000000
000000000000000001100000001011111100000110100000000000
000000000000000101000010100101011011001111110000000000
000000000000000000000110100011101110001001010000000000
000000000000000101000000000011001010000001010000000000
000000000000000000000000010000011001000010110000000000
000000000000000101000010000101001000000001110000000000

.logic_tile 15 11
000001100000000001100110110000000000000000100100000000
000001000000001111100110000000001010000000000000000000
111000000000101001100010101111011110101001010010000000
100000000001010001000000000001111001010100100000000100
110000100001011011100000000011100000000000000100000000
000001000000011001000000000000100000000001000000000000
000000000001000000000110100001001100010110100000000000
000000000000100000000000000001001010010110000000000000
000000000000001000000000000000001110000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000001000000010000001011000010110100000000000
000000001010001001000000000001001010010110000000000000
000000000000001000000010101111111001000110000000000001
000000000000000011000000001101011100001110000010000100
000001000001001000000110100001001000010110100000000000
000010100000100101000000000001011010010110000000000000

.logic_tile 16 11
000000000001001101000010110111111101101001010000000000
000000001010101111000111011101001010101000010000000100
111010100000000101000110101001101100101001010000000010
100000000000000000100010011001111001010100100001000000
010000000000000001100010101001111010010100100000000000
010000000000000000100111100011001010101001010000000000
000100000001000001100010100001001110010110100000000000
000000000000001101000000000001001110010010100000000000
000000000000001101000010010001001011000010110000000000
000000000100000101100010000111011011000011110000000000
000010100001000101100000000111111101000001110000000000
000000000000100001100000001111001000000011110000000000
000010100000001101000000000011000000000000000100000000
000000000000001001000010100000100000000001000000000000
000000100000001101000000000011101101010100100000000000
000001000000000101100000000011001000010110100000000000

.logic_tile 17 11
000001000000000000000010101111111100101000000000000000
000010001000001111000010001111010000000000000000000000
111000000000010111100000001101101111101001010000000000
100000001010100101100010011101111000010100100000000101
010000000000100111000111000000000000000000100100000000
110000000000010101000011100000001110000000000000000000
000000000000000111000110010001011010100010010000000000
000000000100001101100010001011101010000110010000000000
000001000111010001100010101111001101001111000000000000
000010000000100101100000001001001110000111000000000000
000010000000000101000111000001001100100010000000000000
000000000000000000100110111101001001000100010000000000
000000000000001111000010101011001111001111000000000000
000010100000001001000100000001001110000111000000000000
000000000000001111000010001011101011000001110000000000
000000001010000011100000000101101100000011110000000000

.logic_tile 18 11
000000000000000111100000000000001000001100111000000000
000000000100001001000000000000001000110011000000110100
000000100000011101000000000000001001001100111000100010
000000000000101011000000000000001110110011000000000000
000001000000000000000011100000001001001100111000000000
000000000000000000000100000000001100110011000010000001
000000000011001000000010100000001001001100111010000000
000000000000101111000000000000001101110011000000100100
000000000000000000000011000000001000001100111010000000
000000000000000000000000000000001011110011000000000001
000000100001010000000111000000001000001100111000000010
000000000000001001000111110000001101110011000000000001
000010000000000000000000001101101001000011000010000000
000010000000000000000000000001001101000001000000000000
000000000000000000000010000111111011100010000000000000
000000000000001001000000000001111000000100010010000000

.ramb_tile 19 11
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000100100001000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 20 11
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000011101101111101101011010000000000
000000000000000000000100000101001111000111010000000000
000000000000000101000010100001011000100000000000000000
000000000000000000000000001111011010000000000001000000
000000000001000111100010100011101011100000000000000000
000000000000000111000010100011111011000000000000000000
000000000110000001100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000011101111110100010000010000000
000000100000011111000011100001111101000100010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000100000000000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000001100000000111100000000111001000001100111000000000
000001000000001111100000000000101101110011000000010000
000000000000010011100000000101101000001100111000000000
000000000000000000100000000000101101110011000000000000
000000000000000000000010000011001001001100111000000000
000000000000000000000100000000001010110011000000000000
000000000000000111100111100011101001001100111010000000
000000000000000000100100000000101100110011000000000000
000000100000000011110111010011101000001100111000000000
000001000100000000100011010000101000110011000000000000
000000000000000001000111000111001001001100111000000100
000000000000000000000011100000101110110011000000000000
000100000000000111000011100001101000001100111000000000
000100001000000000000010010000001011110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000111000000000000001000110011000000000000

.logic_tile 2 12
000110000001011101100111010111111010110000010010000000
000000000000000101000010100011011110010000000000000000
000000001100001011100110100001001011101001000000000001
000000000000000101000000000011101110010000000000000000
000100000000000011100111000111111000100000010000000000
000000000000000000000100000111011011010100000000000001
000000000000000000000111010011101110110000010000000000
000000000000000000000110101001011100010000000000000001
000000000000010111000011000111101100101000000000000000
000000000000000001000000000111011000010000100000000100
000000000000001000000000001001101111101000000000000010
000000000100001011000000000001001110011000000000000000
000000001110000111000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001111011010101000000000100000
000000000000001011000000000111011000100000010000000000

.logic_tile 3 12
000000000001011001000000010111111100000011111000000000
000000000000000001100011010000001000000011110000010000
000000000000001001100000010111101000000011111000000000
000000000000001001100010000000011100000011110000000000
000000000000000011110000010101000001000000001000000000
000001001110001001000010010000101101000000000000000000
000000100001010000000110000111001100000011111000000000
000001000000000000000000000000101010000011110000000000
000000000000000001100000000111000001000000001000000000
000000001010000001000000000000101000000000000000000000
000000000000000101100010000111100001000000001000000000
000000000000000000110011100000101000000000000000000000
000000000000011000000110010001011101000011111000000000
000000000000000111000011000000011001000011110000000000
000000001100000111000010000101101010000011111000000000
000100000000001111000100000000101110000011110000000000

.logic_tile 4 12
000110000000010111100000000101001100000011111000000000
000000000100000000000000000000011100000011110000010000
000000000000001000000000000111000000000000001000000000
000000000000001011000000000000001000000000000000000000
000000000011011111000000010111011111000011111000000000
000000000000000001000011100000111011000011110000000000
000000001110001000000011110111000001000000001000000000
000000000000000001000110000000101101000000000000000000
000000000010000011100111010101101111000011111000000000
000000001010000111100110110000001000000011110000000000
000000100000110101000111000011000001000000001000000000
000001000001010000100100000000101100000000000000000000
000000000100001101000010110101101100000011111000000000
000010000100001101100110000000101010000011110000000000
000100001110000000000010110111100000000000001000000000
000000000000000000000111010000101011000000000000000000

.logic_tile 5 12
000000100011000111100000000001111100110100010100000100
000001000100100001000010001111101100100000010001000000
111010000000000111000111000101001011011100000000000000
100001000000000000000110010000101000011100000000000000
000000000001000101000111101111101100100001010000000010
000000000100100000100011110111001000000001010000000000
000000001100000000000010000111001100101000100100000011
000000000000000000000100001111111101010100100000000000
000001000000000001100010001000001111001110100000000000
000000100000001111000011101101001101001101010000100000
000000000000100101100110000000000000000000000000000000
000000000001010000100010000000000000000000000000000000
000000000000000000000010000001111100011100000000000010
000000000010000001000011110000011001011100000000000000
110000001110001111000000000001011000000110100000000000
100000000010000111100000001101011000001111110000000000

.ramt_tile 6 12
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000001000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000001000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000001000001100111100000000
000001000110000000000000000000001100110011000001010000
111001000000101000000000000111001000001100111100000000
100010100011010001000000000000000000110011000010000000
010011000010000000000000010101001000001100111110000000
100000000000000000000010000000100000110011000000000000
000001000000100000000110010111001000001100111100000000
000010100000010000000010000000100000110011000010000000
000010100011011000000000000000001001001100111100000100
000000000100000001000000000000001000110011000000000000
000000000000000001100000000000001001001100111110000000
000000000000000000000000000000001100110011000000000000
000000001111010001100110000101101000001100111100000000
000000000000000000000000000000100000110011000000000010
110000000000000000000000000101101000001100111100000100
100000000000000000000000000000100000110011000000000000

.logic_tile 8 12
000010101110000000000000010101001000001100111100000000
000010000110000000000010000000000000110011000000010000
111000000000000000000000010000001000001100111100100000
100000000000000000000010000000001100110011000000000000
000000100001001000000000000000001000001100111100000000
000001001100100001000000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000000000110011000000000010
000000000000010000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000100000000000000000000000001001001100111100000000
000001000100100000000000000000001001110011000000000000
110000100000000001100110000111101000001100111100000000
100001000000000000000000000000100000110011000000000000

.logic_tile 9 12
000000000000011001000010101001111111010111100000000000
000000001100000001000000000001101001001011100000000000
000010100000001101100110101011011001010111100000000000
000010000000000111000010010001011101001011100000000000
000000000000001001000000000000011101011100000000000001
000000000000000101000000000011001011101100000000000000
000000000000101111100010010101001100100000000000000000
000000000110011011000110101001001101101001010000000000
000010000000001000000010011111001010010111100000000000
000000100000000011000111101001101100001011100000000010
000000000000000001100011111011011001000110100000000000
000000000000100000000110000111111011001111110000000000
000000000000001000000111010111000001001001000000000000
000000001000000011000011000001001010010110100000000000
000001000000100000000000001111011100001011000000000000
000010100000001111000000000101111000000011000000000000

.logic_tile 10 12
000100000000000000000110100000000000000000000000000000
000000000100001011000011100000000000000000000000000000
000000001100000000000000001001011110000001000000000001
000000000000000101000000001111101001001001000000000000
000000000000000000000111110000000000000000000000000000
000000001010001011000111000000000000000000000000000000
000000001010000000000000001101011000011110100000000010
000000000110000000000011111101101010011101000000000000
000001000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101010000000000000101001101000110100000000000
000000000000000000000000000001111111001111110000000010
000000000001010111100011110000000000000000000000000000
000000001000000000000011100000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000111001000001100111100000000
000000001010000000000000000000000000110011000000010000
111000000000010000000110000000001000001100111100000000
100010100000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000001000000000000000000000001101110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000100001100110010111101000001100111110000000
000000000001000000000010000000000000110011000000000000
000010100000000000000000000111101000001100111100000000
000000000110000000000000000000000000110011000000000000
000000100000001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000000000000
010000100001001001100000000000001001001100110100000000
000001000000000001000000000000001001110011000000000000

.logic_tile 12 12
000000000000001000000110010111001010000011111000000000
000000000000000001000010000000001000000011110000010000
000000000000001001100110010111001011000011111000000000
000000000000000001000010000000001010000011110000000000
000000000000001101100110110111101010000011111000000000
000000000000000101000010100000011001000011110000000000
000000000001000101100110110011101010000011111000000000
000000000000100001000010100000111001000011110000000000
000000100000100000000000000111111101000011111000000000
000000000110000001000000000000101000000011110000000000
000000000000000111100000010111111011000011111000000000
000000000000000000000010100000001000000011110000000000
000000000000000001100000000111011011000011111000000000
000000000000000001000010000000111001000011110000000000
001000000000101101100000000011011011000011111000000000
000000000001000101000010000000011001000011110000000000

.logic_tile 13 12
000000000101000000000000001000001110000110100000000000
000010000000100000000000001101001010001001010000000001
111000000000101000000000000000000000000000000000000000
100000000001011011000000000000000000000000000000000000
110001000000100001100000011101001110010110100010000000
010000100001010000100010010001100000000001010000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000001
000010000000000000000110011111000000000010000010000100
000000000000001000000000000000000001000000100100000000
000000000000001011000000000000001111000000000000100011
000000000010001000000000001000000000000000000100000000
000000000000011011000000000011000000000010000000000011
110000001100000000000111100000000000010110100000000000
100000000000000000000110001011000000101001010000000000

.logic_tile 14 12
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000100000000010000000000001100000000000000000000
000000000001000000000000000111000000000000001000000000
000000000110100000000000000000100000000000000000000000
000010000000000000000110100000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101010010100111100000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000000100101000010100000000001000000001000000000
000000000001010000100100000000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000001000010000000000010110000100000000000000000000000
000000100001010000000000000000000001000000001000000000
000001000000001101000010110000001101000000000000000000

.logic_tile 15 12
000000000000010011100010101001101010100000000010100000
000000000000000000000100001111101010000000000000000100
000000000000000111000010100101011001100000000000000000
000000000000001101000100000001101010000000000000000000
000011101110000101000010100101111001100000000010100000
000000000000001101100100000101111111000000000001100000
000000001100010000000000000111011001100000000000000000
000000000000001001000010111001101010000000000000000000
000000000000000000000000001001111110100000000000000000
000010001010000000000000001111101010000000000000100010
000000000000000000000000000111111001100000000000000000
000000000000100000000000001001001010000000000000000000
000010100000100000000111100101111001100000000000000000
000000000000010000000000000101111111000000000000100010
000000100000011111000111001101011001100000000000000000
000001001000000011100100000101101000000000000000000000

.logic_tile 16 12
000010100000000000000110111001011011000001110000000000
000000000000000000000011010111101101000011110000000000
000010100001000001100010101101101101001101000000000000
000000001010000000000100000001111010001111000000000000
000000001010000000000111000011011000100000000000000000
000000000000000000000111100000111011100000000000000000
000010000000000000000110110001000000100000010000000000
000000000000000001000011110000101100100000010000000000
000000000000000101100011010111011110100000000000000000
000000001010000001000010000011101111000000000000000000
000010000000011101000000011111101111000000000000000000
000000001100000011100010101101111100100000000000000000
000000000000100000000010111111111110100000000000000000
000000000001010000000111010011011111000000000000000000
000010100001010001100111110011101111100000000000000000
000000000000001101000111101101011110000000000000000000

.logic_tile 17 12
000000000000001111000110010111101010111100000000000000
000000000001010111000011001111110000010100000000000000
000010000000000101100110111011111000100000000000000000
000000001010001101000011111101101001000000000000000000
000001000000000111000010000000011011100000000000000000
000010000000000000000010000101001111010000000000000000
000000000000010001100000000001001111110011110000000000
000000000000000001000010111011011111100001010000000000
000000100000000000000110101001000000100000010000000000
000001001111010000000000001111001001000000000000000000
000000100000001000000000010111111000100000000000000000
000001000000101101000010100000111000100000000000000000
000010001000000000000111001001000001100000010000000000
000000000000000000000000001111001100000000000000000000
000000000000000000000010101101011011010100100000000000
000000001110000000000110101001101000010110100000000000

.logic_tile 18 12
000000000000000011100011101101111000111101010100100000
000000000000000000000100000001110000101000000000000000
111000000000001001000111110000011001101000110100000000
100000000000001011100011100001001000010100110000100000
110001000000000101000000001101011111100010000000000000
000000000000000111100010000111101011001000100010000000
000000000001010001100111101001100000101001010100000000
000000000000000001000110000101101110011001100000000010
000000000000000000000010001000001111110001010100000000
000000001010000000000000001101001110110010100000100000
000000000000000001100111000111101111110000000000000000
000000000000000000100100000101111100000000000000000000
000000000000100000000110000001011101100000000000000000
000000000001010001000100000101111010000000000000000100
000000000000010011000110000001100000111001110100000000
000000000000001111000000001011001010010000100000000010

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000111010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000001010000000111110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000111100111101101111101100000000000000000
100000000000000000100100000101001011000000000000000000
110000000000000000000111100101011110011101000100000001
000000000000000111000100000000011001011101000000000000
000000000000001001100111010000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000001000000111000001001110100110000000000000
000000000000001011000100001101101111011000100000000000
000000000100000000000000000101111111110011000000000000
000000000000001111000000001011101001000000000000000000
000010000000000000000111101111111000110011110000000000
000000000000010111000000001111001100100001010000000000
000000000000000111100111010000000000000000000000000000
000000000000000001100011000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000100000000000000000000000000000000110000110000001000
000100001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000100010000000000000000101101001001100111000000000
000011000110000001000000000000101101110011000000010000
000000000000000000000111100011101001001100111000000000
000000000000000000000100000000001001110011000000000000
000010100100010000000111100011101000001100111000000000
000010000100000000000000000000101110110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000000000000011100000001110110011000000000000
000001100000000000000011110011101000001100111000000000
000001001010000000000011000000001011110011000000000000
000000000000001001000011100011001001001100111000000000
000000000000001011100110010000101110110011000000000000
000000000000100111000000000011001001001100111000000000
000001001000000111000000000000101111110011000000000000
000000000000001111000011100111101001001100110000000000
000000000000001111000011100000001111110011000000000000

.logic_tile 2 13
000010100000001101100111010111011010101000010000000000
000000000100000101000110100101011110001000000000000000
000000000000001011100111000111011010110000010000000001
000000000000000101000000001001011110010000000000000000
000000000100100011100110100001001110100000000000000000
000000000000000001100010000111001111111000000000000001
000000000000000101100110110001001110100000010000000000
000000000000000000000010100101101110010000010000000001
000100100000010000000011000111001100101001000000000000
000001000000000000000000000001011110100000000010000000
000000000000000000010000000111001010110000010000000000
000000000000000000000000001101011110010000000000000100
000001000000000011100111001111011000101001000000000100
000010100100001101000000000101011110100000000000000000
000001000000000000000000001001101110100000010000100000
000010100000000000000000000001001110010000010000000000

.logic_tile 3 13
000000000000000001100000010101000001000000001000000000
000000000100000000000010010000001010000000000000010000
000000000000001000000110010111011010000011111000000000
000000000000001001000010010000011000000011110000000000
000000000100001111100000000011100000000000001000000000
000000000000011001100010010000101001000000000000000000
000100000000000001000011100111001010000011111000000000
000000000000000001100011010000101011000011110000000000
000000000001010000000000000111100001000000001000000000
000000000110000000000011010000101000000000000000000000
000000001110000000000010010111101101000011111000000000
000000000000000000000110110000011011000011110000000000
000001000010000001000110000101100001000000001000000000
000000100110010000100000000000001001000000000000000000
000000100000000001100010010111111101000011111000000000
000101000000000000000111110000111001000011110000000000

.logic_tile 4 13
000110000000000000000000000101000000000000001000000000
000000000110000000000000000000001100000000000000010000
000000000000001000000000000011100000000000001000000000
000000000000001011000000000000001100000000000000000000
000010001111001000000000000111000000000000001000000000
000000000100100111000000000000001101000000000000000000
000001000000000001000000000111100000000000001000000000
000000100000000000000000000000001101000000000000000000
000110000000000101000010100111100001000000001000000000
000000001010011101100110110000001101000000000000000000
000100000000000001100000000001101111000011111000000000
000000000000000111000011100000001100000011110000000000
000010000001000011100010000111100000000000001000000000
000000000000101001000100000000101111000000000000000000
000000001101100001000000000101101000111100001000000000
000000000001111101100010110000000000111100000000000000

.logic_tile 5 13
000100000000000111000000001011111111111111110100000000
000000000000000000100000000111011001011110100001000000
111000000000000111100000001111011111010111100000000000
100000000000000000100011110101111101000111010000000000
000001001000000000000011100000000000000000000000000000
000010000000000000000111010000000000000000000000000000
000000000000010011000111100101101110000110100000000000
000000000000100111100000000011011000001111110000000100
000000100111011001000000000101000001000110000000000000
000001101010001111100000000011101101011111100000000010
000000100000001001100011100011101011111110000000000000
000001000000000011000110001111011000101101000000000000
000010100000010000000010000000000000000000000000000000
000011100100000001000011100000000000000000000000000000
000011101000000111100010000101101100010110100000000000
000010100000000000100010110111100000101010100010000000

.ramb_tile 6 13
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001001110000000000000000000000000000000

.logic_tile 7 13
000001001010000000000110000101001000001100111100000100
000000101010000000000000000000000000110011000000010000
111000000000000000000110000000001000001100111100000100
100000000000000000000000000000001100110011000000000000
010000101011011000000000000111001000001100111100100000
100001000000100001000000000000100000110011000000000000
000000000000000001100000010000001000001100111110000000
000000000110000000000010000000001001110011000000000000
000000100000000001100000000000001001001100111110000000
000001000000000000000000000000001100110011000000000000
000100001100001000000000000101101000001100111110000000
000000000000000001000000000000000000110011000000000000
000100001000000000000000010101101000001100111100000000
000000101110010000000010000000100000110011000010000000
110000000000010000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000100

.logic_tile 8 13
000000000000000001100000000111001000001100111100000000
000000001010000000000000000000000000110011000000010100
111000000000100000000110000000001000001100111100000000
100000000111000000000000000000001000110011000000000001
000010101000000000000110000000001000001100111100000000
000000000000010000000000000000001101110011000001000000
000100000000001000000000000101001000001100111100000000
000000001110000001000000000000100000110011000000000100
000010001100000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000100000001010001100000000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000010100000101000000000000111101000001100111100000000
000001000110000001000000000000100000110011000000000000
110000000000000000000000010000001001001100111100000000
100000000000000000000010000000001001110011000000000000

.logic_tile 9 13
000001000000011111100000011001101100010111100000000000
000000001010101111000011110101011001000111010000000000
111000000000000011100110111111111010000110100000000000
100000000000000000100011110101001110001111110000000000
110010100000000011100011100111111101010110000000000000
110011100100000000000100000001001011111111010000000000
000000000000001101100010101101011101110100000000000010
000000000000010101100010001011001011101000000000000000
000110100000001000000111101001011110101101010100000000
000001000000000001000000001001011011010100100010000010
000000000000010001000110000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000010000001110000000111011001101111010111100000000000
000001101111011111000010010111011101001011100000100000
000000001000000001000000001111101100010100000000000000
000000000000000111000011101001000000111100000000000000

.logic_tile 10 13
000000000000000000000111000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000000111100110000000000000000000000000000000
100000001010000000000010010000000000000000000000000000
110000000001011111000000000001101001000001000000000000
010000000000100011000000000101111110000001010000000001
000001000011000000000000000000011000000100000100000000
000010000000000001000000000000010000000000001000000010
000000000000000000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000001010000100000000100
000000001010000111000000001011001010100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000111100011111111000110100000000000
100000000110000000000100000101011000001111110000000000

.logic_tile 11 13
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000010000000000000000001000111100001000100000
000000000000000000010000000000000000111100000000010000
111110100000000011100000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000010000000000000000000000000011110000100000100000001
000000001000000000000000000000000000000000000010100000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000001000000100110000000
000000000000100000000000000000001000000000000000100001
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 13 13
000010100000000001100000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100000011100000011111000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000001110000011111000000000
000000000110010000000000000000011101000011110000000000
000000000001010000000000000111001100000011111000000000
000000000000000000000000000000100000000011110000000000
000000100000100000000010110111111100000011111000000000
000001000000001101000110000000010000000011110000000000
000000000000000001100010100000011101000011111000000000
000000000000001101000110110000001100000011110000000000
000000000100100101000110000111101100000011111000000000
000000000001010000100010110000110000000011110000000000
000010101100001000000110010111101110000011111000000000
000001000000100001000010000000100000000011110000000000

.logic_tile 14 13
000000001110010000000000000111000000000000001000000000
000000000000110000000000000000000000000000000000010000
000011100001010000000000000000000000000000001000000000
000010100000100000000000000000001100000000000000000000
000001000000100000000000000000000000000000001000000000
000000100000000000000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000101000000000111100000000000001000000000
000000100000000000100010110000000000000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100111111100000011111001000000
000001001010001101000100000000110000000011110010000000
000000000000000101000010110111100000000000001000000000
000000000000001101100110000000100000000000000000000000

.logic_tile 15 13
000001000000000101000000000101011001100000000000000000
000000000000000000100000000000111001100000000000000000
000000000000000000000010101111011101000000010000000000
000000001010000111000110110011111110000000000000000000
000000000000000001100000001111100001101001010010000000
000000000000000000000011100111101000100000010000000000
000010100000000101000110000101000000100000010000000000
000000000100000000100000000000001111100000010000000000
000000000000000000000000011101011001000000000000000000
000000000000000000000011011101111010010000000000000000
000000000001000011100111011101111000101000000000000000
000000000000100000100111001001110000000000000000000000
000000000100000001000011110101011001000000000000000000
000000000000000000000011000111111010010000000000000000
000000100001011001000011111111101100000000000000000000
000001000000100011000111101011111000100000000000000000

.logic_tile 16 13
000000000100000101100010110101001000101001010010000010
000000000100001101000011110001111010010100100001000000
111000100000000000000000000101101011000010110000000000
100001000000010111000010110111111011000001010001000000
110000000000000101000010010000000000000000000100000000
000000001110000000000011001111000000000010000000000000
000010000000011000000010001111001100010000000000000010
000000000110000001000010110101011001010110000001100000
000010100000000001000000011111011110001110000000000000
000000000000000000000010001001011001000110000000000000
000010100000000000000000000011111000001110000000000010
000000000000001101000011110111111100001001000000000000
000000000000000111000011100000000001000000100100000000
000000000000001101000110110000001110000000000000000000
000010000001000011100000010011111000100000000000000000
000000000000000000000011110001001111000000000000100010

.logic_tile 17 13
000000000000000001000110001001001000101000000000100000
000000001010000101100010111011010000000000000000000000
000000000000001111000110010001111010101001010000000010
000000000000001011100011100011111101010100100000100011
000000001010010001100010110111011101101110000000000000
000000001010101101100010000101011000011110100000000000
000000000001001101000010100101101011000100000000000000
000000000000101011100000001111011110010000000000000000
000000000000001101000110000011111000100000000000000000
000010100000001001100110001001011101000100000000100000
000010101110000001000010110111001101101001010000000100
000000000000000000000010001011101000101000010000000001
000000000001000000000010110101001011100000000000000000
000010100000101111000111100000101111100000000000000000
000000000000000000000110100001001011100001010000000000
000000000000000101000000000000001010100001010000000000

.logic_tile 18 13
000000000000011011100000011011011001111111000000000000
000000000000101011100010000001011110000000000000000000
111000000000001000000010101011001010101001000000000000
100000001000000001000100001101001110000000000000000000
110000000000010101000000001001000001101001010100100000
000000000000100000000000001111001010100110010000000000
000000100000000001000000010000000001000000100100100000
000000000000000101000011110000001100000000000000000000
000000000000001111000000001011000000100000010100000000
000000000000000001100010000101001101111001110000000010
000000000000001001000010000001011011101000110100000000
000000000110001101100000000000001110101000110000000010
000000000000000000000000001000011101101100010100000000
000000000000000001000010000011011010011100100000100000
000000000001011111100111000001011111100010000000000000
000000000000001011000100001111111010001000100000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001000101010100000000000
000000000000000000000000000000010000101010100001000100

.logic_tile 21 13
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000001000011100111011110000000010000000101
000000000110000111000000000001001101000000000000000010
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100001001000000000000000000000000000000000000000
000000001010100001000011100000000000000000000000000000
000000000000000111000010000111101100101000010000000000
000000000000000000000100001001101000101001000000000000
000100010000000000000110000000000000000000000000000000
000100011010000111000011100000000000000000000000000000
000010010000000000000000010011100000101111010110000000
000000010000000001000010000000101101101111010000000000
000010010010010000000000001101001011101000000000000000
000000010100000111000000001101101100011000000000000000
000000010000001000000110000011011010101111000000000000
000000010000001011000000001001101000101001010000000000

.logic_tile 2 14
000100000001000001000011101111011011000000010000000000
000100000000100101100010111011111001000000000000000000
111010000000010011100000010101101010100011110000000000
100000000000101011000011100001111001101001010000000000
000010000001010111100111101011101010110011000000000000
000000001010000111100010000001101010000000000000000000
000000000000001001000111100001011110100000000010000000
000000000000000111100110111011111110000000000000000000
000010011100010000000010000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000010010000101001100000010101011111100010000000000000
000000010000000001000010000011101010000100010000000000
000000010000001000000111001001001111101011110100000001
000000010000000011000100000101001000101111110000000000

.logic_tile 3 14
000010000001000001100010000111011001000011111000000000
000000000000110000000010010000011101000011110000010000
000000000000001001100010010001011110000011111000000000
000000000000000001100111110000111000000011110000000000
000000000000010001000110000111111110000011111000000000
000000000000001001000000000000101101000011110000000000
000000000000000000000110010101001111000011111000000000
000000000000001011000010000000101010000011110000000000
000000010000000000000010010011011101000011111000000000
000000010100000000000110000000111000000011110000000000
000010010000001000000110100101000001000000001000000000
000000010000000011000110010000001000000000000000000000
000111011010001001000000000101101001000011111000000000
000100010100000001000000000000111001000011110000000000
000000010000001000000010010101111100000011111000000000
000000010000001011000111000000101010000011110000000000

.logic_tile 4 14
000000000100000000000000000111000001000000001000000000
000001000010000000000000000000001011000000000000010000
000000000001010000000010110000001000111100001000000000
000110000000001101000010000000000000111100000000000000
000100000000000001100000010101100000000000000000000000
000110001000000000000010001111100000111111110001000000
000000000001001000000110100001111000000100000000000000
000000000110000001000010011101101101000000000001000000
000000010000000000000010000111011001001100110000000000
000000010000000000000000000000011011110011000000000000
000000010111000000010000011101011101000011000010000000
000000011100100000000011110101011001000000110000000000
000000110001011000000111001111100000000000000000000000
000001011000000011000000001111100000111111110000000000
000000010001010000000111010000000000000000000000000000
000000010000000000000011010000000000000000000000000000

.logic_tile 5 14
000010100000010000000111001101011000111000100100000100
000000000110000000000011100111111100101000000001000010
111100000000000000000011100001011011101000000100000100
100000000000000000000000001011111100101110000010000000
000000000000001000000000001101111100100001010100100000
000000000000011011000011101111001001010001100000000100
000010101100000111000111001111101000101000100100100010
000000000000000001100100001011011010010100100000000000
000000010000000011000110101111101011101000100100000000
000000010000000001000111000111011101101000010001000010
000000010001000111000010001011001000110000000100000000
000000011110100000100110000011111100110001010000100001
000000110000000011000000000111111101100000010100000000
000001010000000000100000001001101010010001110000000011
110000010000001111000110111001001110111000100100000011
100000010000001101100110110011101001101000000000000000

.ramt_tile 6 14
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011010000000000000000000000000000000000
000000011011010000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000010000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000

.logic_tile 7 14
000000100000001000000000000000001000001100111100000000
000001000001000001000000000000001000110011000001010000
111000000001000000000000010000001000001100111100000000
100000000000100000000010000000001100110011000000000100
010010100000100000000000010101001000001100111110000000
100001000000000000000010000000100000110011000000000000
000010100000101001100000000000001000001100111110000000
000000000000000001000000000000001101110011000000000000
000010110000000001100110000101101000001100111100000000
000000010000000000000000000000000000110011000000100000
000000010000000000000110000101101000001100111100000000
000000011010100000000000000000000000110011000000000100
000000111000000000000000000000001001001100111100000000
000001010000000000000000000000001001110011000010000000
110000010000000000000000000000001001001100111100000001
100000010000000000000000000000001101110011000000000000

.logic_tile 8 14
000000000000100000000000010000001000001100111100000000
000000000111010000000010000000001100110011000000010000
111001000000001000000000000101001000001100111100000000
100000100000000001000000000000000000110011000001000000
000010000110000001100110000000001000001100111100000000
000000100100000000000000000000001001110011000001000000
000000001110000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000100
000010110100001000000000000000001001001100111100000100
000000010100000001000000000000001000110011000000000000
000000010011110001100110010000001001001100111100000001
000000010001010000000010000000001100110011000000000000
000010010000100000000000000000001001001100111100000100
000000010011010000000000000000001101110011000000000000
110000011110010000000000000000001001001100110100000000
100000010000000000000000000000001101110011000000000010

.logic_tile 9 14
000010000001011001000000001000000000000000000110000010
000000000000101011000000001011000000000010000000100000
111000000000000011100111100101101011011100000000000000
100000000000000000000000000000001100011100000000000000
010000000000000101000010010001001101100001010000000000
000000000000010000000111110011001111000001010000000001
000000000000001111000011101111011110010100000000000000
000000000000000011100000001111100000111100000000000000
000010010000001001100110010000011000000000110000000000
000000010000000011000011010000001101000000110000000001
000000010000000111000111001101111010010111100000000000
000000010010000000100110001001011011000111010000000000
000010110000000001000111100001001101100001010000000100
000000010100100000000100000001011111000001010000000000
110000010000000001100011111101001111000110100000000000
100000010000000000000010010101101101001111110000000000

.logic_tile 10 14
000000100000000000000000010000000000000000000000000000
000001000110000000000010000000000000000000000000000000
111010100000011001000011101101101001010100000000000000
100001100000100101100000000001011001000100000010000000
010010100000000001000010001101111010010111100000000000
000001000100000001000010001111101111001011100000000000
000000000000000011100110100000000000000000000110000001
000000000000000001000010000111000000000010000010000000
000010010000011101100011110101011100000010000000000000
000001011110101101100110010101001011000000000000000100
000010111111000001000000001011011110000110100000000000
000000010000000000000000000111001101001111110000000000
000010010000010000000111010111101011110000100000000000
000000010000100101000010111011111011010000100001000000
110000010000000011100111110011011000000010000000000000
100000010000001111000011001111001100000000000000000010

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000010001000001011111000100100000101
000000000000000000000010010001001101110100010010100110
111000000000000000000111011001111010101000000110100000
100000000000000111000011011011000000111110100001100010
110000000000000000000000001000011011111001000110000001
110000000000001011000011010011001000110110000011000000
000000000000001111000000011001100000100000010110000000
000000000010000011000011000111001011110110110011000010
000000010000001000000000001000001111110100010100000001
000000010000000011000000000001011001111000100010100010
000000010000001000000010010001101101110100010100000000
000000010000000011000111000000001011110100010010000010
000000010000000000000010010001011001111001000100100001
000000010000000001000111010000111000111001000010000010
000010010000001000000000000001101000110100010100100001
000000010000001011000000000000011110110100010010000010

.logic_tile 13 14
000000001000000001100000000101011110000011111000000000
000000000000000000000000000000000000000011110000010000
000000000001010001100110000000001110000011111000000000
000000000000000000000011110000001000000011110000000000
000000000000001000000000000111011100000011111000000000
000000100100000001000000000000110000000011110000000000
000000000001001001000000010101111110000011111000000000
000000000000100001000010010000011101000011110000000000
000000010000001000000110000101111100000011111000000000
000010010000101011000000000000000000000011110000000000
000000010001000011100011100000001101000011111000000000
000000010000100000100000000000001000000011110000000000
000001010000000111000000010101100000000000001000000000
000000010000000000000010000000100000000000000000000000
000000010000000000000010100000011001000011111000000000
000000010000001001000000000000011001000011110000000000

.logic_tile 14 14
000001000010000000000000000111000000000000001000000000
000010100000000000000000000000000000000000000000010000
000001000000000000000110000000000000000000001000000000
000010100000000000000000000000001100000000000000000000
000000000000000000000011100000000000000000001000000000
000010000000000000000100000000001101000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010001010101000000000111100000000000001000000000
000010110000000000100010110000000000000000000000000000
000000010000000000000000000111100000000000001000000000
000000010100000000000000000000000000000000000000000000
000001010000000000000010100111100000000000001000000000
000010110000001101000100000000100000000000000000000000
000010010000000101000000000101101011000011111000000100
000000010000001101100010110000011001000011110000000000

.logic_tile 15 14
000001001000101000000000000111011110000011110000000000
000000100000011011000000000001000000000001010001000000
000000000000000111100011100111011110000010000000000000
000000000000001111000100000000111100000010000000000000
000010100110001001100111101111100001001001000000100000
000010000001010001000000001101101000000000000000000000
000000000000000101000110001011101100000011010010000000
000000001010000000100000000001111010000011000000000000
000001011000000111100111111000001110000000010000000000
000000111110000000000111010101011010000000100000000000
000010010000000111100111110000001111000011000000000000
000000010000000000000110100000001100000011000000000000
000010110011001111100011110011111100000010000000000000
000000010001111011100011000000011110000010000000000000
000000010000000111100111011101011110000010000000000000
000000010000000111100110001001101101000000000000000000

.logic_tile 16 14
000000000000001011100111110101001110000010110000000000
000000000001010101000111001001001100000011110000000000
111000000001010111100000000001001010001110000000000000
100000000000000000000010100101101110001111000000000000
010000000001011101000011101111001010000110100000000000
110000001110000011100000001101001001010110100000000000
000010100000000001000010100001101000000110100000000000
000000000000000000000111110111111010101001010000000000
000000010111010000000000000001111110010110100000000000
000010110000000101000010000001011101010000000001000000
000000010000000000000000001001011010000010110000000100
000000010000000000000000001111001000000010100000000000
000000111000100000000110000111111010100000000000000000
000001011100011101000100000000011111100000000000100000
000000010000011000000000010000000000000000000100000000
000000010000001001000010001001000000000010000000000000

.logic_tile 17 14
000000000000000111000010011001001111101011010000000000
000000001100000001000110100101101100001011100000000000
000010100000001001100111011101001010010110100000000000
000000000000001111100110001001010000000001010000000000
000010000000000111000011101011101000000000000000000000
000001000000000000000000001001011100010010100000000000
000010100000001001100111111101101100111111000000000001
000000000000001011100010011101101001101001000000000000
000000010000001001100000010001000001000110000000000000
000000010000000101000011101101001000001111000000000000
000000010000011001100110100011000001010000100000000000
000000010000000111000000000000101101010000100000000000
000010010000001000000000000001111111100010100000000000
000001010000000101000000000001001100010100010000000000
000000010000011001000000000111101001010100000000000010
000000010010000101000000000011011010101100000000100001

.logic_tile 18 14
000010100001010000000000000000001011111001000100000000
000001000000000111000010000011001110110110000000000010
111000000000000000000000011001111101100010000000000000
100000000000000000000011001101111110001000100010000000
110000000000000000000111000011101110101010000000000000
000000000000000001000000001101001101001010100010000000
000010100000000000000000000000000000000000000000000000
000000000010000001000010000000000000000000000000000000
000000010000001000000010010000001111101100010100000000
000000010000001011000011010001001110011100100000000010
000000010000000011000111110001111111101000110100000000
000000010000000000000111100000101111101000110000100000
000000010000001000000000001000001100111000100100000000
000000010000000011000000000111011001110100010000100000
000000010000001001000000011111100001111001110100000000
000001010000000011100011100101001101010000100000100000

.ramt_tile 19 14
000000000110010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010111110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000111100111101001000000000000000000000000
000000000000000000100110010001000000101001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000000000001011110101011010000000000
000000001110100000000000001001111110000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010001011000000000000000000000000000000000000000
000001011100100001000011110000000000000000000000000000
000000010000000000000000000011001101000000000000000000
000000010000000000000000001111011110010000000000000010
000000010000010011100000010000000000000000000000000000
000000010000100000100010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000001111000010000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000111100001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000010000000000010011011111110000110000000000
000010001010010000000011010111111011110000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110011001011100011110000000000000000000000000000
000001010000110101000010000000000000000000000000000000
000000010000000000000000000011001100110111110100000000
000000010000000000000000000011101011110110110000000100
000001010011000001000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000111010111101111100011110000000000
000000010000000000000011001011101000101001010000000000

.logic_tile 2 15
000010000000001011100110111101111100000001000000000000
000000000110010011100111111111111001010110000010000000
111000000000001111100111111101111011000010000000000000
100000000000000001100011101001101011000000000000000000
000000000000000000000010111101111000000000100000000000
000000000000000000000011000001001110100000000000000000
000000000000001111100111000001101100110010110000000000
000000000000001011000111101011111001100001110000000000
000000110000001001110111010000001111001100110000000000
000001010110100101000111100000001101001100110000000000
000010110000000000000111000111011101111111110100000001
000001010000000111000110001101101111010110110000000000
000110010000001101100110000000001100001100110000000000
000000010110000111000000000000011000001100110000000000
000000010000000000000110010101001100010100000000000000
000000010000000000000010000011101000011101000000000000

.logic_tile 3 15
000000000000000000000000011001101000000110100000000000
000000000000000000000010110111101001001000000000010000
111010000000001000000111110111011001100010000000000000
100000000000000111000010000101101010000100010000000000
000000000000000001000000010011100001100000010000100000
000000000000000001100011000000001101100000010010100001
000000000000001000000111100000000000000000000000000000
000000000100001111000100000000000000000000000000000000
000110010000011111100000000000000000000000000000000000
000110010100001011000000000000000000000000000000000000
000000010000000011100000010000000000000000000000000000
000000010000000000100011000000000000000000000000000000
000010110001011000000010010111001111101111000000000000
000000010100001111000011100101011011010110100000000000
000000010001010111000000000001101100110110110100000001
000000010000000000100000000011101011111110110000000000

.logic_tile 4 15
000000000001000001100111001011111001111110000000000000
000000001010100000000100001011111110011110000000000000
111000000000000001100110101011111100101011010000000000
100000000000000000000100001001101101000111100000000000
000000100001000000000010001111101110110011110110000000
000001000100100000000000001101001011110111110000000000
000000100011110001100110000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010010000000000000011101001011000000010000000000000
000000010100000000000000001101101110000000010000000000
000000010000111101110010010011101110010101010000000000
000000010000010011100011100000010000010101010000000000
000000010000001001000011101001011111111111110100000000
000000010000000001000000001111001010010110110010000000
000000111110001101100010001000000001011001100000000000
000000010000001111100000001011001100100110010000000000

.logic_tile 5 15
000010000001010001100000001011101101010111100000000000
000000000000000000000010010101011110000111010000000000
111000000000001011100111010111011010000001010000000000
100000000100000111100010000101110000010110100000000000
000000000000011011100000010001101010101000000100000000
000000001110000001100011101011111001101110000000000010
000000000000000111100011111011001011100100010100100010
000000000110001011100111010101001001101000010000000000
000000010000001011100111111011101101010110100000000000
000000010000001011100010111001101111010000000010000000
000000010000010111000010001111101110101100000000000000
000000010110100000100100000001101000001100000000000100
000000010100000001000010001101100001001001000000000000
000000010110001001000100000101101000101001010000000000
110000010000000001000111000000000001100000010000000000
100000010000000000000010000111001111010000100000000010

.ramb_tile 6 15
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000010000010000000000000000000000000000
000000010110000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000
000000010001010000000000000000000000000000
000000011010000000000000000000000000000000
000001011100000000000000000000000000000000
000010110000000000000000000000000000000000

.logic_tile 7 15
000010100000001001100000000000001000001100111100000000
000000000100000001000000000000001000110011000010010000
111010100000011000000000000000001000001100111100000000
100100000000100001000000000000001000110011000000000000
010010100110000000000000000000001000001100111100000000
100000000001010000000000000000001101110011000001000000
000010000000110001100110000000001000001100111100000000
000001000001010000000000000000001101110011000000000000
000001010000000000000110010000001001001100111100000100
000000010000000000000010000000001000110011000000000000
000000010000010000000000010101101000001100111100000000
000000010000100000010010000000000000110011000000000100
000001110100000000000000000000001001001100111110000000
000011010000000000000000000000001101110011000000000000
110000110000100000000000000101101000001100111100000000
100000010000000000000000000000100000110011000000000100

.logic_tile 8 15
000000100000011101100111000000011010011100000000000000
000001000100001011000000000101001101101100000000000000
000000100000000000000011100001101101010111100000000000
000001000000000111000100000001011100000111010000000000
000000000100010001000110110000001000001001010000000000
000000000110000101000010001111011101000110100000000000
000010100000101111100000011011101011010111100000000000
000001000001000001000011011001011011001011100000000000
000010010010000000000010001001111110000110100000000000
000000010100000111000011100101101000001111110000000000
000000010000100001000000010011011111010111100000000000
000000010001010111100011000101101110000111010000000000
000000010000100001100110001111001010100000110000000000
000000010101000000000011001011111100000000110000100000
000000010000000001000000000111011100001001010000000000
000000010000000111000000000000001101001001010000000000

.logic_tile 9 15
000010100000000000000010000111011000101011110000000000
000000000000010000000100001101101110110111110001000010
111000000000000001100000011111011001100000010000000000
100000000000001111100011100111101111101000000000000000
010000000000001000000110000101100000000000000110000110
000001000000001111000000000000000000000001000000000000
000010100000011111100000011001101100100000000000000000
000000000000000111000011100111101001110000010000000000
000000010100000000000000001000000000000000000100000100
000000010000000011000000000101000000000010000010100000
000010010010010000000000000011111110111111010010000000
000000010000100111000010011111111010111111000000000000
000010110000000111000111011111111010100000010000000000
000000011110000000000111100011011100010100000000000000
110000010000000000000110101011111001100000010000000000
100000010000000001000010000111001111101000000000000000

.logic_tile 10 15
000000100001000111000000011111101011010111100000000000
000001000000100000100011110111001101000111010000000000
000000100000000011100111110101011000100000010000000000
000001000000000111000010001011001110010000010000000000
000000000000000111000010000111011011100001010000000000
000001000110000001100000001111001010100000000000000000
000000000000000011100111011001101111101011110000000000
000000001010000111000110101001101101111011110001000000
000010010000001101000011101000011010111101000010000001
000000010000001011000000001101011001111110000000000000
000000010000000000000111100001101010101000000000000000
000000010110000000000111100111011100010000100000000000
000000010000000101100110100001111010101000010000000000
000000010110001001000000000011001111000000100000000000
000000010000000001000000000001101100111000000000000000
000000011010001111000000001011001000010000000000000000

.logic_tile 11 15
000001000000000101100000010011100001111001110000000010
000010000000000000000010101001101110010110100000000001
111000000000010101100111000011111110010110100000000000
100000001010000000000011111101100000000001010000000000
000000000000000111000000000001100000111001110000000010
000000000110000000000010000111001010101001010001000001
000000000000000000000000000001101100010111110100000000
000000001000000001000000000011110000101001010000000000
000011010001000011000110010111011011000011100000000000
000001010000100111000011100000101101000011100001000000
000000010000000000000011100111101100110001010000000000
000000010000000000000110010000001101110001010000000000
000000010000000011100000000111011000101011110110000000
000000010000011001100010000000010000101011110000000000
110010110000000001000000000111000000111001110000000001
100000010010000000100000000001001111010110100010000010

.logic_tile 12 15
000100000000100000000000000111011010010110100100000000
000000000000010000000011100101110000111101010010000000
111000000000001000000000000001100000101001010000000000
100001000000001011000000000111001101011001100000000000
000000000000000011100000000000001100101000110000000000
000000000000000000000000000111011001010100110000000000
000001000000001000000000010000011111000000110000100001
000010000000001111000011110000001010000000110001100010
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001001111000000010000000000000000000000000000
000001010110100001100011100000000000000000000000000000
110010010000000011100000000000000000000000000000000000
100001010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000001001100000000000001110000011111000000000
000000000000000001000000000000001000000011110000010000
000000000000001000000110010000001110000011111000000000
000000000000000001000110000000011000000011110000000000
000000000000000000000000010101011110000011111000000000
000000000000000000000010000000100000000011110000000000
000000000001010000000000000000001100000011111000000000
000000000000000000000000000000011101000011110000000000
000000010000000000000110000000011111000011111000000000
000000010000000000000010100000011000000011110000000000
000000010000000001100000000000011111000011111000000000
000000010110000000000000000000001100000011110000000000
000000010000000000000010110000001111000011111000000000
000000010110000101000011100000011001000011110000000000
000000111100000101000000000000000001000000001000000000
000001010000000101000010100000001001000000000000000000

.logic_tile 14 15
000000000000100000000000000000000000000000001000000000
000000000001010000000000000000001100000000000000010000
111010101100000000000000000000000000000000001000000000
100000000000000000000000000000001100000000000000000000
110000000000001000000000000000001110000011111000000000
110000000000000111000000000000001101000011110000000100
000010000000000001000000000000000000000000001000000000
000001001010000000100000000000001101000000000000000000
000001010000100101000010110111100000000000001000000000
000000110000001101100110000000000000000000000000000000
000000010000000000000000000111100000000000001000000000
000000011010000000000000000000000000000000000000000000
000001010010100011100111000000001000101000000010000000
000000010001010111000011110111000000010100000000000000
000000011100000101000000000000011010110100010100100000
000000010000001101100000000101001111111000100010000011

.logic_tile 15 15
000000000000110101000000000011101111010000000010100101
000000000000000101000011110000101101010000000011000000
111000000000000111000111110101100000000000000100000000
100000000000000000100111110000100000000001000000000000
010010000000000101000111000111011110000010000000100000
110000000000000111100110100011101111000000000000000000
000000000001001001100111010101001001100000000000000001
000000000000001111000010011101011111000000000000000010
000010110001010000000000001001111010000110000000000000
000000010000001101000000001001011000010110000000000000
000010110001000000000111011111011111000010000000000000
000001010000100000000111010101011001000000000000100000
000010110000000101000010100001000001100000010000000000
000000010000001001100110110000001010100000010000000000
000001011100000001000010110001011111000010110000000000
000000110000001101000110000101001011000010100000000001

.logic_tile 16 15
000000000000001101100000000111011011001110000000000000
000000000000000101000011100011111111001001000000000000
111000000000001000000010100000000000000000100100000000
100000000000001111000010100000001000000000000000000000
110100000000001000000000011101011010001111000000000000
000100000000001011000011110101001000000111000000000000
000000100000001001100111101001101101000010100000000000
000001000000001011000110101111001011010010100000000000
000000010000001000000000001101001111000010100000000000
000000010000001001000000001001101110010010100000000000
000000010000000000000000000000011010000100000100000000
000000010000000000000000000000010000000000000000000000
000000010001001000000111000101101110000010100000000000
000000011110101001000111111001101111100001010000000000
000001010000000001000010000000000001000000100100000000
000000010000000000000011110000001001000000000000000000

.logic_tile 17 15
000000000000000000000000010111100000000000000100000000
000000000000000000000010100000000000000001000000000000
111000000000000000000000000000000000000000000000000000
100000000010001101000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
000000100000000000000000000000001000000000000000000000
000010000000000000000000001011001000010100000000000000
000000000000000101000000000101011111101100000001100001
000000010000000101100000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000011000000000010000000000000
000000011100000000000000010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111010000001011000000000000000000000000000000100000000
100000000000001101000010100101000000000010000000000000
110000000000000000000000000101100001100110010000000000
010000001110000111000010110000101010100110010000000000
000000000000000101000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000010000001000000000010000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000001000000000000000000100000000
000001010000000000000000001101000000000010000000000010
000000010000010000000000001001101000110000000000000000
000000010010000000000000001011111011000000000000100000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010010000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000100000000000000000000000000000000000000000000000
000001001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100101000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000011000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000010100011010111100111111001011010111110000000000000
000000000100000000100110001011101011011110000000000000
111000000001010011100000000001001100111110100100000000
100000000000100101100010110000110000111110100010000000
000010000000000011100010001011101010101000010000000000
000000000010000000100010011101111110100001010000000000
000000000000001000000111111101011001111111110100000001
000000000000001111000010001101011100101101010000000000
000000100100000000000000011011101111111011110100000001
000001000000000000000010110111001000010111110000000000
000000000000000011100110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000100011011100000001001111011110110100000000000
000000000000000001100000001111001101111100000000000000
000010100000000101100010000011111010110010110000000000
000001000000000000100100001101111000100001110000000000

.logic_tile 3 16
000100001110001001000111101001001011101001010000000000
000000000000000111100010010111011011000110100000000001
111010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011110000000000000000000000000000
010010100100000000000011110000000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000110000000000000000000000000001110000100000000000000
000000000000010000000000000001001011001000000000000000
000000000000000000000000000101101010110111110000000000
000000000000000000000000001101111001111001010000000000
000100000001000000000000000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
110010000000000001100000000000001010000011110100000000
100000000000000000000000000000010000000011110010000000

.logic_tile 4 16
000000100001010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
100000000000000000000011000000000000000000000000000000
110010100000000000000000001111011011100001010100000000
010000000110000000000000000111101111110011110001100000
000000000000001101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000011100000010101101100101000000000000000
000000001010000000000011110000000000101000000010000000
000000000000000000000011101101111001101001000000000000
000000000000000000000100001011011110000000000000000000
000010100001010011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000001001101000111001111000001111111110000000000
100000000000100001100000000101001101101111010001000000

.logic_tile 5 16
000100000001100000000000010000000000000000000000000000
000000000100100001000011110000000000000000000000000000
111001000000001001000000001111001001101001000000000000
100000100000000111100011111111011110001001000000000100
110000000111100111000000000101011000101000000000000000
110000001010100111000010100000100000101000000000000001
000000000000000011100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000010001011010001000111101101001101101100000000000001
000000000100000000000100000101011101001100000000000000
000001001000000001110000010001011001000110100000000000
000010000000000000000010000011001111001111110000000000
000000100001010111100011100011111011001001010000000000
000001000000001001100100000000011111001001010000000000
000010000000001000000111010001101010110001010110000000
000001000000001101000011000000101110110001010001100000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001010000000000000000000000000000
000001001000010000000000000000000000000000
000000001000000000000000000000000000000000
000000001010000000000000000000000000000000
000011000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 16
000010101000000000000000000000001000001100111100000000
000001000000000000000000000000001100110011000000010000
111000000000010000000000000101001000001100111100000000
100000000000100000000000000000000000110011000000100000
010010000001000001100110000111001000001100111100000000
100000000000000000000000000000100000110011000001000000
000000000001011001100000000101001000001100111100000000
000000001010100001000000000000100000110011000000000000
000010100001011000000000000101101000001100111100000000
000000000110000001000000000000000000110011000000000000
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000001000000
000010100000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
110000000000000000000000001000001000001100110100000000
100000000001010000000000001011000000110011000010000000

.logic_tile 8 16
000010000001010111100011100011111010000110100000000000
000010000000100101100000001101111110001111110000000000
000000000000000111000000011001101111010111100000000000
000000000100000000000010100101101101001011100000000000
000000000000011000000110101001101100010100000000000000
000000000100001011000000001111000000111100000000000000
000000000000000101000010110011011110100001010010000000
000000000000000111000011011111101001000010100000000000
000010100000001001100111100001001100000011010010000000
000000000000000001000011001111111000000011000000000000
000000000000000101100111000111101100011100000000000000
000000000000001111100100000000101000011100000000000000
000000000000000011100110111011101001110000100000000000
000000000110000000100111101101011100100000010001000000
000010100000000001100111000101100000001001000000000000
000001000000000000000000000101001001101001010000000000

.logic_tile 9 16
000000000000011101000111110001111101101101010000000000
000000000000101001010010000000101111101101010001100000
000010100000000000000010110111111001111100100010000000
000000000000000000000010000000111010111100100010000000
000000000000000101100011101011001111110000010000000000
000000000000000000100111100011101110100000000000000000
000001000000001000000000000001001111000110100000000010
000010100000000111000000000011111111010110100000000000
000010100000000101100011100001011111100000010000000010
000000000000011011100010001011101110010000010000000000
000000000000001111000000000101001010101011110010000000
000100100000000111100000000001011011110111110000000000
000100000011010011100111011111001100100000000000000000
000001001110101001100110100011011110110000010000000000
000000000000001101000010100001001100111110110000000100
000000000000000111100110001101001111110110110010000010

.logic_tile 10 16
000000001010011011100011111011101011010111100000000000
000000001010000001100111011111011010000111010000000000
111000001100000001000111101001000000111111110100000000
100000000000000000100100001101001110011111100000000100
000010100001000001000110000001011101101000000000000000
000001000000100001000010000011011011010000100000000000
000000101111000111100011100011000000111111110110000000
000001000100000000100110010101100000101001010000000000
000000100000000001000010000001101001100000010000000000
000000000000001111000110010011111101010100000000000000
000000000000100001000010001001001011110000010000000000
000000000100000000000010001001111000100000000000000000
000011100000001111100111001111100000111001110010000000
000010000000001101000100000111001110010110100000000000
110000001100100001100111000101001110010111100000000000
100000000001000001000100000011011101000111010010000000

.logic_tile 11 16
000000000000101000000000001101111100101001010000000000
000000000110001111000000000101100000101010100000000000
111001000000000000000011110001111010010110110110000000
100000100010000000000011000000111101010110110000000000
000000000001111101100110101011100000100000010000000000
000000000110000111000000000011001011110110110000000000
000000000010100111000111100111000001101001010000000000
000010100001000000100110100101001100100110010000000000
000000000000110001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001011100000011101011100111101010000000000
000000000000001111000011010011010000101000000000000000
000000000000000001100000000011101101110100010000000000
000000001000000000000000000000001110110100010000000000
110000000000000011100000001001000000010110100100000000
100000001010000000100000001001001101111001110010000000

.logic_tile 12 16
000000000010000000000000000111000001001100111000100000
000000001010000000000010100000101001110011000000000000
000000001100000000000000010101001000001100111000000000
000000000000000000000010100000100000110011000000000010
000000000000100101000110110000001000001100111000100000
000000000001000000000010100000001001110011000000000000
000000000001000101100000000101001000001100111000100000
000000000000100000000000000000000000110011000000000000
000000000010000000000000000111001000001100111000000000
000000001010000000000000000000000000110011000000000010
000000000000000001110000000000001001001100111000000000
000000001000000000100000000000001100110011000000100000
000010100000000000000000000101001000001100111000000000
000000000000001101000010000000100000110011000000100000
000001100000000000000000000101101000001100111000000000
000010100000000000000000000000000000110011000000000010

.logic_tile 13 16
000000000000000000000000000111011100000011111000000000
000000000000000000010000000000010000000011110000010000
000000000000000000000111100111011010000011111000000000
000000000000100000000100000000010000000011110000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000011000000010100000011100000011111000000000
000000000000100001000111100000001101000011110000000000
000000000001000000000110000101111110000011111000000000
000010000000000000000000000000010000000011110000000000
000001000000001001100111000000011101000011111000000000
000000101110001011000011100000011100000011110000000000
000000000001011001100000000101101000111100001000000000
000000000000000001000000000000100000111100000000000100
000001000000010000000000011000001001010000000000000000
000010101110101111000011001001001110100000000010100000

.logic_tile 14 16
000000000000000111000000001111000000111001110100000000
000000000000001001000010011011001110100000010010000110
111000000001000111000000000000011100110001010110100100
100000001100100000100000000001011101110010100010100010
110000000000000000000111101111100000111001110110000000
110000000001011001000100001111101000010000100010000000
000010100001110111000000001111111100111101010100000001
000001000001010000000011010001000000010100000010000010
000000001110000000000111001101000000111001110110000000
000000000000000000000000001011001001100000010010100000
000000100000001111000011101011100001100000010100000000
000001000000000011100111101011101011110110110010000000
000000000000000111000010101111000000111001110110000001
000000000000001001100110000111101011100000010000000010
000000001100000111000111100101111101110001010100000000
000000000000000000000011100000011100110001010011000000

.logic_tile 15 16
000000000000100001000000000001100001000110000000100000
000000000000010101000000000000001001000110000000000000
111000000001000101100000010101111110100000000000000000
100000000000100000000010100101011011000000000000000000
110000000000001011100000000101111011010000000010000001
000000001010000001100010100001011110101001000000000000
000000001010010101000000010000011100000100000100000000
000000000000100101110010000000010000000000000000000001
000000100100000000000000000000011110000100000100000000
000001000000000000000000000000010000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000000101000000000010000000000000
000000001110000101000110010000000000000000000100000001
000000000000000000000111000001000000000010000000000000

.logic_tile 16 16
000000000000000000000010101111001001000100000010000001
000010100000000001000011100111011010010100100000000101
111000000000000001100000000101000000000000000100000000
100000000000000101100010100000000000000001000000000000
110001000000100001000000001111011011010000000000000000
000010000001010101000000000001001010010110000001000100
000010000001011101000000000001000000000000000100000000
000000000000000101100000000000000000000001000000000000
000001000000001001100110001001101111000001010000000100
000010100000001001000000001001001010000010010001000000
000010000000000000000011100000000001000000100100000000
000000000000000000000100000000001101000000000000000000
000000001110001000000000000101001101010000000000000011
000000000001011001000000000011001010101001000000000100
000000000100000001100000000001011010001001000000000101
000000000110000000000000001011101110000101000001000010

.logic_tile 17 16
000000000000001000000000001111000000101001010000000000
000000000000001111000010101001000000000000000011000000
111010000000000000000111110101100000000000000100000000
100000000110000000000110000000000000000001000000000000
010010100000000000000111100001111101000000100000000001
110011100000000000000100001001101101010100100001000000
000010100010000001000000010000011100000100000100000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000101000000001000000000000000000100000000
000000000000000001100010001101000000000010000000000000
000010100000000111100000000011100000010000100000000000
000001100000001101000000000000001000010000100000000000
000000000000010000000011101001111110010011110000000000
000000000000000001000100000111111101110111110000000000

.logic_tile 18 16
000010100110010000000111001000001100111000100100000100
000001000010100000000100000111001010110100010000000000
111000000001010000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000001000000111000000000011101111100010000000000000
000000001110000000100000000101101000000100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010101100000000000000000000000000000000000
000000000001110000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000001000000000111111000110100010100000000
000000000000000000000000000000001001110100010000000100

.ramt_tile 19 16
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000010100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
110000000000000001000000000111101000110001010000000000
100000000000000000100000000000011101110001010000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000100000000000000000000000000000000000000000
000000000101001001000000000000000000000000000000000000
111000000000000001100111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000011000000111100000000000000000000000000000
110001000100000111000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000001001111100101111000000000000
000000000100000000000010101101101000101001010000000000
000000000000000011100000001011000000000000000100000000
000000000000000000000000000001101010010000100010100000
000000100001000001000000000000000000000000000000000000
000001000000100000000010010000000000000000000000000000
110000000000000000000010000111011110111110100000000000
100000000000000000000100001111011010111001010010000000

.logic_tile 2 17
000011000000000000000011100001011100000000000000000000
000000000100001111000000001101110000000001010000000000
111000000000001001000011001101111110000000000000100000
100000000000000111100100001101101101100000000000000000
000000100001000000000110001101101011111111110100000000
000001000100100111000000000101001100010110110010000000
000000000000001011100110010011101011111001110110000000
000000000000000101100010001111111000111101110000000000
000000000010010101000010100000001100010101010000000000
000010000000000111000010011111000000101010100000000000
000000000000001101000011011001101101100010000000000000
000000000000000001000010100011001111000100010000000000
000000000001100111000111000000000000011001100000000000
000000000100100000000111101011001000100110010000000000
000000000000001001100000001111011101000010000000000000
000000000000000101000010100111001001000000010000000000

.logic_tile 3 17
000110000100010000000111100101101100101011110100000000
000000000100001001000011100000000000101011110011000000
111100000000000101000000001111101001111100010000000000
100000000000000000100010111011111000010100010000000000
010000000101010101000110000101001101111001010000000000
110010000110000000100011100101111001010001010000000000
000000000001010101000010111000011011111101000000000000
000000000000001111000011111111001100111110000000000000
000010000010000101000010000101100000000000000000000000
000000000000000000100000000001100000111111110000100000
000000000000000001000010000011111010000000000000000100
000000000000000000000011101111111001000000010000000000
000001001101000000000000001111011101101000000000000000
000010100000010000000010001011101011010000000000000000
110000000000000000000110111001011111111001010000000000
100000000000000000000111010001111011010001010000000000

.logic_tile 4 17
000000101111010000000010011101001111100100110000000100
000000000110001001000011110011111101101101110000000000
111000000001000111100000000000000000000000000000000000
100000000000100000100000000000000000000000000000000000
000011000101011000000000010001101011110101100000000100
000010101010000111000011110011011101110110010000000000
000000000000000101000000000111111100110101100000100000
000000000000000000000000000111011011110101010000000000
000001000000000001000010101101001000110101110000000000
000010000000000111100000001011011001011010100000100000
000000000000000000000110001101101111101001010110000000
000000100110000001000111111111011101101011010001000010
000000000000001000000111101111101100110101110000000010
000010000100000101000111011011001001011010100000000000
000100000000001001000000000001011100111101000000000000
000000000000000101100010001101011101010111010000000010

.logic_tile 5 17
000110100110000000000000001101011010101110000000000000
000000000001000111000010011011001001101111010000000000
111000001111010001000000010000000000000000000000000000
100000000000100000100011110000000000000000000000000000
000001000100000011100010001000000000000000000100000000
000000000110000111000000001001000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001001010000000000011111011010110110100000000000
000000001010000000000011110101101000111001100000000000
000010100000000000000000000111101101001110100000000000
000001100000000000000010010000111111001110100000000010
000000000000000000000000000000001110110000000000000010
000010000001000001000010000000001010110000000000000000
000000100000000000000011000101001101010111000010000000
000001000110000000000011000000111000010111000000000000

.ramb_tile 6 17
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100100000000000000000000000000000000000
000101000000000000000000000000000000000000

.logic_tile 7 17
000010100000000000000111010111001100100000000000000000
000000100000000101000011001101001010101001010001000000
111000000001000101000110000111011100110000100000000010
100000000000100101100111111101001110100000010000000000
110110000110000001000110010111011011010000110000000000
110001000000000000000010000000111111010000110000000000
000000000000000001000000010101111101011100000000000000
000000000000000001000011010000011110011100000000000000
000000001010000111100000000001101111110100000010000000
000000000001010000000000000001101110010100000000000000
000000000000100011100000011001100000101001010100000010
000000001010011111000010000001101001011001100001100010
000000001000000011000010001011101111010111100000000000
000000000000000001000010000111011000000111010000000000
000100000000000011000110001111101001010111100000000000
000101001000000001000000000111011010000111010000000000

.logic_tile 8 17
000000100000010000000000000001101101110011110010000000
000001000000000000000000001111111110010011100000000000
111000000000001111100011101101011110101001000000000000
100000001000001011100100000011011110010000000000000000
000000001000000111100000000111101010011100000000000010
000000000001010000000010100000011100011100000000000000
000000000000000001100000000000011010000100000100000000
000000000000000000100010110000000000000000000000000000
000001100000000111100011101011011010100010110000000000
000011001010000001000000000111011111010111110010000000
000000000000000001100000000000011101001100000011000100
000000001101000000000010000000011000001100000000000011
000000000000000000000111100000000000000000000000000000
000000000100001001000000000000000000000000000000000000
000000000000001001000111101001111100101000000000000101
000000000001011111000000000001010000111101010010000010

.logic_tile 9 17
000010100000010111100000001011011001100000000000000000
000000000000000000100000000011101110111000000000000000
111000100000001101100000000000000001000000100110000010
100000001000001001000000000000001011000000000000000000
010010000000001101000010000111011011111110110000000000
000011000110001111000100000011101000111001110000000001
000000000000011001000000010011111110101000000000000000
000000000000001101000010010101001101010000100000000000
000000000000001000000110111001011101101000010000000000
000000000110000101000010100101001100001000000000000000
000000000000000101100000001101111101101000010000000000
000010000000001001000000000001001100000000100000000100
000000000000001000000000000000000000000000000100000010
000000001111000001000010000101000000000010000000000100
110010000000000001000000001101001100111011110001000100
100000000000000000000000000101111110110011110010000000

.logic_tile 10 17
000000000000000111000000000101111110000110100000000000
000000000000001001000000000001111010001111110000000000
111000000000001000000110011101011111111000000000000000
100001000000100001000111100111101001100000000000000000
000000000000001011100010010101111111010111100000000000
000000000000001111000011010111111100001011100000000000
000000100001010001000111000000011100010011110100000000
000011100000100000000111101101011111100011110000000000
000100000001010000000011110001001100010111100000000000
000000000000100101000011001011011111001011100000000000
000000000010000101100010110101101100111110100100000000
000000001010000001100010000000100000111110100000000000
000000000001010001000110111101011101000001000000000000
000000000000100000000111110001011010000010100000000000
110001000000101111000000001011011000010111100000000000
100000101011001011100010000011111000000111010000000000

.logic_tile 11 17
000000100000000111100110111101000001100000010000000000
000001000000000111000011101111001011110110110000000000
111000000000000101100110110001000000100000010000000000
100000000010000000000011001111001001110110110000000000
000001000001010111100000000000000000000000100110000000
000010000000000111000000000000001111000000000010000010
000000000000000011100010100111101011110110100110000000
000001001010001101100000000000001110110110100000000000
000000000110000111000111101001001100010111100000000001
000000000110000000100111100101011110001011100000000000
000001000001000000000000001001101001001001000000000000
000000101010000000000000001001111010000010000000000000
000011100110010001000111110111100000101001010000000000
000001000000000000000010111011101000100110010000000000
110000000000000001100111000001000001100000010000000000
100000001000000001000010110011001000110110110000000000

.logic_tile 12 17
000000000001100101100000000000001001001100111000000000
000000000000000000000000000000001011110011000000010000
000000100000000000000111000011101000001100111000000000
000001000000000000000100000000100000110011000000000000
000000001100000000000000000001001000001100111000000000
000000000000000000000011110000000000110011000000000000
000000100000000000000110110111001000001100111010000000
000001000110000000000010100000100000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000001001000000000000001100110011000000000000
000000100000000000000000000000001001001100111010000000
000001000100000000000010110000001011110011000000000000
000000000001010000000111000101001000001100111010000000
000000000000100000000000000000100000110011000000000000
000001000000010000000000000000001001001100111000000000
000000100000100000000000000000001001110011000000000000

.logic_tile 13 17
000000000000000111100010010001011010101100010110100100
000000000000000111100110100000001100101100010000000001
111000101100000011100011100000001101110001010100000000
100001000000000000000000000011001101110010100010100000
110000000000001101100111100001001110111000100100100100
110000000000000101000010010000111010111000100000100010
000000000000101000000110101101000000000000000010100000
000000001010000101000000001111100000101001010001000000
000000000000000111000111000101000000100000010111000000
000000001000001001000000000011001000111001110010100010
000010000000000000000011100011001001110100010110000000
000001000000000000000100000000011000110100010010100100
000000000000000000000110001001101000101001010100000001
000000000000000000000010001101110000101010100010100000
000000000000000000000000000011000000111001110100000000
000000000000000000000010101101001101010000100000000000

.logic_tile 14 17
000000000000000000000111000001000000000000001000000000
000000000010000000000100000000100000000000000000001000
000000000000010000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000001000000000
000001001100000000000000000000001110000000000000000000
000000000000001000000000000000000001000000001000000000
000000001100001011000000000000001010000000000000000000
000000100001011000000000000000000000000000001000000000
000001000000101001000000000000001111000000000000000000
000000001101011000000000000011100000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100110000000000001000000001000000000
000000100000000000100100000000001110000000000000000000
000000000000000001100000000000001000111100001000000000
000000000110000000100000000000000000111100000000000010

.logic_tile 15 17
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000001000000000110100000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000001010000000000010111011001000001000000000000
010000100000100000000010000000011011000001000000000000
000000000000000001100110000000011010100000000000000000
000000001010000000000000001111001011010000000000000000
000010100110000000000010100000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000100000011101000010110000000001000110000000000000
000001001010000011100110001011001100001001000000000000
000000000000001000000010101011101010100000000000000000
000000000000000101000111110111111111000000000001000010
110000000000000101000000000000011100000100000100000000
010000000000000000100000000000010000000000001000100000

.logic_tile 16 17
000000000000000000000000001011111010000010010100000100
000000001100000000010000001101001110100001110001100010
111000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
110000000001001001000011110000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000000001101000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000001001101000110000111100000101001010000000000
000000001010100101000000001011000000000000000000100001
000000000000000001000000001011111000011100000000000000
000000000000000000000000001101111110111100000001000000
110010000001000101100000000000000000010000100010000000
010000000000100000100000001101001010100000010001000110

.logic_tile 17 17
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
111010100000010101000000001101111110010000110000000000
100000000000000000000000001011011100000000100000000000
110010101010000101000010111101100001010110100000000000
000001000000000000000010000111001101000110000000000000
000000000000001111110110100111011100111111110000000000
000000000000001011000000001101101110111111010000000000
000100000000011001000000010000000001001111000000000000
000000000000100111100010010000001011001111000010000000
000001001001000000000011110011001101000000010000000000
000000000000100001000010100011011101000110100000000000
000000000000001000000011100000011000000100000100000000
000000001100000011000100000000000000000000000000000000
000000100000000101000110000000001010000100000100000000
000001000000000000000100000000010000000000000000000000

.logic_tile 18 17
000000000000000000000110100111001000111101010000000000
000000000001010000000000000000110000111101010000100000
111000000000000000000000000000000000000000000000000000
100000000010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000001001111101001111000000000000
000000000110001101000000001011111010001100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010000000000000000000010000001000000100000100000000
000001000000000000000011110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000001101011111000110000000000000
000000000000000000000000001001111000001110000000000000
000001000000001000000010110000000000000000000000000000
000010100000000001000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001101111000000010000000000
000000000000000000000011111011111010000000000000000000
000000001100000000000000000101111110101000000000000000
000000000000000000000000000000110000101000000001000000
000000000001010000000000010000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111110000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000010000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000001001000000110000000000000000000000000000000
000000001000101001000100000000000000000000000000000000
111000000001010000000010001011101111000001000101000000
100000000000000000000110111101101100001111001001000000
110000000000010000000110000111111100111111110000000000
010000001010000000000000001101000000111110100000000000
000000000000001101000010011111011101000000100000000000
000000000000000001000111101101101010000000000000000010
000100000000000001100000010000001110110000000000000000
000010000010000000010010000000001000110000000000000000
000000000000000101000000011101100000100000010000000000
000000000000000111000011011001001100000000000000000000
000000100000001001000010001000001001000001000000000000
000000001000101011000000001101011001000010000000000000
110000000000000111100000000000000000000000000000000000
110000000000001001000000000000000000000000000000000000

.logic_tile 2 18
000000000010000000000011100001100001111001110010000000
000000000100000000000000000000001100111001110000000000
111000000000000101100011111101111010000111000000000000
100010000000000000000010001111011101000011000000000000
110010100001010000000000001101111001111111110110000000
110000000100000000000000001101111101111110111000000000
000000000000000111000110011011011010001000000000000000
000000000000000000000010000111101001000000000000000100
000010000000000000000011111001111110000000000011000000
000000000000000000000111111001100000000010100010100110
000000000000000000000000010011101111111001110000000100
000000000000001101000011101111001000111000110000000000
000010000001011011100011110111001100000010100000000000
000000000000001011100011000000010000000010100000100000
110000000000000000000000001000011010001001010000000000
100000000000001001000010010111001001000110100000000000

.logic_tile 3 18
000010100110010101000000001001111111000000100000000000
000000000000000101100010100101101111000001110000000000
111000000000000000000010101101011001011001110110000000
100000000000001111000000000011001111110110010001100010
010001000001101101000010110111101111010000100000000000
110010100000100001000110100101001101000010100010000000
000001000000000001000010100011111010000010000000000000
000000100000000000000111010001011100000000010000000000
000000001110001001000000010101000000101001010011000000
000000000110001011100011010001100000000000000010000001
000010001100001011100110001011001001001000010110000010
000000000000000011100011110011011101111111110000100001
000000000001000011000000000001101011011001110110000010
000000000000000001000000001011101110110110010001100011
000000000000001011100111111111001001000100000000000000
000000000000001101100111010111011011001001010000000000

.logic_tile 4 18
000000000000000111100111110001000000001100111000000100
000000100100000000010011100000101100110011000000000000
000010000000001111000000000011101001001100111000000100
000000000000000011000000000000001010110011000000000000
000000000000001000000111000001001000001100111000000100
000000000000001011000111110000001011110011000000000000
000001000000000000000000000001101000001100111000000100
000000100000001111000000000000001101110011000000000000
000011100100000000000011100101001000001100111000000010
000010100000000001000100000000001001110011000000000000
000000000001010000000000000111101000001100111000000010
000100000000000001000000000000001111110011000000000000
000000000000000001000111100101001000001100111000000000
000000001010000000000010000000101110110011000000000010
000000001101010111100000000111001001001100111000000000
000000000000000000100000000000101000110011000001000000

.logic_tile 5 18
000010000000100000000010001101001100000100000000000000
000000100010001001000110100001101111101000010000000000
111000001000001111100111100011011000000000010000000000
100000001010000001100000001011001010000001110001000010
010001000001001000000111100001111101110001010100100001
110010000000101111000110100000101100110001010000000000
000000000000000011100000001001011011110110100000000000
000000000000001101000011000101001011110101010000000000
000110100000001111100111111111100001000000000011000101
000000000000001111000111010111101111001001000000000000
000000000000101111000111100111001001001000000000000000
000000000000011101000010011001011000001110000000000010
000000101011011001000111100111011101000010000000000000
000001100000100001100111110000111101000010000000000000
000000100001010011000010010011000001101001010110000001
000000000000000000000110000111101100011001100000000010

.ramt_tile 6 18
000010101001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011000000000000000000000000000000
000100001011000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001010000000000000000000000000000
000001100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 18
000100001110000000000000000111011110101111010000000000
000000000000001101000011011001111000000111010001000000
111000000000010000000000000011111110000000100000000101
100001000001000000000000001101001101101000010000000000
000000000110001000000111110101100000000000000100000000
000000000000001111000111100000100000000001000000000000
000010000000001000000000010101001111001000000010100000
000001000110001101000011010101111010001101000000000000
000001001000100001000010110011000000000000000100000000
000010000000010000100110000000000000000001000001000000
000000000000001011110111010011011101001101000000000000
000000000000000001100011010101111010001000000000000000
000000100000100101000010000101011100010000000000000001
000001001100010000100111110111101101010010100000100000
000001000000000011100000010111101111010000100010000000
000000100000000000100011001101011101101000000000000001

.logic_tile 8 18
000100000001010111000011101111000000111001110100100000
000000001111010000000111111011101101010000100000100011
111000000000101011100110100101111111000000100000000000
100000000001011111100111000011101100010100100000000000
010010000001000101000010101111101110101001010100100100
010010100000101111000000001001010000101010100001000000
000000001001001000000110100001111101111001010000000000
000000000110001101000100001001001111110100000000000000
000010000000001101000011111001111010010100000000000000
000001000100001011000111110111101011010000100000000000
000000000000000111000000000000001110111001000100000000
000000000001011001000011100111001111110110000000100000
000010100000101001100110000011001010000000010000000000
000100000001001111000010010011101011000010110000000101
000001001101101111000000001111001010111101010000000000
000010000000110001100010010001101000111101110010000000

.logic_tile 9 18
000010100000100001000110000001100000000000000100000010
000000000001000000000000000000000000000001000000000110
111000000000000001100011010011100000000000000100000000
100001000000000011000011110000100000000001000000000100
010011100000001000000010100001001101100000000000000000
000001000110001111000000001011001110110000100000000000
000000000000010000000110000011011000100000000000000000
000000000001000000000000000001101100111000000000000000
000011000001011111000000000011111001010000100000000000
000011000000100111100010000111011011000000010010000000
000000001110000011100010010101011110101001110000000000
000000000000000000100010000000111110101001110000000001
000010101000010011000000001001001010111101010000000000
000001000110001111000010111111100000101001010010000000
110000000000000001100110001011011000010111100000000000
100000001010000000100100001011011111000111010000000000

.logic_tile 10 18
000000000010000001000110000011001000111111110100000000
000000000000000000100000001011010000101011111000000100
111011000000001111000010010101011011110001110000000010
100010100001010011000111100000111110110001110011000000
000011100001010101000111100011111011100000010000000000
000000001100000000000010000111111111101000000000000000
000001100000000000000111110001111001000110100000000000
000010001001000000000010000111011000001111110000000000
000100000000000101100010000001101100010111100000000000
000000000110000001000011000011111111001011100000000000
000100000110000000000111000101011010101001110000000001
000000000001000101000100000000011111101001110000000000
000000100001000011100011101001001011101011110100000000
000011100000100011000110000011011000110111110000000000
110001000000001000000010011111011111101000000000000000
100000100000001001000011111111011011010000100000000000

.logic_tile 11 18
000010100000001000000010110011101110101001010000000000
000011100100000111000011101101101000000010000000000000
000001000000000111000000001101001000101001010000000000
000010100001000000100011111011111110000001000000000000
000000001001010111000011111001101110100000110000000000
000000000000100000100011111111001011010000100000000010
000010000000000011100000001101001010101001010000100000
000000000010000000000000001011101110000001000000000000
000100000000000000000000000111011100101000000000000000
000000000110000000000010001101011101010110000000000000
000000000000000000000010100101011110101000000000000000
000000001000000000000000001101111110101001000000100000
000000000001000000000111001001000000111001110000000000
000000000000100001000100000101101111100000010000000000
000001000110000000000010100101011001100000010000000000
000000100000000000000000000111111101100001010000000000

.logic_tile 12 18
000100000000010000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000010100
000001000000000000000000000011001000001100111000000000
000010101000000000000000000000000000110011000001000000
000010000000000000000010000000001000001100111010000000
000001000000000000000000000000001111110011000000000000
000000101100100000000000000000001001001100111010000000
000001000001010000000000000000001111110011000000000000
000000000001001000010110100000001000001100111000000001
000000000000101101000100000000001011110011000000000000
000001000000100111000110100000001001001100111000000000
000010100001000000000100000000001101110011000000000100
000000000000000000000111000011001000001100111000000000
000000001000001001000100000000100000110011000001000000
000000000000000000000000000000001001001100111000000000
000000001000000000000010010000001100110011000010000000

.logic_tile 13 18
000000000000000001000010000011111101000110100000000000
000000000000000000000010010011011001001111110001000000
111000000000000111100000001001101101010111100000000000
100000000010000000000010110001101010001011100001000000
010000100000001000000010100111101110111000100100000000
110001000000001011000000000000111101111000100000000010
000000000000101000000000010000011101101100010100100000
000000000001000111000011110111001111011100100000000000
000000000000001000000110001011000001000110000000000000
000000000000001011000010111011101110000000000000000000
000100000001010001000111010001101101010111100000000000
000000000000101101000010000101101011001011100001000000
000000000000001000000010100000011110101000110100000000
000000101100000011000111101001011111010100110000100000
000000000001000101000000000001101100010111100010000000
000000000110000000100010000001101001001011100000000000

.logic_tile 14 18
000001001000000111000110010001011011000000000000100001
000010000000000001000110101001101111001000000000000010
111001000000001111000011111101111001010111100000000000
100000100000001111000111111101111111001011100001000000
110011000000000111100000010001011111000110100000000000
110011101110000000000011100001011010001111110001000000
000000001100101111100111101001100001101001010100000001
000000000001010101000111110111001000011001100000000000
000010000000000001100010010101011110010111100000000000
000010000000000000100110100001111010000111010001000000
000001000000100000000000011000011100110100010100000001
000000100011010000000011100001011101111000100000100000
000000000000000000000110000000011000000011000000000000
000000000000000000000100000000011101000011000000000000
000000000000100000000110001111101000000000000010000000
000000001101011001000110110101111100000010000000000010

.logic_tile 15 18
000010000000001111100011111111001011001001110000000000
000000000000001111100010000001011010000001110000000000
111000000000101001100000010001001101101000000000000000
100000000001000011100011101101101010101000010000000000
110001000000001000000011100001000001100000010000000000
110010000000000001000010000111001111000000000000100100
000000000001011111100010011101101100001101000000000000
000000000000100011000010100001111001001000000000000000
000000000000001001100000000101111101010100000100000000
000000000110000011000010010001101100101000010000100010
000010101100001001100010010000001000001100000000000000
000001000000000001000010000000011010001100000000000000
000010000000010001000010001101101100001101000100000000
000001000000100111000000001011101000001100000000100000
000000100000000000000111001101011001010100000000000000
000000000000000000000000000001111101010000100000000000

.logic_tile 16 18
000000000000000001000110010000001001110100010000000000
000000000000000000100011101111011010111000100000000101
111011100011001101000011101011101111010100000010000000
100010000000101011000011110001001111010000100001000000
110000001110000111100010000001011000000000000000000000
000000000000000000100010110101011001101001000000000000
000000000001010101000000000101000001000110000000000000
000000000000100000100010000001101011011111100000000000
000010000000000111000110100001100001010000100000000000
000001000000000000000100000000101001010000100000000000
000000100000000101100011100001101111101010000010000010
000001001010000001000000001101011101010111100000000100
000000000000000101100110100011000000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000001110000000110110111111001111111000000000000
000000000000100000000010000011111100110110000000000001

.logic_tile 17 18
000000000000100101000011111001111111101111010010000010
000000000101000000000011010101101100101110000010100101
111010100000000111000011100111101001000100000000000000
100011000000010101100010110101111100010100100000100000
110000000000000111100010001101111101001001000010000001
110000000010000101100000001101001111000101000000000000
000000000000000101000010100111100000000000000110000000
000000000111010001000010100000000000000001000010100101
000000000000000000000110001001011001111010100010000101
000000000000010000000000001011011001111001010000000000
000010100000000001100010000000000001001001000000000000
000001000000000001100010001001001000000110000001000000
000000000000000000000110101101111100000000100000000001
000000000000000000000000001111101010101000010001000000
010000000010100001100010000101000001111001110000000000
010000000010001101000000001011101101111111110000000000

.logic_tile 18 18
000000000000000000000000000000011010101100000000100000
000000001100000000000000000111001010011100000010100000
111000000000000101100111101000001110000010100010000000
100000000000100000000011111111000000000001010001000000
010000000000000111000010001101001100000000000010000000
110000000000000101000011111001110000010100000000000000
000000001001000011100110100000001101111111000000000000
000000000000111111000000000000011001111111000000000000
000000000000000000000111010101101110000001000000000000
000000000000000000000110000101011110000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001000001000110000001101010111100100000000000
000000000000000000100110000111001101111100000001000000
010010000000000001100000010111011111010000000010000000
110000000000001101000011100000101110010000000010000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 20 18
000000000000000000000000010011011101000000100000000000
000000000000000101000010000000101010000000100000000000
111000000000000001100110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000011111111100001010000000000
010000000000000000000000000001101100010110100000000000
000000000000001101000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000111110111101110000011110000000000
000100000000001111000111110011100000000001010001000000
000000000000001111100111101011011111001001000110000100
000000000000000001100000000101111000001010000000000100
000000000000001000000000000001111000000010100010000000
000000000000000001000000000000100000000010100010000000
110000000000001001000110011011011111000010000110000000
110000000010001111100011100001111010101001000011000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000

.logic_tile 1 19
000010100001010000000000010000000000000000000000000000
000000001010000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100001010000000000001011100000000000000000000000
010000000110000000000000001011101101001001000000000000
000000000000001001100010101011111010000000000000000000
000000000000001001000110101101100000010100000000000010
000000100011100000000110011111011110000000000000000000
000001000000100000000011001101111101101000010000000000
000000000000001101100111101111100000000000000000000000
000000000000001101000110100101100000010110100000000000
000000000000000000000000001000000000000000000110000001
000000000110000000000010000011000000000010001010000000
110000000000000111100010011000000000111001110000000000
110000000000000000000010000011001101110110110010000000

.logic_tile 2 19
000010100001000000000000010000001100101000000110000000
000000000000100000000010100011000000010100000001000000
111000000000000101000111001000011001000001000000000000
100010000100000111000100000011001001000010000000000000
110010100001000001100000000001100000001001000000000010
110000000110100000000011100000001010001001000000000011
000000000000000101100000000011001001111110100000000000
000000000000000000000010011101011101111101110000000000
000100000001001011000000000000001110000011000010000000
000000000000101111000000000000011110000011000010000000
000000000000000001100111000000011100111110100000000000
000000000000000001100100001101000000111101010000000000
000010000001010001100110001000000000100000010110000000
000000000100000000100010100111001100010000100000000000
110000001100000011100011101111111010001111100000000000
100000000000000000100000001101101011001111110000000100

.logic_tile 3 19
000000000000000001000111000101101010111111100110000000
000000000000001001100100000101101000111110100000000000
111000000000000011100000000101000000000000000000000000
100000000000000000100000000011100000111111110000000000
000000100010000001100011101001111100101011110101000000
000000000000000111000000001101001000101111110000000000
000000100000101001000110011111101111000000000010100011
000001000001010001100010000101101110000010000010000011
000000000110000011100000001111001001000001000000000000
000000000000100000000000000111111101000010100000000000
000010000000000001100011110011111011110110100000000000
000001001010000001000110010001001101111100000000000000
000000000000000101000000001011011100101111000000000000
000000000100000000100011100101011011010110100000000000
000000000000000111000011100000011100001100110000000000
000000000000001101000000000000001000001100110000000000

.logic_tile 4 19
000000001000010011100111000001001001001100111000000000
000010100000000000100000000000001101110011000000110000
000010000000001011100111000001101000001100111000000100
000000000000000111000111110000101001110011000000000000
000001000100000011100000000001101001001100111000000001
000010001111010000000000000000101010110011000000000000
000000000000001011100000000111001001001100111000000100
000000000000001111100011100000001011110011000000000000
000000100000000000000111100001101001001100111000000000
000001000000000000000111000000001111110011000000000010
000000000000000011000000010101001001001100111000000000
000000000000000000100011100000001010110011000000000010
000000000001100111100000000011001000001100111000000000
000000001010110000100000000000101101110011000001000000
000000001100000000000010000001101001001100111000000010
000000000000000000000000000000001100110011000000000000

.logic_tile 5 19
000100000000000111000010110101000000101001010100000000
000000000000101001000111111101101100100110010001000010
111000000000000000000011100011011010111000100100000000
100000000000001001000100000000011000111000100001000010
110010100001000000000111101101111100010000000000000000
010001000001000000000110110111001001010010100000000010
000000000110000000000010100111001100110001010100000000
000010100000000101000111000000001001110001010000100010
000000100000001000000111100111011111000100000010000000
000001000000001011000011111111101000101000010000000000
000000000000000001000110100001101111000001110000000000
000000100000000000100000000111011101000000100000000010
000000000100100111000111110001100000100000010100000010
000000001010010001100011110011101000111001110000100000
000000000001001111000010101111111000001001000000000000
000000000000100101000000001101101101000101000000100000

.ramb_tile 6 19
000000000000101111000000000111111000000000
000000010000011101100010000000100000000000
111000000000010001000011100101011010000000
100000000000100000100100000000100000000000
010000000000001111100010000101001110000000
010000000000000111100000000000010000000000
000000100000000001000000000101011010000000
000011100100000000100000000001000000000000
000000000000000000000010001111111000000000
000000000000000001000100001011000000000000
000000001111000000000000000011011010000000
000000000000000000000011001011000000100000
000000000000100000000000001001101110000000
000001001010011001000010011111110000000000
110000000000000011100010010001011010000000
110000000010000001000111100111000000000000

.logic_tile 7 19
000000000000000000000010101101001111001001000000000100
000010100000001101000110110001001010000101000000000011
111000000110010101000000010011011011000001110000000101
100000000000111101100010100111001111000000010000000000
000000000000001000000000010111001111001101000010100000
000000000000000101000010101001011010000100000000000000
000000100000000111000110000101111110010100000000000000
000001100000000000100100000111001001010000100000100010
000010101000001101000000000111001101001101000010000000
000001000110001011100000000001001010000100000000000010
000000100000011000000000000000011010000100000100100000
000001000000001011000000000000010000000000000001000000
000000000000011000000000001111011001001000000000000000
000000000000000011000010111001001010001110000000000110
000011100000100101000000000101111100010000000000000000
000011000110010000100010111101001110010110000000100000

.logic_tile 8 19
000000001001010001000111000001000001001100111000000000
000000100000010000000000000000001100110011000000000010
000000000001011000000011100111001001001100111000000000
000000000000100111000000000000101001110011000000000000
000000001000000111100000000101101001001100111000000000
000000001101000000100000000000001110110011000000000000
000010000000000001000111000101001000001100111010000000
000001000000000001000100000000001001110011000000000000
000001000000000000000000000011101001001100111000000000
000010000000000001000000000000101010110011000000100000
000000000000000111000011100011001000001100111000000000
000010100000001111000000000000001110110011000000100000
000000000000000000000011100011101001001100111000100000
000000000001001111000100000000001011110011000000000000
000000000000001011100000000001101001001100111010000000
000000000000001111100000000000001110110011000000000000

.logic_tile 9 19
000010000000101111100111010111101000011110100000000000
000000000000011111100011000101011000101110000010000000
111000001000100011100111000000000001000000100100000000
100000000001011001100100000000001010000000000000000000
000000000000001101100110001011101100001000000000000100
000000000001000011000010100001101100001101000000000000
000000000010000011100010000111011111010111100000000000
000100000000000001100000000001001000000111010000000000
000000000000001001100011111001101101000000000000000000
000000000000000111000010111101111010000001000000000000
000001000110001101100111100111001010111011110010000000
000000100000000001000100000101111011110011110001000000
000010101000001111100111000111111100111011110000000100
000000000000000011000110001111101001110011110000100000
000001000000000001000000010011011100001100000000000000
000010001010000001100011000111101111001000000010000000

.logic_tile 10 19
000000000001100000000000001111111110101011110001000000
000100000000110001000000000011011000110111110001000100
000001000110000000000010100111101111101000000000000000
000010000000000101000000000101101010011000000000000000
000010101110001000000010000001101110101101010010000000
000000000000100011000110100000111011101101010000000001
000000001010001000000111010001011000101011110000000000
000010100000001011000011111101001100110111110001000000
000010000001000011100000010101011011101000010000000000
000001000000100000000011001011001111000000100000000000
000000000000101111000111001101111111010111100000000000
000000000001010001010010101101101100000111010000000000
000010000001000001000000001011111101010111100000000000
000001000001100000100010000111011101001011100000000000
000000000000001001000110110000000000000000000000000000
000000000000001011100010000000000000000000000000000000

.logic_tile 11 19
000000000100000111100011110001001101011111110100000000
000001000000000000100110001101011101010110100000000001
111000000100000001000000011011000000101001010000000000
100000000000000000100011100001001100100110010000000010
000011000001010001000011101000011100000001010000000000
000010000000100000000100000111000000000010100000000010
000000001011001000000110001101100000010110100000000000
000000000101100111000010111101101100011001100010000000
000010101000001111000011100101111100110000100000000000
000001000110101001000100001001011011110000000000000000
000000000000100111100110110000000000000000000000000000
000010100000010000000010100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110011001010000111000000000101011000010110110100000000
100010100000000000100000000111011001111111110000000000

.logic_tile 12 19
000100000000010011100000000000001000001100111000000001
000000000000100000100000000000001110110011000000010000
111000000000001011100000000000001001001100111000000000
100001000000000111100011110000001100110011000000000010
110000000110000000000000000111101000001100111000000000
110000000000000000000000000000000000110011000000000000
000000100000000000000010000000001000001100111000000000
000001000000000000000000000000001111110011000000000000
000010000000000000000111100000001001001100111000000000
000011000000000000000000000000001001110011000000000000
000000000000000111100000001001101000100101010100000000
000000000000000101100000000001001101010101100000000010
000000000000001001000111001001011111101101010000000000
000000000000001111100110011101011100101111010000000000
000000001100000101100000010111100000010000100000000000
000000000000100001000011000000001110010000100000000000

.logic_tile 13 19
000000001110001001100000000011011000011111110100000000
000000000000000111000011100101011101101001010000000010
111000001110000011100010101001011010110000010000000000
100000000000000000000110110001111111100000000000000000
000000000000100011100010000101101011010111100000000000
000000000000011111100000001101001101000111010001000000
000001001110000000000010001111001010010111110000000000
000000100000001101000000001011111010101111010000000000
000000000000001011000110011011011111001011110110000000
000010100000001011000010101111001100101011110001000000
000001000000101000000011110000001101100000110000000000
000000100001010101000010001011001111010000110000100000
000000000000000011100010010000000000100000010000000000
000000000000000000100011001111001110010000100000000000
110000000000101000000110011001011000011110100000000000
100001000001011011000010101011011000101110000000000000

.logic_tile 14 19
000000000001000000000010001101101111010000100100000101
000000000001100000000110110101101111101000010001000000
111000000000001000000010101101101111010000000100000100
100000000000000111000110011001001011010110100000000010
110000000000000000000110011001011111010111110000000000
110000000000001101000110010001101001010110110000000000
000001000000000111000110000001011010100001010000000000
000000100000000000100110100000111010100001010000100000
000000000001010000000110101111111111010011110000000000
000000000000100001010000000001011001010111110000000000
000000001110100111000000000011000000100000010000000000
000000000001010000100010111011001010010110100000100000
000000001010011001100111101101011100101011010000000000
000000000000100001000000001011001011000111010000000000
000001001110000000000110010000000000001001000000000000
000000100000001101000010111101001010000110000000000000

.logic_tile 15 19
000010000000000111100010110001000001001001000000000000
000000000001010111100010000000001011001001000000000000
111000000000100111100111000011011100000111000000000000
100000000001000000100100001111001011001111000000000000
110000000000001001000000010001111001001111100000000000
010000000000000001000010010001101101101111110000000000
000000000000100001000011100001000001000110000000000000
000000000001000000000000000101101100101001010000000000
000000001000000000000010001111101111110010110000000001
000000000000000111000010100101001110100010010000000000
000010000000100111000000010111011111011100100000000000
000001000001000111110011001001011110101100100000000000
000000000000001001000000000000000000000000100100000000
000000000000000011000010000000001010000000000010000000
000000001110000001100011100000000000000000000100000000
000000000000001111000100001011000000000010000010000000

.logic_tile 16 19
000000000000000111000110001011101011000110000000000000
000000000000001001000100000011001011000001010000000000
000000000001010011100000000011111111001000000000000000
000000000000000000000000000111001110001001010000000000
000000000000000000000011101011001000011101010000000000
000000001100000111000000000111111101000110100000000000
000010000000100000000111100011101111000110100000000000
000001000000001111000100000001011100000000100000000000
000000000110010000000111110011101101000010000000000000
000000000000100000000010111011011100001011000000000000
000000000001001101000000001011101011000110100000000000
000000000000100101000000000101011100000000100000000000
000000000000000000000110001111011101000110000000000000
000000001110000001000110001111101100001010000000000000
000000000001011101000110001001011101010100000000000000
000000000000011101000100000001001100100100000000000000

.logic_tile 17 19
000010100000000000000110000111100000000000000100000000
000001000001010000000000000000100000000001000000000000
111000000000000101000110000000000000000000000100000000
100010000000000000100100000011000000000010000000000000
110000000000000000000010101011011001000001000000000000
010000000000000001000000000011001011010110000000000000
000010000010000101100111101011101111001001000000000000
000001001110000000000000000001011111000001010000000000
000010000000000001100000000011101110000010100000000100
000001000000000000100010111101110000000000000010000011
000000001100001000000111101000001010000010100000000100
000000000000010001000000001001010000000001010011100001
000000000000101111000011001101011000010110000000000000
000000000001010001100011110011001110000001000000000000
000000000000000001100000010111111010010000100010000111
000000000000000000000010111001001110010001110010000101

.logic_tile 18 19
000000000000000000000000001111111100010110000000000000
000000001100000000000000000001101100000001000000000000
111000100000001000000010100111011101010001100000000000
100000000000100101000000001011001100110010110000000000
010010000000000000000111100001100001100000010000000000
110001001110000000000000000000101110100000010000000100
000000100010101000000110101001111100000010100000000000
000001000000000101000000000011011111000110000000000000
000000000000000000000110010011101101111000000000000000
000000000000001111000110011011011101010000000000000100
000000000000100101000000001011001111010100110000000000
000000000000001001100010011111011100100100110000000001
000000000000000001100110011000000000000000000110000001
000000000000010000100110011101000000000010000000000010
000000000000100001000000011011101111000110100000000000
000000000001000000100010010101001100000000010010000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000010000100010000000000000000000000000000000000000000
000000000010000000000010100000000000000000000000000000
111000000000000011100000001011111110010111110000000000
100000000000000000000000001101010000000011110000000000
010000100000000001100000001000000001101111010000000010
100000000100000000000010110111001111011111100000100000
000000000000000101000000001101011101010110000000000000
000000000000001101100010100111011100101001010000000000
000010100001000001000110011000011111011111000000000000
000000000110000000000011000111011111101111000000000000
000000000000001001000000010111001001000000000000000000
000000000000001011100010101011011010000110100000000000
000010000001010101100000000000001100000100000100000000
000000001010000000000000000000000000000000000000000000
110000000000001101100111100101101101010111100000000000
100000000000000001000110011101011000000011100000000000

.logic_tile 2 20
000001000000000011100000001011011010000001110100000000
000000001010000000100011101101011110000001010000000001
111000000000000000000110011111111101111000010000000000
100000000000000000000010100011011101111000100000000000
000010100000011101000000000000000001111001110000000000
000000001010000001000010111011001010110110110000000000
000000000000000101000010010001100000010000100000000000
000000000000000000000111010001101010000000000000000001
000011000001010111100111111000011111010000000000000000
000010101010000000100010011011011110100000000000000000
000000000000000101000011111000001110010111110110000000
000000000000000000000010001001010000101011110000100100
000000000001001101100111110111001100000001010000000000
000000000000100101000110100000110000000001010000000000
000000001110000011100000010101001000010100100000000000
000000000000000000100010010111011011110100010000000000

.logic_tile 3 20
000000000000010000000000000011011100101111010000000000
000000000010001111000011100101111111101111110000000000
111000000000000001000011100101000000001001000000000000
100000000000001101100100000000101011001001000000000000
010010000000000001100011110101111000000010100100000000
010000000100001101000110000000110000000010100000000100
000100001000000111100111001111111011000010100000000000
000000000000000111000011100101111111000001110000000000
000011100000001101100011001011101101111101010000000000
000000000000000101000000000101101000001011100000100000
000001000000000111000111010101111101100000110000000000
000010100000000000000010001111011101101111110000100000
000000000000010011100110010001111100101011110000000000
000000000000000000000010100111001000000111010000000000
110010000000000001100011100101101101110101110000000000
110000000000000000100111110101001101100101010000100000

.logic_tile 4 20
000000100000000000000111100011001001001100111000000000
000000001010000000000100000000101101110011000000010000
000000000000000011100000010101001001001100111000000000
000000000000100000100010110000101110110011000000000000
000000100000000000000011100111001001001100111000000000
000001001010000000000000000000001010110011000000000000
000000000000000111000000000111101001001100111000000000
000000000000000000000000000000101100110011000000000000
000000100000010000000111000001101001001100111000000000
000001001010000000000100000000001100110011000000000001
000000000000001001000000000111001000001100111000000000
000000000000000011100011100000101001110011000000000001
000000100010000111100011110111001000001100111000000000
000001000000001001000011010000101110110011000000000001
000000000000000000000010110001101001001100111000000010
000000000001011111000011010000101111110011000000000000

.logic_tile 5 20
000010100000011111100000000101001010001001000000000100
000000000000000111100011110001101010000101000000000000
111000000000001000000000001011111110000110100000000000
100000000000001011000000000011101110001111110000000000
000000000000010001000000000101011110010100000000000000
000000001010001001000010010101011001100000010000000000
000000000000001000000011111101001100000100000000000000
000000100000000111000011111101001010010100100000000000
000110100000000001100000000011101011000000100000000010
000000000110000101000010010101101111101000010000000010
000001001000100111100111110101101110010000100010000000
000010000001010000100010110001101100000000100000000000
000000000000000111100010000000000000000000000100000000
000010100010001001000000001111000000000010000000000110
010010001100000111000010101101001100000100000000000000
010000000000000000100010100101011010010100100000000000

.ramt_tile 6 20
000000100000100000000111100101001110100000
000001000001000000000100000000100000000000
111000000000101000000111100101111000000000
100000001101001011000111010000010000000000
110000000001000011000010000001001110000000
110001000000100000000110000000100000000000
000010101010010111000000011111011000000000
000001000100101111100011110101010000000001
000010100000000000000000000101101110000000
000000000000000000000000000101100000000100
000000000000100011100111001111111000000000
000001000001000111000000000011110000000000
000000001100000111100010001001101110000000
000000000000100001000000000011100000000000
010001000000000000000010001101011000000000
010010000000000000000100001011110000000000

.logic_tile 7 20
000000100000001000000110000000000000000000000100000000
000001000111011111000000000001000000000010000001000000
111011100000001000000000000001100000000000000100000001
100010100110000111000000000000000000000001000000000000
000001000000100000000000001000000000000000000100000000
000000000000010000000000001011000000000010000001000000
000001001010100000000111100000000001000000100100000000
000010001111010000000100000000001101000000000000000000
000000100000001000000111000111100000000000000100000000
000000000000000011000111100000000000000001000001000000
000100001010000011100011100111100000000000000110000000
000000000001010000100011110000100000000001000000000000
000000100000001000000000001111011101000110000000000000
000000000110001011000000001101001110000001000000000000
000001000000000011000111000011001100000000010000000000
000000100110000111000100001011101001000010110000000010

.logic_tile 8 20
000000000100000001000000000001101000001100111000000001
000000000000100000000011100000001001110011000000010000
000000000000001011100000000011001000001100111000000000
000000000000000111100000000000101111110011000000000010
000000000000000111000111100011001000001100111010000000
000000000000000000100100000000101010110011000000000000
000000001110000000000000000101001000001100111000000001
000000100000000000000000000000101000110011000000000000
000000000000110011100011100111001000001100111010000000
000010100000110001100110000000001100110011000000000000
000000001110000011100000000111101001001100111000000001
000000000110000000100000000000001100110011000000000000
000000000000001000000010000111101000001100111000000100
000000001000001111000110010000001111110011000000000000
000010100000100111000000000001101000001100111000000000
000000100000010101000000000000001100110011000000000010

.logic_tile 9 20
000000000001001111000011101001011011010110000000000000
000000000000100111100110010011011010111111010000000000
111010100000000000000000000001101011101111010000000000
100001001010000000000011100111111111111111100011000000
000001000001011101000111100000000001011111100010000000
000000000000000001100000000101001101101111010001000000
000001000000000001000010100111111010101100000000000000
000010000001001001000110010101111001001100000000000000
000001000000001000000011110000000000000000000000000000
000000100000000101000111010000000000000000000000000000
000000001000000001000110101001001111101011110100000000
000010000000000111100011000011011010111011110011000000
000000000000001000000110000011111111111111110010000000
000000100000011101000000000011101001110110100001000000
110000001010100000000110011001001100010111100000000000
100000000000001001000010101101111101001011100000000000

.logic_tile 10 20
000100000000001111100111110001011000101000000000000000
000000001010101011100111101001111000100000010000000000
111000100000000000000011100000000001000000100100000000
100000000000001001000000000000001110000000000001000100
010000000000001101000010000101000000000000000100000000
000000000000001011000010100000100000000001000001000100
000001001000001000000111001001101000101000010000000000
000000100100010011000000001001011010000000010000000000
000010100000000000000000001000011110110100110010000000
000001000000001001000000001011011010111000110000000000
000000000000100000000000000000001010000100000110000000
000000100010010000010010000000010000000000000000000100
000010000100001101100000000101101110010111100000000000
000000000110001011000000000111001100001011100000000000
110000000001111000000000010011011010010111100000000000
100000000001010001000010100111011000000111010000000000

.logic_tile 11 20
000010000000010000000110010111001001101001000000000000
000000000000100000000011111001011101001001000001000000
111001000001010000000000000011011110111100000100000000
100010000100000000000000000011100000111110100000000010
010000000001010101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000111001101101111000010000010000000
000000000000100101000110000011101111000000000010000000
000000000000000001000011011011000000101001010100000000
000000000110000000000011011111101101011111100000100000
000001100000001001000000010000000000000000000000000000
000011100001000011100010100000000000000000000000000000
000110000001010111100000010101111010000001010100000000
000001000000001001000011101011010000101011110000000000
110000000000000011100011100011101010111101010000000000
100000000001000000100010011111000000010100000000000010

.logic_tile 12 20
000010100000000000000110100000000000000000000000000000
000001000110000000000000000000000000000000000000000000
111000000000000000000010110111011000100000110000000000
100001000000000000000010001001111110000000110000000000
010000000000000111000110111001001111110100000000000000
000000000100000000000010011001101010101000000000000000
000000000000000001000000000101011000100000110000000000
000000100000000000000000001001011110000000110000000000
000010000000000000000010001111001000100000000000000000
000000000000000000000010001001011101101001010000000000
000000000001000000000111011000011101011101000110000000
000000000100100000000111011111011101101110000000100000
000000000000010000000010000101011001000011010000000000
000000000000000111000000000000111110000011010000000001
110010000000000011100000000101011000100000110000000000
100000000000000000100010011011111110000000110000000000

.logic_tile 13 20
000010000000000111000011110001101010101000010000000000
000000000000000000100110001101111010000000010000000000
000001001110000000000111011011101111101001000000000000
000010000000000000000111011111101011000110000000000000
000010100000000001000010001101011001100000000000000000
000000000001010000000010000111111010110100000000000000
000000001100101011100111010001001101010110110000000000
000000000001010111100010101001111010010001110000000100
000010000000001000000000010001101011000110110010000001
000000000000000001000011010000111001000110110000100000
000100000110000000000000001011111011101001000000000000
000000000000000000000011111111111011000110000000000001
000010100000000001000000001001101010010111110010000000
000000000000000000000000001001111101100011110010000000
000000000000000001000000010011001101010110110000000000
000000000110000000000010110001101010010001110000000000

.logic_tile 14 20
000000000000001000000000010101100000010000100000000000
000000000000001111000011001111001001010110100000000000
000000000000000111000000010001001110010000100000000000
000000000000001101100010001101011110101001110000000000
000000000000000001100000010111011111000010110000000000
000000000000000000000011000000001001000010110000000000
000000001110101011100111010011011000101000000000000000
000000000011000101000110101111000000111100000000000100
000000000000001101000000011101100000000000000000000000
000000000000000001010011011101100000010110100000000000
000101101000010000000000000011011010101001010000000000
000011100000100001000000000011000000000010100000100000
000001000000000000000010000101011000011111100000000000
000000000000000001000010001111101101101011110000000000
000000000000001000000000000101011100010100000000000000
000000000000000001000000000000000000010100000000000000

.logic_tile 15 20
000010000000001000000000000000011110000100000100000000
000001001010001001000011110000000000000000000000000001
111010100000010000000111010000000001000000100100000000
100001001100100000000111110000001001000000000000000000
110000000000000101000000011000011110000110110000000000
010010000000000000000010001001001001001001110000000000
000000000000001001000010110101001111000000100000000000
000000001100001111100110010000001010000000100011100100
000000000000000000000000011101100001101001010010000010
000000000100000000010010101101101010100110010000000000
000000000000100000000000000111100000000000000100000000
000000000001000000000000000000000000000001000000000000
000000000000000101000000000101100000000000000010000000
000000001110000000000000000111001010001001000000000110
000001100000000001000000000001011010101000110000000000
000010000001010001100000000000001011101000110010000001

.logic_tile 16 20
000000000000000101100010100001011001000101010000000010
000000000000000101000000000101001001001001010011100001
000010000001011001100000000001111111010110000000000000
000001000000101001100010100101001100000010000000000000
000001000000000101000111101000011100010000000000000000
000000101010000001000011101111011101100000000000000000
000000000001001101100010111111011111001000000000000000
000000000110101001000011010101101011000110100000000000
000000000000000000000110000101111111000000010000000000
000000001000000000000010011101001110001001010000000000
000000000001011001000111000101111011100011010010000100
000000000000101011100100001001101000110011110000000001
000000000000100011100111100011011000010100110010000100
000000000000000000100000000001101110000000110000000101
000000000000001101100010001111111100001001000000000000
000000000000001101000000000101001011000010100000000000

.logic_tile 17 20
000000000000000001000111011111111100001000000000000000
000000000000000000000110100001001011000110100000000000
111000100100000011100000010101000000000000000100000000
100001000000000101100011000000100000000001000000000001
010000000001001101000111001001011111000000100000000010
010000000000101001000010100111111000010000110000000000
000001000001000101000000010000000000000000000100000100
000000000110000000000011101111000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000001000000000000000000000000000000001000000000000
000000000000000001100000001001111100111100110010000110
000000000000000001000000001101101000111000110010100111
000000000000000000000000010101001011110110010010000100
000000000000000000000010110101011010111001010010100001
000011000000000001100000000000000000000000100100000010
000011100000001001000010000000001001000000000000000000

.logic_tile 18 20
000000000000000101000010110000011010000010100010000000
000010100000001111000011000101000000000001010001000000
111000000000001101100111001101101111001101000000000000
100000000010100101000111100001011001001000000000000000
010000000000000001100111001001001101110110010010000011
110000000000000000000100000001111110111001010001000100
000000000001110001000111001101111101010100000000000000
000000001010000101000100001111001000011000000000000000
000000000000000001000110000000000000000000000100000000
000000000000000000000000000001000000000010000010000001
000000000011001011100000000001111011101011100010000110
000000000000001001000000000001111100010110000000000000
000000000000000000000010000001111110001011100000000000
000000000000000000000000000000001001001011100000000000
000000000000100001100010001011111110000010100000000000
000000000001000111100010000001011100010000100000000000

.ramt_tile 19 20
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000001011111010010000000000000000
100001001000000000000000001011101110000000000000000001
110001000000000000000011101001101111000010000000000000
010010000000000000000100000101001101000000000000000000
000000000001000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100010000000000010000000001010000100000100000000
000000000000000000000011100000010000000000000001000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000100000000000101000010101101011011111100110100100000
000100000100101101100110110101011011111101110011000100
111000000000000001100000000000001001110000010000000000
100000000000000000000000000111011111110000100000000000
000000000001001000000000011011001010111101110101100101
000001000000100001000010000101011000111001110010000100
000000000000000101000110011000000000100000010000000000
000000000000001101000010001111001001010000100000000000
000110100000010001100000000111001000000000000000000000
000000001010000000000010101011011001000010000000000000
000000000000000101100000001111011011101111010100000000
000000000000000000000000000001101010101111110000000000
000000000000000000000110000111100000001001000000000000
000000000110000101000000000000101101001001000000000000
000000000000000000000000011000000000100000010000000000
000000000000000000000010100011001000010000100000000000

.logic_tile 2 21
000100100001100000000010110000000000000000000100000000
000011000110100101000110010101000000000010000000000000
111000000000000011100000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000100000000001001100000001101111101010110110000000000
000000000010000001100000000101111011100010110000000000
000000000000000101000011100001000000000000000010000000
000000000000000000000010000101000000101001010011100100
000000000000000000000000001000001000111111010000000000
000000000000100000000000001001011110111111100000000000
000000000000001101100010101001101110010000000000000000
000000000000000001000000000001101110000000000000000000
000000100010001111000000011011101110010000000000000000
000001000100100011000011011001011110000000000000000001
110000000000000011100000011001011111011010100000000000
010000000000000000100010101111101011011001100010000000

.logic_tile 3 21
000010100010011000000010101101101100101111010000000000
000000000110001111000110010101001010000111010000000000
111000000000001001000111101111001011111111100000000000
100000000110001101100010110011111110111101010010000000
110000000000000001000011101111111001000000000000100000
010000000001010000100100001011001001100000000000000000
000000000000001011000000001111011001101001010000000000
000000000000001011100000000001011110010000000000000000
000001100000011011100110010101111001110111110000000000
000011000010101001100010011001011010100001010000000000
000000000000000011100000010001100000000000000111000000
000000000000000000100011010000000000000001001010000000
000000100000110101000010000011001000000000100000000000
000011000100010000000000000001111100000010100000000000
110001000000000111000000001111011100000001010000000000
110010100000000001000000000001010000000000000000100000

.logic_tile 4 21
000000101110000000000111110111101001001100111000000010
000000000010000000000011100000101100110011000000010000
000010100001011111000000000001001001001100111000000010
000000000000000111100000000000101110110011000000000000
000010001101010000000011100001001000001100111000000010
000000000000000000000100000000101011110011000000000000
000000000001000000000000000011001001001100111000000010
000000000000100000000011110000101000110011000000000000
000000000000001111000000010101101001001100111000000001
000000000000001111000011010000101000110011000000000000
000010100000000000000111000111001001001100111000000100
000001000000001111000000000000101101110011000000000000
000010100101110000000011100011001000001100111000000000
000000000100100111000110000000001100110011000000000001
000000000000000000000000000000001000001100110000000010
000000000000000011000010011111001110110011000000000000

.logic_tile 5 21
000100100010100101000011100111111001010111100000000000
000001101010010111100010000011101110000111010000000000
111000000001010001000011101011011001101001000000000000
100000000110000111100011100011101010110110010000000000
010011000100000001100110000001011000000010100010100000
010010100000001001000000000111010000000000000000000000
000000000001101011100111010101011001000001000000000000
000000000001110111100110000011011010000111000000000000
000000000110010011100110001011011010100000110000000000
000000000100000001100110111111111000011111110000000000
000100000000000111100111110101101110000000100000000000
000100000000000000000111011111011110000000110010000000
000000000000001001000110101001001011100110110000000000
000000000001000001000111101011101011101001110000000000
000100000000001001000111101101001011011001110100000001
000000000000000001100110010111011101110110010001100001

.ramb_tile 6 21
000000000000010111100000000011011100000000
000000010000000000000011110000000000000000
111000000000001111000000000001111110000000
100000000000001111000010010000100000000001
110000000000001111000000000101011100000000
010001001000000111100011000000100000000000
000001001111010011100111001101111110000000
000000101010010000000000000001100000000100
000000000000000001000000010111111100000000
000000100000001001100011111001100000010000
000000000000100111110000000011011110000000
000000000001000000100000000001000000010000
000000000000001000000000001111011100000000
000000001000101011000000000001000000000000
010000000001000111100000010101011110000000
110000000000000000100011010101000000000000

.logic_tile 7 21
000000100000101001000111111011111101010111100000000000
000101000000010001000010100111011011000111010000000000
111000100000000111000011101001111110110000100000000000
100001001010000000000110100111111010010000100000000000
000000000001001001100111100001001110000001000000000000
000000000000100111000000000001001010000110000010000000
000001000001001011100010011101011011000001110010000000
000010000000100001100110000101101111000000100000000000
000000100000100000000011100000000000000000000100000000
000001100000010000000100000111000000000010000000100000
000000000010101111000010001001011010000001010000000000
000001000101010011000110001101101001000001100000000010
000000001001000111000000000000011000000100000100000000
000000100000100001000000000000010000000000000000100000
000000000001000101100010000011111101000110100001000000
000000000110001111000110111011101000001111110000000000

.logic_tile 8 21
000000100000000111100000000101001000001100111000000000
000000000000001001000010000000001001110011000000010000
000010000000000000000000000111101001001100111000000000
000001000000001001000000000000001100110011000000000100
000011101000001000000000010011101001001100111000000000
000001000110001111000011100000101010110011000000000000
000001000000101001000000010001101000001100111000000000
000010101011000111100011100000001111110011000000000100
000000000001010000000000000101001000001100111000000000
000010100000100111000000000000101100110011000010000000
000001001100100111000011100111001001001100111000000000
000000100001000000100100000000101010110011000000000000
000000000110000001000111000101101000001100111000000000
000000000000000000100110010000101000110011000000000000
000000000000000111000000000111001000001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 9 21
000000000000001101000110000101011100000000000000000000
000000000000010101100011101101111111001001010000000000
111010000000000011100000010111111011010111100000000000
100001000000100000000010100001011010000111010000000000
010000000000100011100010000111001000001100000000000000
000010100000010000100011000101011100101100000010000000
000000000000011000000111111000001111010000110000000000
000000000000000111000011101101001111100000110000000000
000010100000001111100010000000011000000100000100000100
000010101111010111000100000000000000000000000000000010
000000000000000111000111000111011111010111100000000000
000000000000000000000110001011011100001011100010000000
000000000001000001000010000011001101010111100000000000
000000000001100001000100001001101001001011100000000000
110100000000000001000010110001011100010111100000000000
100010100000000000000110000011011101001011100000000000

.logic_tile 10 21
000000000000000001100010100111101100111111010100000010
000000000110000000000010010101111111111111000010000000
111010000011010111000000001011101001000110100000000000
100000000001010000000000000001111101001111110000000000
000000000000001111000110011001000000101001010010000000
000000001000000101000011000111101100101111010000000110
000000001000100011100000000111111010110000010000000000
000000101110010000000000001111101011010000000000000000
000000000000000101100110110111001101010011110110000010
000000000000000001000010100000001100010011110000000000
000000001100000111000010001101001110101111010000100000
000001000001000111000010010011101000111111010001000100
000000000000000111000111001101000000001111000100000010
000000000000001001100010000011001101011111100000000000
110100100111010111000011111111111010100000010000000000
100001100110101111100011000111101111010100000000000000

.logic_tile 11 21
000010000110010011100110010111000000110110110110000000
000000000000100000100110010000001001110110110000000000
111000001101000001000110011011011110000000000000000000
100010100000001001100111110101101000001001010000000000
000000000000100001100010100001011101000000000000000000
000000000000010111100000000011101000000110100000000000
000001000000111001100000011101011001101001000000000000
000010000100011001000010010001111011000110000000000000
000000000110000000000011011001111100111111110110000000
000001000000001101000111101011110000101011110000000000
000000100000000111100010110101000000101111010100000000
000001000100000000100110000000001111101111010000000100
000011000001001111100111100111101011001011100000000000
000011000000101011100111111111101111101011010000000000
110010100000100111000010000101101110101001010000000000
100000000101000000000111111011000000101010100000000010

.logic_tile 12 21
000000000000001000000011110000011110110100010000000100
000000000000000101000111011001001000111000100000000000
111010001100100000000000000000001110110011110100000000
100000000001011001000000000000001111110011110001000000
000000000000010001100000010000001110110100010000000000
000010000000000001100011111001001100111000100000000010
000000000000101000000110001111011110110100000000000000
000000001001000101000010101101101010101000000000000000
000000000000000001100000000000011010111001000000000000
000000000000001111000011011011001001110110000000100000
000000101000000000000000000101101000101001010000000000
000001000100000000000000001001110000101010100000000010
000000000000000111100110010000001101111000100000000000
000000001110001001100110101001001000110100010000000010
110001000000000011100000000101000000111111110100000000
100010100000001001000000001101000000101001010000000010

.logic_tile 13 21
000000000001110000000111100011011010110100010100000000
000000000100110000000111110101001011010100100000100001
111100001110001111000000000001101010101001000110000000
100100000000001111000000001001011100011101000000000100
010010000000000111100011100011111110100001010000000000
010001000000000000100000001011011110000001010000000000
000100000000001111100000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000000000000010001000000000111111101110100000000000000
000000000111101001000010000111101010010100000000000000
000000000000000101100000011011101111100000000000000000
000000000000000000100010010011101000010110100000000000
000010101110000001000000011111111100110100000000000000
000001000000000000100011101111101110010100000000000000
011000000000000000000010010011001010111000100110000000
100001000010000000000010010011011111101000010000000110

.logic_tile 14 21
000000000000000000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
000000000000101000000000001101101001010111110000000000
000000000001011111000000001101111010101111010000000000
000010000000000000000000001000011110000001010000000000
000000000000000000000000000001010000000010100000000000
000001001100000111100111100000000000000000000000000000
000000100000000001100110000000000000000000000000000000
000000000000000000000000000000001111000011010000000000
000000000100000000000000000111011010000011100000000000
000001001100100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000101111000000000010010000000000000000000000000000

.logic_tile 15 21
000010000000000000000000011000000001010000100000000000
000000000000000000000010010011001011100000010000000000
111001000001010000000000011000001100001011000000000000
100010100001110000000011000011001010000111000000000000
010000000110011000000000010000000001000000100100000000
010000000000100001000011000000001011000000000000000000
000000000010000111100010000000000000000000000100000000
000000000000000000000010001111000000000010000000000000
000000000000001000000010000000011100000100000110000000
000010000000000111000000000000010000000000000000000000
000000000000000001100010000001101111010111100000000000
000000001110000111000000001111111011111111100000000000
000000000000100000000010000011000000000000000100000001
000000000001000000000010000000100000000001000000000000
000000001010000000000111000111111010001011100000000000
000001000000000000000100000000101011001011100000000000

.logic_tile 16 21
000000000000100101000000010111011001010110000000000000
000000000001010001000010100011001010000010000000000000
000000000110000001100111010000001011001001010000000000
000010000110000101100011100111001000000110100000000000
000000000000000101000110100001111001000111010000000000
000000001110000000100000000000011001000111010000000000
000000101110001001000010101111111100010111110000000000
000001000000000001100000000001010000000010100000000000
000000000000000000000000000111011000000110100000000000
000000000000000001000000001111001110000100000000000000
000001000000000000000000011001011111011101010000000000
000010100000000000000010110001011110000110100000000000
000000000000100001000011101111011010010000100010000000
000000001011000001000110001101101001010001110010000100
000011100000001001000011100101011000110110010010000010
000010000000001101000100000001101111110110100001000101

.logic_tile 17 21
000000000000000001000111100001111001000010000000000000
000000000000000111100111100001101101101001000000000000
111000000000000101000111111101101111000011100000000000
100001000000000000000011110101001110000001000000000000
110000000000100011100000000111101011000001000000000001
010000000001000101100010001001101011101011010010000111
000000000000011101000110000000011010010111000000000000
000000000000001111000100000011001000101011000000000000
000001001010100101100000010000000000000000100100000000
000000100001010000100010010000001010000000000000000000
000100100010000000000000000001011010001000000000000000
000001000000000000000010000001001100001001010000000000
000000000001000001000000000111011000010000100000000000
000000000000100000000010010101101110100000100000000000
000011100000000000000000000001111010000000100000000000
000000000000100001000010001101101001101000010000000000

.logic_tile 18 21
000000000010000101000111010011111000101111010000000000
000000000000000000000011001001101101000001010001000001
000001000000001111100010100001100001100000010000000000
000010100000000011100010101101101001111001110000100000
000000000000001001000110010011111010110010110000000000
000000000000000011100011001001011111010001100000000001
000001000000010000000110110001111110100000010000000000
000010001000000000000011110011001011100000100000000000
000000000000000111000111011001001110000010100000000000
000000000000000000100011100111110000010111110000000000
000000000010000001000110000101101010000010000000000000
000000000100000000000000000101111000000000000000000000
000000000001000000000010001011000001010110100000000000
000000000000100000000011100001001110100110010000000000
000000000001000001100000000111101010001001000000000000
000000001010010000100000001101001101101011110000000000

.ramb_tile 19 21
000000001001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000001000000000000000000000000000000000000
000010100010000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000001100011100000001100000100000110000000
000000000000000000000010100000000000000000000000000000
111000001110001000000000010111011100000100000000000000
100000000010000111000011111001001011000000000000000000
110000000000001101000000000011001010100000000000000000
110000000000000001100010000000101010100000000000000000
000000000000000000000000001001101110000000000000000000
000000000000000000000000000111101001100000000000000000
000010100000000111100110001000000000000000000110000000
000000000000000000100000000001000000000010000000000000
000001000000001000000000000101001000100000000000000010
000000100000000001000000000101011000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000001001100001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000

.logic_tile 21 21
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000100010
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000001000011100101000000000000000
000000001000000000000000000101010000010100000000000000
111000000000000001100000000000001111110000000100000000
100000000000001001000000000000011011110000000000000000
010000000001010001100110000000000001100000010100000000
110000000000000000000110000111001100010000100000000000
000000000000000001100000001011011100010000000100000000
000000000000000000100011101111001111000000000000000000
000000000000001000000000001101011001010111100000000000
000000000000001011000011100101101000001011100000000000
000000000000000001000110001011001101000000000100000000
000000000000001001100000001111101011000000010000000000
000000000000010001000010000000011101000010000000000000
000000000000000000100011100101011110000001000000100001
000000000000000001100000001000000001100000010100000000
000000000000000000000011101101001100010000100000000000

.logic_tile 2 22
000000000010000001100011110011111110101000000100100000
000000001010001101000011000000100000101000000000000000
111000000001011001000000000000011100110000000100000100
100000000000001011100000000000011001110000000000000000
010000000000000001000010101001000000010110100000000000
110001000010000001100000000111000000000000000000000000
000000000001001101000000000001011010000010100010100100
000000000000101111100000000000000000000010100000100011
000000001010100011100000010101001101101011110000000000
000000000011010000100011000111001100101111110000000000
000000000000000001000110111011101010000001000100000000
000000000110000001000111010101101111000000000000000000
000000100000000001000000000011011101000111010000000000
000001000010000000000010011001001000010111100000000000
000000000001111001100000001011000000000000000100000101
000000000000101011000000000001100000010110100000000000

.logic_tile 3 22
000000000001001000010010100000000000001001000101000001
000000000110000001000110111111001000000110000011000010
111010000001010111100000000011101010101100010000000000
100000000000000000100000001011111110011100010000000000
110000000001010011100111000001100000011111100000000000
010000100110000111100100000011001001101001010000000000
000011100000001000000000000000000000000000100110000000
000011100000000001000000000000001001000000000001000010
000100000000011001000011110000001011111000000000000000
000010000000000011000110000101001100110100000000000000
000000000000000000000000011111101010101100010010000000
000000000000001111000011001111011110011100010010000000
000000000000010000000110000000001010000000110001000000
000000000100011001000000000000001010000000110000000001
110000000000000011000000011001001010111111110000000000
100000000000000000000011000101101100110111110000000000

.logic_tile 4 22
000001001110000101100000011111011101000100000000000000
000010000000001001000011001011011010000110100000000000
111000000000001101000111110000011001001100000000000000
100000000000000101100010000000001001001100000011000000
010010100111010000000111000001011001011101010110100100
010000000000011101000100000111001100111010100001000001
000000000000000011100111101111011110111101010000000000
000000001110000000100100001111001010000111010000000000
000001100000001111000110010001001110000000100000000000
000011100000000001100011001101001000000001110000000000
000000000001001000000111100011011010011001110111000000
000000000000000001000011100011011101110110010011100000
000010100000000111000000000111000001100000010010000000
000000000000000111100010111011101111000000000000000000
000000000001000001000010010001111000010111110000000000
000000000110100000000011110000100000010111110000000001

.logic_tile 5 22
000000100001010011000000000011111111010000100000000000
000001000000000000000010100101011001000000010010000000
111000000000000111000010010001111010101000000110000000
100000000000001111100110000000010000101000000000000010
110000000001010011100110101011111111000001000010000000
010000000000100000000100000101111111000110000000000000
000011000100000001100110011011111011010000000100000000
000000000000000000000011100001011011000000000000000000
000111101001100000000110010001001100000001010000000000
000010001010001001000011111001010000000000000001000100
000000000000000011000010011011011100010111100000000000
000000000000001001100110111001011110000111010000000000
000000000000101001000000000111001110010111100000000000
000010001000010111000010010011011110000111010000000000
000000000000000111100111010101011110000001010000000000
000010100000100000000111000000100000000001010000000000

.ramt_tile 6 22
000100000000100001000000010001011100000000
000101000000010000100011100000010000000010
111001100000000011100111100111101100000000
100011000000000111000000000000000000001000
110000000001000000000010000001111100000000
110000000010100000000000000000110000000010
000001000000000000000000001111001100000000
000000100000001001000011110011000000001000
000000000110011000000000000111111100000000
000000000100001111000000001001110000000001
000010100000000011100010001111101100000000
000001000000001111100100000001100000000001
000000000000000011100011101101111100000000
000000000000000000000000000001010000000000
110010100000000011100010001101001100000000
010000001000000000000011001101100000100000

.logic_tile 7 22
000000000000000111100000010001011001011100000010000000
000000000001011111100010010000011000011100000000000000
111000000000101111100010100011111010101000000100000101
100001000000000011100110010000100000101000000001000000
110000000000000111000000000111001011000110100000000000
110000000000100000100010011001111110001111110000000000
000000100000101001100110001101111001000000000110000100
000001000001011111000100000011011111000000010000100010
000011100000011000000010001101001111000110100000000000
000010000111010101000100001111111011001111110000000000
000000000000101111000010011101000001000000000000000000
000000000001001111100110000001001010100000010000000000
000000000000000000000011101011111100000000100010000000
000000101001000000000010001001101000000000000000000000
000000000000000111100111010011101100000111010000000000
000000000000000000000011101111001101101011010010000000

.logic_tile 8 22
000000001010000111000000000001001001001100111000000000
000001001110100000000000000000001001110011000000010000
000010100000010000000000010111101000001100111010000000
000000001000100000000011100000001111110011000000000000
000010100100100000000000000111101001001100111000000000
000000000000010000000000000000101100110011000000000100
000001000000010000000000000011001000001100111000000000
000010100000001111000000000000101110110011000010000000
000000100001001111000000000011001000001100111000000000
000001000000000011100010010000001111110011000010000000
000000000000000000000011100111001001001100111001000000
000001000000000111000000000000001010110011000000000000
000000000000000011000011100011101000001100111000000000
000001001000000111100010010000101100110011000000000000
000100000000011111100011000111101001001100110000000000
000000000000001111100111100000101110110011000000000000

.logic_tile 9 22
000000000001000000000000000111100000001100111000000000
000010001000100000000000000000001101110011000000000010
000010001011010000000000000111001001001100111000000000
000000000000110000010000000000101111110011000000000000
000001000000000000000000000000001001001100111000000100
000010001110000001000010000000001111110011000000000000
000000000000100011100000000000001000001100111000000000
000000000010010000000000000000001110110011000000000010
000000100000000000000000000000001001001100111000000000
000001101100000000000010000000001010110011000000100000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000010
000000000010011011000110100101001000001100111000000000
000000000001101101000100000000000000110011000000100000
000000000000001000000110110111001000001100111000000000
000000000000000101000110100000000000110011000000000100

.logic_tile 10 22
000000000000000001000000001011011011010111100000000000
000000000000000111100000001101101100001011100000000000
111001001100001000000010111000001111110001110010000001
100010000000100001000010111011011001110010110000000000
010000001100010000000011110101111111001011100010000000
110010100000100111000111100001111001101011010000000000
000000001110001000000111110111101100000110100000000000
000000000000000011000111101011101010001111110000000000
000010100001011111100111110111000000000000000100000000
000000000000100111100111110000100000000001000000000010
000001000000011000000010100000011100000010000010100000
000010101011111111000011000011011011000001000000000110
000000100100000000000010001000000000010110100000000000
000001000001010000000110000001000000101001010000000000
000001001010000000000111110001001101010111100000000000
000010000000000000000011110001011010000111010000000000

.logic_tile 11 22
000001000001011001000010011001101000000110100000000000
000110001010100001000011010001111100000000010000000000
111011101010000000000010001011100001111001110000000000
100010001110001011000100000101101101100000010000000001
010000000001010111100011100001001011010000110000000000
000000000000100000100110011101111000000000100000000000
000001101010101000000000000001001101010001110100000000
000011100001000011000010110000111111010001110000100000
000010100000011000000000000001011111010111100000000000
000000000000101111000010100101001111001011100000000000
000000000000001000000011010000000000000000000000000000
000000000000100111000110010000000000000000000000000000
000000000000000000000110111001101110000001000100000001
000000000110000000000110000011111000101011010000000001
110000001011011000000111011001001110111101010100000000
100000000000000011000111001101110000010110100001000000

.logic_tile 12 22
000000000000000111100010101000000000101111010100000000
000001000000000000000011101001001011011111100001000000
111000000000001001100000011011100001110110110110000000
100000100100000101100010010011001000111111110000000010
000000000001011111000011100001001110111111010100000000
000000001000100001000010010101001001111111000000000001
000011000000001111000000000111001100111101010000000000
000010100000101001000000000011000000010100000000000010
000010000001000001100111110011001001111111100100000000
000000000000001001000010000000111000111111100000000001
000000000000001111100000001111011010101011110100000001
000000000000001111000000000101101111110111110000000001
000001000000011111000111111000001010111001000000000000
000010000000000101000111011111001110110110000000100000
110001001010000000000011100011001110101001010000000000
100010000100000000000100001101100000101010100000000010

.logic_tile 13 22
000000000000000001000000000101101011101001000000000000
000000000000000000000010001011001010000110000000000000
111000101100110011100000000000000000000000000000000000
100000000000010000100010010000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000100001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000100000001011001000000000000000000000000000000000000
000010101010000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001001111010100000110000000000
000000000000010000000000000101101111000000110000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000010111100000000111011111110100010100000000
000000000000000000000000000001101000101000010010000110

.logic_tile 14 22
000000100000001001100011101011101101010110000000000000
000001000000000001000111100001101010111111000000000000
111001000000101101000011100011101110010110000000000000
100010000001000111100000000000101001010110000000000000
110000000000010000000110000111011001101011110100100001
010000000000000000000011101001101110100011110000000000
000000000000001111000000011001101111011110100000000000
000000001110000111100011111101001100011101000000000000
000010000000000011100010110101011111111110100110100000
000000000000000111000011000001101110111001010000000000
000001001110000101000111011011101010101011110110000000
000010000100000001000010101111011011100011110000000010
000000000001010011100110101001001100111110100110000000
000000000000000000000010000001010000010110100000100010
010001000000000001000000001111001101111001110110000000
100010100000000001100010000101101001111101110000000010

.logic_tile 15 22
000010000001000000000000010000000000000000000000000000
000001000000100000000011110000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000000001111010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000011101001110000010000000000
000010100001000000000000000000111000110000010000000000
000000000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000010000000100001000000010000000000000000000000000000
000000001011010000000011000000000000000000000000000000
000000000000000001000000000011100001100000010000000000
000000000000000000100000000111001110110000110000000000
000000000000000011100000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000110000001011001010000000000000000
000000000000000000000010100000101111010000000000000000
000110100001001001100000000000001100001111110010000010
000100000000100111000011100000001011001111110011000111
000000001100100000000010110101011010101000000000000000
000000000001000001000010011001000000111110100000000000
000010100000000101000000000101111000101011110000000000
000001000000010101000000000101001110001001000000000000
000000000000001000000000010101001000000000000000000000
000000000000000101000010111011111100100000000000000000
000000000001010000000000000011001110000001010000000000
000000000000100001000000000000100000000001010000000000
000000000000001001100000001000001111001110100000000000
000000000000001101000010000011011001001101010000000000
000000000000010000000110111101000000101001010000000100
000000000000100000000010001111101010011001100000000010

.logic_tile 17 22
000000000000001101000010111101101011010000100000000001
000000001110001001000010011001101000010001110010000101
000010001101010001100111000101101010000010100000000000
000001000000000101100010100000100000000010100010000000
000000000000000101100110001111011011111010100010000010
000000000000000101000000000111011100111001010011000101
000010000000000101000010001011011010000001000010000000
000000000000000001000010001001101000101011010010100101
000000000001100000000110010011011010101000000000000000
000000000001110000000110110000100000101000000000000000
000010000001011000000000000000001110110001010000000000
000001000110100001000000001001011000110010100000000000
000000000000101000000011100000011110001100000000000000
000000000001001001000010000000011011001100000000000000
000010000000100011100000010001001001100000000000000000
000010101111010000100010011111011000000000000000000000

.logic_tile 18 22
000000000000000101000010100000001010101110000100000000
000000000000000000100010111101011001011101000010000010
111000000000011111100000000101001101100011010000000000
100000001000000011100010100000011000100011010000000000
000000100000000101000010110000001100100010110100000000
000000000000001101000111011101001110010001110000100000
000001000000100101000000010101101100000010000000000000
000010100111010101100011000001011110000000000010000000
000000000000001001100011111101001100000010000000000000
000000000000001001000110000011011111000000000010000000
000000001100010111000110001011000001101001010000000000
000000000001010111100100000101001100100110010000000000
000000000000001011100111001101111101101000000000000000
000000000000000001000000000001111001001001000000000010
000001000000000000000000000000000001000110000000000001
000010101000000000000000001001001101001001000000000010

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000111101101100000000011000000
000000000000000000000010101001111101000000000000000000
111000000000000000000011110111100000000000000100000000
100000000000000000000111100000000000000001000001000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001000000000011100000001000000000000000000100000000
000010101000000000100000001001000000000010000000100100
000000101010000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000111010000000000000000000000000000
000000000010000000000110000000000000000000000000000000
000000000000001000000000001011101111000000000000000000
000000000000000111000000001001101010000100000000000000
000000000000000111100000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000001011000000010110101011010000000000000000000
000000000000001001000010011001111000000100000000000000
111000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110010100000000000000010100011101010101000000100100000
010010000000101001000110100000100000101000000000000000
000000000000000111000000010001100001100000010100100000
000000000000001111000010000000001110100000010000000000
000000000000000000000000001011111011100000000100000000
000000000110000000000011101111101010000000000000000010
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000110010111001000000010000000000000
000001000100000000000010001111111011000000000000000000
110000000000001000000111000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 2 23
000000000000010001000110000111001011101101010100100000
000010000000000000100000000101001000001100000000000000
111000000000100101000010111011011010001001010000000000
100000000001010101100010001101111101010110100000000000
000000100011011101000000001000011000000001010000000000
000000000100000001100000001011000000000010100000000000
000000000000000000000010100001111101000000010000000000
000000000000000000000110100000101110000000010000000000
000010000000000011100111110001001111000111000000000000
000000000100000000000110000000001001000111000000100000
000000000000000001100010100001100001111001110111000000
000000000000000011000011101001001100010110100000100010
000000000000101001100000000011011000000001010000000000
000000000001000111000000000000000000000001010000000000
000001000000000000000000001011001111110011110000000000
000000100000000001000000001001101101010011110000000100

.logic_tile 3 23
000000000000000000000011011101011001001000000000000000
000000000000000101000011001111101110000000000000000000
111000000001010011100000000000000000000000000000000000
100000000000001111100000000000000000000000000000000000
000000000000000111100010110011001000101001000010000000
000000001000100001100011110000111001101001000000000011
000100100000000111100010100001001010000010100000000000
000001000000001101000100000000010000000010100010000000
000000001101000001000110000011100000110110110100000000
000000000000100000100000000000001110110110110010000000
000001100000000001100110111101011100101100000000000000
000011100000000000000010001011011010111000000000000000
000100000000001011100110100011011101100011110000000000
000101000100000001000100001111011010101001010000000000
000000000001010011100110001001111010010100100100100000
000000000000100000100000000101011110111000100011100100

.logic_tile 4 23
000000000000000001000010010111011001110111110000000000
000000001010001111000111111111111111010010100000000000
111010100000000000000111101000011000101100010100100000
100000000000000111000011110011011001011100100001000000
010010000100100000000110010001001010110100010100000100
010000000000010001000011100000111011110100010000000000
000000000000000111100111101101101100001000000000000000
000000000000000001000100001111101000001110000000000000
000010001010001000000111100001001011110100010100000000
000000000110000101000000000000101100110100010001100000
000000000000100011000111011011111000110101100000000000
000000000001001001100110000101101101111010100000000000
000010000001000000000010000111101110101011110000000000
000000001010011001000111111111001000000111010000000000
000000000000000000000010010101100001100000010110000001
000100000000000111000111001001001101111001110000100000

.logic_tile 5 23
000000100000010111100111001000000000000000000100000000
000000000000000000000111101011000000000010000000000010
111000000000001000000000001001011101110000100000000000
100000000100000001000000001111101110100000010010000000
000000100001001000000010010101001111010111100000000000
000001000000000111000011000111101110000111010010000000
000000000110000001000111100001011001100000110001000000
000000000000000111000000000001101110000000110000000000
000000000000101011000000000101101110000110100000000000
000000001010001101100011101101001101000000000000000000
000000000000000011100000000001011110011111100001000000
000000000000000011000010001001101010011101000000000000
000010100010001001000000001011101100000110000000000000
000011001010001111000000000101001100000010000000000000
000000100000000001000000010101100000000000000100000000
000001000000000001000010000000100000000001000000000010

.ramb_tile 6 23
000001100000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 23
000011000000001000000110000000001010110000000100000000
000000000000000001000010100000001000110000000000000010
111000000000100000000000010001111100000001000000000000
100010100001010101000010110111001001001001000010000000
010000000000000000000111010111111111100001010010000000
110000000100001111000011101001011001000010100000000000
000000001010001011100111001101111111110000100000000000
000000000001000001100100000101111111100000010000000000
000000000000000000000011101011001110000110000000000000
000000001000000000000000000101111111000010000000000000
000000000000001111000000000000011110101000000100000001
000000000000001111000011011101000000010100000000000000
000001000100100000000011100101000001010000100000000000
000000000000011001000110010000101110010000100010000000
110000000111000001100010001111111100010111100000000000
100010100000001111000010000011111011000111010000000000

.logic_tile 8 23
000010100100000111000111000011111000000001000000000000
000000000000001001000011001011001100000010100000000001
000000000000100011000110010001111101000000110000000000
000010100000000111100011011111011001010000110010000000
000000000000000000000111111101011110010111100000000000
000000001101001111000011011101111001000111010000000000
000000000000000000000111001111111010000000000000000000
000000000000000000000110100111011000001001010010000000
000000000010000000000011011011101111010000110000000000
000000001100100111000010001111101101100000010000000000
000001000000000101000111001111001101010111100000000000
000010000000000000100110001101101111000111010000000000
000000000110010000000010010001001010100000000000100000
000000000000110011000111101101101000000000000000000000
000001001110001001100111101011011000010111100000000000
000000100000000001000111111111011101001011100000000000

.logic_tile 9 23
000000000001000000000000000101101000001100111000100000
000000000001000111000000000000000000110011000000010000
000000001000000000000000000000001001001100111000000000
000000100000000000000000000000001101110011000000000100
000000000001000001000000000000001001001100111000000001
000000000010000000000000000000001101110011000000000000
000001000000001000000000000111101000001100111000000000
000000000000001011000000000000100000110011000000000010
000100000001011000000000000000001000001100111000000000
000001001000000101000000000000001100110011000000000010
000000001010000000000110110001001000001100111000000010
000000000000000000000010100000000000110011000000000000
000000100000010000000000010000001000001100111000000001
000001000000000000000010100000001010110011000000000000
000000000000000000000110100000001000001100111000000000
000000000100000000000100000000001111110011000000000100

.logic_tile 10 23
000010000000000111000010100000011010000100000100000000
000000000000000000000000000000000000000000000001100000
111000000000000000000000000101101100010000100000000000
100000000000001111000000001111111001000000100010000000
010010100111110101000010000000000000000000000110000000
000001000000101111000100001111000000000010000001000000
000000000000101001000111100001111100000010000000000000
000000000001011011000011100011001000000000000000000000
000010001011010001000110000101101101100000000010000000
000000000001110000000011101101111010000000000000000000
000000001101001000000111000001111111010111100000000000
000000000000001111000100000101001101000111010000000000
000000000000010011000111000000000000000000000100000000
000000000000100000000010000101000000000010000000000010
110000000000000001000000000000001110000100000100000000
100000000000000000100000000000000000000000000000100000

.logic_tile 11 23
000000000000000000000000001111011001101000010000100000
000000001010000000000010110101011100010000100000000000
111000000000010111100010100101000000010110100000000001
100000000000000000100100000111101010000110000000000000
010010000000000000000110000011001110101001000000000000
000000000000001101000010011001111110100000000000000000
000000000111010111100010100111001100101000000000000000
000000001111110000100110111011001010010000100000000000
000000000001010001100010010011101101111000000000000000
000000000010100101100110000111111011100000000000000000
000010001000001000000010100011001001100000010000000000
000000001011000001000000000111111000110000010000100000
000000000000000001000110100101101111100000010000000000
000000000000001001100010101111101010110000100000000000
110000000000000000000111000000011110001101010100000000
100000000000100000000100000011011011001110100000100000

.logic_tile 12 23
000000001000001000000000000111101101100001010000000000
000000000000001111000000001111001000010000000000000000
111000000000000111100000010011000001010110100000100000
100000000000001101000011100111001110001001000000000000
110000000000010000000111100000011101000111000000000000
010000001110100000000100000011001011001011000000000000
000011001101010101000110001111011111100001010000000000
000010000000100000100010111111111011100000000000000000
000010000001010111000111100111000001101001010000000000
000001001100100111000010010111101100011001100000000001
000000000000001101000000000001011000100001010100000000
000000001100000011100000001011011100100010110001100000
000000000000001101100111000001101101101001000100000100
000000000000000001000110011101001001101110000000000000
010010100000000000000010001111011010101001000000000000
100001000000001101000110110011101100100000000000000000

.logic_tile 13 23
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001001001011101000000001000000001101111010100000000
100010000000100001000000001101001010011111100001000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000011100001100001101111010100000101
000100001010000000000000000000001111101111010000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000001010000000000001000001101101100010000000000
000000000000000000000000000001011101011100100000100000
110000000001010000000111100000000000000000000000000000
100000000001100000000000000000000000000000000000000000

.logic_tile 14 23
000000000000100111100000001111011111111001010100000000
000000000000000001000010010101101001111111110000100100
111001000000000000000000011111011100101001010000000000
100000100000000000000011010011110000010100000000000000
010000000001000001100000000111101010111101010110000000
010000001010101111000011110101011101111110110001000000
000000000000000011100110011000001101110110100110000000
000000000000000000000010001101001110111001010000000000
000000000001000000000000001111111110111110100110000001
000000001010000101000010101101010000101001010000000000
000000000000000111000000001001001110010110110000000000
000000001000100000100011100111001110100010110000000000
000000000001010101100010010101001011000010100000000000
000000000110101101000010101111011101000011100000000000
010000000000100000000000000011101110000110100000000000
100000000000011001000010001101111000001001000000000000

.logic_tile 15 23
000000000000000111100110010000001111001011100100000000
000000000010000000100111100101001011000111010011000000
111000000000100000000110010101011000101110000100000001
100000100001000000000111000000011100101110000000000000
010000000001011001100000010001001011111000000000000000
010000001010001111100010010000001101111000000000000000
000001000000000000000010001101001110101011110100000000
000000100001000001000010000101000000000010100001000000
000000000000000001000000000000000000000110000000000000
000000000010000000100010000101001101001001000000000001
000011001100000001000000001101000001000110000100000000
000010000000010000000010001101001001101111010001000000
000000100011000001000000000000001010000011000000000000
000000000000100001000000000000011010000011000000000000
000000000000000000000000001000001010101011000100000000
000010100001010000000000000011001001010111000011000000

.logic_tile 16 23
000000100000000101000110011001000000011111100110000000
000001000010000101000111111101001110001001000000000100
111010100001011001000110010000011000100011010100000000
100000000000001111100110011001001000010011100000100100
110000000000000001100111011101111001100000000000000000
110000000000000000100010010111011001000000000000000000
000010100000110001100111010101100000000110000000000000
000000000000010101100110010000001000000110000000000000
000000000000000000000011000001011000010111110100000000
000000000000000001000010011001000000000001010001000100
000010000000000000000000000011001010000010100000000100
000000001010000000000000001011010000000000000010000100
000001000000000001000010010000011011100000000100000000
000000100000000000000010000001011110010000000010000000
000000000000000001100000000011001010000011000000000010
000000001100000000000000001101101111000010000000000000

.logic_tile 17 23
000001000000001111000000001111011000101001010100100000
000000000110000001000000001001110000101011110001000000
111000001010010001100011101111011110101011110000000001
100000000000001101100010111101110000000001010000000000
000000000000010000000000001001111010010100100000000000
000000000000000000000010100111111000000000010000000000
000010000000000001100000001011001100111110100000000000
000000000100000000000010001101010000010100000000000000
000000001100101001100000010011011000000010100000000000
000000000001000101100010010000000000000010100000000000
000010000000000000000110000000011001110100110110000000
000000000110000000000000000001011101111000110000000010
000000000000000000000110011101011011010100100000000000
000000000000000001000110000111111000000000010000000000
000010000001000101000010100111111011010100100000000000
000000001010100000000000000111001011000100000000000000

.logic_tile 18 23
000000000000000000000110100111001000101011110100000000
000000000000000101000010111101110000101001010011000001
111000000000001101000011101000001010110010110100000000
100000100100000001000100001011011111110001110010100000
000000001100000001100110000101100001110110110000000000
000000000000000000000000000001101010100000010000000000
000000101111100111100000011001000000101001010010000000
000001000110110000000011001001100000000000000000000000
000000000010000000000010000011111011110010100000000000
000000000000000000000100000000011110110010100000000000
000000000000110001100110000101011000110010110110000000
000000000000010000000000000000101111110010110000100000
000000000000000000000000000011011011110010100000000000
000000000000000000000010110000111111110010100000000001
000001100001000001100111001000001011100010110000000000
000001000000100000100100001101001000010001110000000000

.ramb_tile 19 23
000100000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000010100001010001000110000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
111000000000000000000000011001011010111000100000000000
100000000000000000000011111011101011011001100000000000
000000000000000001100000010001011011100011010000000000
000000000001010111000010000000011101100011010000000000
000000000000001111000000011101001000010101010000000000
000000000000000001100010000101011111111101100000000000
000000000000000000000000000001001011001011000000000000
000000000000000000000011101001001100100111010000000000
000000000000000000000111000000000000000000000000000000
000000000000001111000110000000000000000000000000000000
000000000000000000000000001001001010000011100100000000
000000000000000000000010011001111101010111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 24
000010000011010111000010000001011001001000000100000000
000000000000000000100000000111101001000000000000000000
111000000000000011100000000000000000000000000000000000
100000000000000000100011100000000000000000000000000000
110000000000000000000000010001011001000000000100000000
110001001010000000000010000111101001001000000000000000
000000000000000001100000011111111000000000000100000000
000000000000000000000011100001011000001000000000000000
000000000000011000000000000001111011001000000100000000
000000001000000001000000000111011001000000000000000000
000000000000000000000000001001101111000000000100000000
000000000000000000000000000001101011000000100000000000
000000000000110011000011000111101011000010000000000000
000001000010000000000000000011011010000000000000000000
110000000000001001000000000001111111000000000100000000
100000000000000001100000000001101000100000000000000000

.logic_tile 2 24
000000000101010111000000000011101101111000100100100101
000000000010000000100000001111001001101000010001100101
111000000000001111100000011111001111000000010000000000
100000000000000101000010001011011000000000000000000000
000000000001001101000110111111111111000010000000000000
000000001010010101100010101101101100000000000000000100
000000000000001101100110100101111000111101010100100100
000000000000001011000011100101100000111111110000000000
000000000000001001100000000101000001111001110100000000
000000000100001001000000001101101010111111110000100000
000000000000001001000110001101001100100000000000000000
000000000000001001100010010001001110000000000000000010
000011100000000101100011001001011011101000010000000000
000010101000000111000000001111011101100000010000000000
000000000001010101000110101111111111000000000000000000
000000000000000001000010010101101011001000000000000000

.logic_tile 3 24
000010000000010001000000010000000000101111010100000000
000000001001000000000010000111001001011111100010000000
111000000000101101100011101000011000010100000000000000
100000000001010111000000000001000000101000000000000000
000001000001011000000010001011101111101000010000000000
000010100110011111000100001011111100010110000000000000
000000000000000001100111001111111011000010000000000000
000000000000000000000000000111011100000000000000000000
000000100100000001100110001111011001101111010000000000
000001000000011111000000000001011010101101010000000000
000000000000001011100010010011000000100000010000000000
000000000000000101100010001011001100000000000000000000
000001000000001101100111100101011101101011010000000000
000010101000000011100010001111011100001011010000000000
000000000000011001000000000101011000000000000110000001
000000000000101111100000000111101000001000000011100100

.logic_tile 4 24
000000000000000101000000001011100001100000010100100000
000000001010000000100011111111001000110110110001000000
111000000000000000000010101111100001111001110100000100
100000000010001101000100001111001001010000100001000000
110000000101010111000000000111100001101001010100000100
110000000100001101000010110101001110100110010000000010
000000000001000000000011100111100000111001110110100000
000000100000100000000110110111001010010000100001000000
000000000010000000000000000001011101101000110110000000
000000000001000011000000000000001101101000110001100000
000000000000001101000000000111111010111000100100000000
000000000100101011100011110000011011111000100001100000
000010100000000000000111000000011100101000110100000000
000000000001000101000100000011001001010100110001100000
000000000000000101000111011011100001111001110100000000
000000100000000101100111000011001011100000010000100000

.logic_tile 5 24
000000000000000000000110001011011011110100000010000000
000000001000000000000010111101011111101000000000000000
111001000000000111000111101000001101111001000100100000
100000001110001111000111111001001000110110000001000000
110010000100000000000000010001111110110100010100100101
110000000000000000000011100000001001110100010000000000
000000000000010101000010111011011111010111100000000000
000000000000100000100111110011111111001011100000000000
000100000000001001000011111101001000010100000000000100
000101000010000011100011000011110000111100000000000000
000000000000010101100110000111111011111001000100000001
000000000000001011100000000000001000111001000000100000
000001000000010000000011100011111111001001010000000000
000010000000000001000100000000111000001001010010000000
000000000000000101000111100111111000000110100000000000
000000001100000001100010010111111101001111110000000000

.ramt_tile 6 24
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000100110100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010100001100000000000000000000000000000
000011100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000001000000010011100111100000000000100000010100000000
000010000001000000000111101101001100010000100001000000
111000001000001000000000010111011111010111100000000000
100000001110000001000011101001111100001011100000000000
010011100001010111000111110101100000101001010100000000
010010000001100101000011111011000000000000000010000000
000000000000001000000000000001111100001000000000000000
000000000000000111000000000011101000010110100000000001
000000000000111001100000010000001011110000000100000000
000001001100110001000010000000011000110000000000000000
000000000000001111100110100111101010101000000100000000
000000000000000111100100000000000000101000000000000000
000000100000110000000011100101011100000001010000000100
000001100000000000000000000000010000000001010000000100
110000000000000001100110000111100001100000010100000000
100000000000001111000000000000101110100000010000000001

.logic_tile 8 24
000000100001011000000000011011101111000010000000000000
000001000010100001000011000111101100000000000000000000
000010000000101111000110101001001111100000000000000000
000001001101001011100010011111011011000000000000000001
000000001010011000000111111001111111010100000000000000
000000001101000101000010100001001010000100000000000100
000000000000001111100110100101011001000010000000000000
000010100000000101000010110101111010000000000000000000
000000000000010000000111100111011100010111100000000000
000001000000000111000011101001101100000111010000000000
000000000000000011100010000011101111111111000000000000
000000000000000111000110001011101001010110000000000010
000000000000011111100110011111001011000010000000000000
000000001000111001100011011101111101000000000000000000
000000001110001001100000011011001001010111100000000001
000000101010000001100010000011111010000111010000000000

.logic_tile 9 24
000000000010000000000000000000001001001100111000000000
000000000000100000000000000000001110110011000000010000
000010001010000000000111010000001001001100111000000000
000000000001001001000011100000001111110011000000000100
000010100000000111000000000001101000001100111000000000
000001000110000000100000000000100000110011000000000100
000010000000100001000000000001101000001100111000000000
000001000000010000100000000000100000110011000000000100
000001000000010000000000000000001001001100111000000000
000000000110100000000000000000001010110011000000000001
000000001010000000000000000011101000001100111000000000
000010100000000000000011100000100000110011000000000000
000000100000000000010000000000001000001100111000000010
000001001010000000000000000000001010110011000000000000
000000001010000001000000000001101000001100111000000010
000000000000000000000011110000000000110011000000000000

.logic_tile 10 24
000100001010000111100111111101111001101001110110000000
000000000000000001100111010011011000000000110001000000
111010000000101101000011100101101010100000010000000000
100000000001001111000111111001101111101000000000000000
010000000000000111000011100101001000101000010000000000
110000000000001001000010000001111100000000100000000001
000010100000000101100011100001001010110000010000000000
000000001010001111000000001111101010010000000000000100
000010100000101000000000000000000001001111000000000000
000001000000011011000000000000001001001111000000000000
000000000000100001000000001101101111111111010000000000
000000000001010011000000000011001000111111000001000000
000010100000001001100110101111001010101001000000000000
000001101010001011000110011101011001010000000000000000
010000001000000000000000000000001110111001000000000000
100000000010000000000000000001011010110110000000000001

.logic_tile 11 24
000000001010000000000000000101000000001100111000000000
000000000000000000000000000000001011110011000000000000
000000001110000000000000010101101001001100111000000000
000000000000000000000011000000101010110011000000000010
000000000000000111000011100000001000001100111000000000
000000001011010001000100000000001111110011000000000000
000000000000001000000010000000001000001100111010000000
000001001010000101000000000000001111110011000000000000
000001000001010001000000000000001000001100111000000000
000000100110100000000000000000001010110011000000000000
000001000000000001000000000001101000001100111000000000
000010100000000000000000000000100000110011000000000000
000000100001100000000110100011101000001100111000000000
000001001110110000000110000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 12 24
000000000000001000000000000111100000001100111000000000
000000001010000011000011100000001000110011000000000000
000000000110000011100000000011001000001100111000100000
000000001100000000100000000000101101110011000000000000
000000000000000011100111100101101000001100111000000000
000000000010001111100100000000101111110011000000000000
000001000000000000000000000001001000001100111000000000
000010100000000000000011110000101111110011000000000000
000000000000100000000011100101001001001100111000000000
000000000001000111000110000000001101110011000000000000
000001000110000000000010010101001001001100111000000000
000010000000000000000111010000101101110011000000000000
000000000000000000000111000001101000001100111000000000
000000001110000000000011100000001100110011000000000000
000000000110000000000000000101001001001100111000000000
000000100000000111000010010000001111110011000000000000

.logic_tile 13 24
000010000001000000000110100101100001000110000000000000
000000000000101101000000000101001011000000000001100010
111000000000001001100010000011111110110100010000000000
100000000001000001000100000000001110110100010000100000
010000000001000111100000000000000000000000000000000000
000000001010101001100000000000000000000000000000000000
000001001110001111100111000001111011011100100110000000
000000000000001111100100000000001111011100100000000000
000000000001000000000000010101011001000011100000000000
000000000010100000000011010000001101000011100000000000
000000000000000000000000010011011101110000010000000000
000000001110000101000011111001111110010000000000000000
000000100001011000000000000111111000111101010100000101
000001000000000101000000000001110000010110100000100000
110011101010100101100000010000000000000000000000000000
100011000000011011000011010000000000000000000000000000

.logic_tile 14 24
000010100001010000000000001101011111100010110000000000
000000000000100000000000001101001101010010100000000000
111000000000000001100000000000000001000000100100000000
100000000000000000000000000000001111000000000000100000
110000100000001000000000001011011010101001010000000000
010000000000001111000000001111100000101010100000100000
000000001010000000000011101000000000000000000100000000
000010100000001101000000000111000000000010000011000001
000000000000001000000110101101101101101110000000000000
000000001000000001000011110111011111010001110000000000
000000101100010000000000000000001100000100000100100000
000000100000000000000010100000000000000000000000000000
000010000000000000000011000001111010100110010000000000
000001000100000000000000000011001111011010010000000000
000000000010001011000110010000000000000000000100000000
000000000000000011000010101011000000000010000000100000

.logic_tile 15 24
000000000000101000000000001111000000101001010100000000
000000000001010011000011111001100000111111110000000001
111000000001010000000000000000001100110010100110000000
100000000000100101000010100111011010110001010000000000
010000000001000000000110010111000000101001010100000000
010000000000001001000110011101100000111111110001000000
000000000000000000000000000011001101100010110000000000
000000000000100000000010110101101011010010100000000000
000010000000001000000010000000011100110000000011000101
000000001110001101000110000000001000110000000011100111
000000000000000011100000000000000000000000100110000000
000000001010100000000000000000001011000000000001100100
000000000000001000000000001101101100101001010000000000
000000000000101101000010100001110000111110100000000000
000010100000000000000000000001100000000000000000000100
000000000000100000000000001101100000101001010000000000

.logic_tile 16 24
000000000000000000000010101011001010000010100100000000
000000000010000000000010100011100000101011110001100000
111000000000001000000000000000011000111100110100000000
100010000000011001000000000000001011111100110001000100
010010100000001000000110101000000000001001000000000000
110000000000001111000110110001001001000110000000000000
000000101100001001000000000000001100111100110110000000
000011100000000011000000000000001011111100110001000000
000000000000000101100010000011101100010100000000000000
000000000000001001000000001001010000101001010000000000
000011100000000001000000001111100000101111010000000000
000000000000000001100000000101101110000110000000000000
000000000001001000000000000000001000001100000000000000
000000000000000101000000000000011001001100000000000001
000001000111000000000010000111111010101110000000000000
000000100010100000000100000000101100101110000000000000

.logic_tile 17 24
000000000000000000000010101000001001110010110100000100
000000000000000000000110110101011101110001110010000001
111000001010000000000110101101001100111111010100100001
100000000100000000000010111001111001111101010000100011
000000100000000101000110000011000001100000010000000000
000001000000000000100000000000001001100000010000000000
000000000001010101100000000000001000000001010000000000
000000000110010000000010100011010000000010100000000000
000010100000000101000111010011111010111100010110000100
000001000000000001000110000111011010111100000000000000
000010100000010001000110000000011111111110000100100001
000010101011010000100010101001011101111101000000000010
000000000000000001000000010011011100110000010000000000
000000000000000000000010110000101010110000010000000000
000010000000000001100010100011011110101011110000000000
000000000100000000000000001111000000000001010000000000

.logic_tile 18 24
000000000000001101000000011001001101101001010110000000
000000000000000001100011000011011110110110100001000001
111010000000000000000011110111000001100000010000000000
100000000110001101000111110000001001100000010000000000
000000000000000101000010100001100000100000010000000001
000000000000001101100110000000101010100000010000000000
000000100000000011100011111101111011011110100000000000
000001001110000001000011011101101010111101110000000000
000001000010000001100011110011101010000100000000000000
000000100000000000100010110001011001000110100000000000
000000000000001001100000000101000000100000010000000000
000000001010000001000000001111001010000000000000000000
000000000000000101000000011000001010110010100000000000
000000000000000000100011010001011101110001010000000000
000010000000000011100000000101011000010111100110000001
000000000110000000100000000000111100010111100000000110

.ramt_tile 19 24
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000011110000011001100010110000000000
000000000000000000000011111101011010010001110000000000
000010000001010101000010100101001000101110000000000000
000000000110000000100100000000111001101110000011000000
000000000000000011100010000000011011001111010000000000
000000000000000000000000000101011110001111100000100000
000000000000001111100000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001101010000000111001000011101100001010000000000
000000000000100000000111111011011111010010100000000000
000000000000000000000000000001111010110110000000000000
000000000000000000000000000000001011110110000000000000
000000000000000111000000010101001100101110000000000000
000000000000000000000011000000111100101110000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000010000000000101000010001001001101000000000100000000
000000001000000000100100001011001011000000010000000000
111000000000001000000000000001100000010110100010100101
100000000000000001000000000101000000000000000000000001
010000000000001000000011100111011010000010100010100100
110000000000000001000000000000110000000010100000100101
000000000000000000000110111111100000101001010100000000
000000000000000000000110000111100000000000000000000000
000000000000010111000000001011011111000000000100000000
000000001000000000100000001101001101000100000000000000
000000000000000000000110011111011001000010000000000000
000000000000000000000010111011101011000000000000000000
000000000000000000000110011111101101001000000100000000
000000000010100000000011001101001101000000000000000000
110000000000000000000110100111100000101001010100000000
100000000000000111000000001001100000000000000000000000

.logic_tile 2 25
000000000000000101100000010000011110001100000000100100
000000000100100011000010100000001000001100000000000000
111000000000000101100000001011111010000000010000000000
100000000000000000000000000001111010000000000000000000
000000100000001000000110000000011110110000000000100000
000001000000001011000000000000001000110000000000000000
000000000000001011100010001001011111101011010000000000
000000000000001111100100001011101111001011010000000000
000000000000000011100000000101100001001001000000000100
000000000100000000100000000000001100001001000000000000
000000000000001000000111011111101010111100000000000000
000000000000000111000010011111011000110000000000000000
000000000000000000000000001011000000111111110100000000
000001000110000000000000001011000000101001010010000000
010000000000001001000000000001011101000010000000000000
110000000000000001100010010000001010000010000000000100

.logic_tile 3 25
000000000000001101000000010111111000101111000000000000
000000000000001001100010010001001100101001010000000000
111000001100001001000000000101111010101011110100000000
100000000000001011100000000000100000101011110000100000
000000000001000000000010000000001100111110100100000000
000000000000100111000100001111000000111101010000000101
000000000000001101100111000001011000101000010000000000
000000000000000001000100000111001111010010100000000000
000000000001010101100000000111111000101111000000000000
000000000110000011100000001001001011101001010000000000
000000000000000000000000000000000000000110000011000000
000000001010000000000000000001001010001001000000100000
000000000001001000000110010000011111111111000110000000
000001000000000001000011110000011111111111000010000000
000000000000001000000110010101001001100000110000000000
000000000110001111000011001111111010110000100000000000

.logic_tile 4 25
000001000000000000000010000101011001111110100100000001
000000100000001001000011000001001111111001010000000000
111000000000010111100010000101011001010100000000000000
100000000110001111100111111101011111010000100000000000
110000000000000001000000010101001101101011110100000101
110000000010000111000010111001011111010011110000000000
000000000000000011000000011101100001101111010010000000
000000000110000000000011101011001001001111000001000001
000000000000100000000010001101001000001000000000000000
000000001101000000000100000111111010001110000000000000
000000000001010000000110001001011110111110110100000000
000000000000101001000100001101011010010110100010000010
000010000001010000000111101101001101101011110110000000
000001000100000000000000000001011111010011110000000100
010000000001010111000010010011111110101111010100000000
100000000000100000100011010101011101101111000000000100

.logic_tile 5 25
000000000000000011100000001001001111010100000000000000
000000000000000000000000000101001101010000100000000000
111010000000000001000000001000000000000000000110000000
100000000000000111100000000001000000000010001001100000
010010001000000000000110100001001101010000000000000000
110001000110000000000000001011011010010110000000000000
000000000000000101100000000000000000000000100100000000
000000000001001101100000000000001111000000001010000011
000000000001010101100011111001001101000100000000000000
000000000000100101000010100011001010010100100000000000
000010101100000001000000000011011011010000000000000000
000001000000000111000010010001001110100001010000000000
000010100000001000000000011000000000000000000100000000
000000000000000101000011010001000000000010001010000001
110010100000100011100011101111111111000110000000000000
100000100000011001100000000011011010000001000000000000

.ramb_tile 6 25
000000100000010000000000000011011110000000
000000010010000000000000000000010000000000
111010000000101111000111110011111110000000
100001001110010111100111100000000000000000
110010000110000111000000010101011110000000
010000000000000000000011110000110000000000
000000000000100001000000011111011110000000
000000000101000000000011111101100000000100
000010000000000111100000001111011110000000
000000000000000000000010000001110000000000
000000000000001000000000001101011110000000
000000000000001011000000000001000000010000
000000000000000111100111011111011110000000
000001001110000001100011111001010000000100
010001000000100111100000001111011110000000
110010000000000000000010001001000000010000

.logic_tile 7 25
000000000001110000000000001000000000010000100000000000
000000000000010101000010101011001000100000010000000000
111011000000000111000111100011101000010100000000000000
100010101100000000100000000000010000010100000000100000
010010100000000011000111011001111000101111000110000000
110000001110000000000111100111101110111111000000000010
000001000111010101000010111111011111111110110100000000
000010000000100101000111010011001001010110100000000011
000000001111000101000000000101011001111110110100000000
000000000000000000100000000111111110101001010000000011
000000001011001001000000001000000001010000100000000000
000000100001100111100011101111001010100000010000000000
000000100000000011100000011011011010000001010000000000
000000000000000000000011111101011010000001100000000000
010011100000000001000000000000011010010100000000000000
100011000100100000000011111111000000101000000010000000

.logic_tile 8 25
000000000100001001100010011111011010010111100000000000
000000000000100001000111110101001110000111010000000000
111010000000010011000110110111001001101000000000000000
100000000000101101000110101111111101010000100000000000
010000000000001101100011101011001001000110000010000000
110000000000000101000000001101011010001000000000000000
000100001001001101100110101001001100111110110010000000
000000000101011011000011110111001000110110110000000000
000110100000001101000000000001111001110100010100000000
000100000001010011000011000000011001110100010001100000
000000000000000001100010000001101011000000100000000000
000000001100001001100010100101001011000000000000000010
000000000001110001000010011011101101000010000000000000
000000001100011001000111100011001101000000000000000000
000001000000001101000000000111101101101100010110100000
000000100001010101100000000000011000101100010000100000

.logic_tile 9 25
000000000000000001000000000101101000001100111000000000
000000000110000000100000000000000000110011000000010000
000001001000010111000000000000001000001100111000000000
000010000000100000000000000000001000110011000010000000
000000100100000011100010100000001000001100111000000000
000001000000000000000100000000001110110011000000100000
000000100000000000000000000000001001001100111000000010
000011100000001111000000000000001101110011000000000000
000000000000010001000000000111101000001100111000000000
000100001010000000100000000000100000110011000000000000
000010001100000000000011000000001000001100111000000000
000000000001010000000000000000001100110011000000000000
000000000000100011100000000000001000001100110000000000
000000000001010000100000000000001010110011000000000000
000001101001010000000000001101000000000000000000000000
000010000111110000000010000001100000101001010000100000

.logic_tile 10 25
000000000000100001100010001111011100100000000000000001
000000000001000000000110000011101101110100000000000000
000100100001010001100111001111111011010111100000000000
000101101011110000000100000111011001000111010000000000
000011000000000000000111110101111000111110110010000000
000000000000000000000011010111001100111110100001000000
000000000000001101100110100011101001110000010000000000
000000000001010001000010101111111100100000000000000000
000000000001001000000000000001011001010111100000000000
000000001010101001000010001101111110000111010000000000
000110100111010001000000000001011100100000000000000000
000000000001000001000010011111111011110000010000000000
000000000000000111000000000000000000000000000000000000
000000000001010000100011100000000000000000000000000000
000000100100110001000000001101101110101111010000000100
000000000101010111000000001101001000111111100000100000

.logic_tile 11 25
000010000000000000000000000000001001001100111000000000
000000000110000000000000000000001100110011000001010000
000001000000000000000111110111101000001100111010000000
000010000000000000000011100000100000110011000000000000
000010100000000000000000000111101000001100111000000000
000001000000000000000000000000100000110011000010000000
000000000110000011100000010000001001001100111000000010
000000100001000000000011010000001001110011000000000000
000000000001010000000000000000001001001100111000000001
000000000000100000000000000000001010110011000000000000
000110000000000000000000000111001000001100111000000000
000110100001000001000000000000100000110011000000000001
000000000000000000000111100101101000001100111000000000
000000000000100000000000000000100000110011000000000001
000010000110000000000010010001101000001100111000000000
000000001010000000000011000000100000110011000000000010

.logic_tile 12 25
000000000001000000000000000101101000001100111000000000
000000001100000000000000000000001010110011000000010100
000000000000000001000000000101101000001100111000000000
000000000001000000100000000000101011110011000000000000
000000000000010111000010010011101001001100111000000000
000001000000000000100011100000001010110011000000000000
000000001010001111000011100011001000001100111000000000
000000100000001011100000000000101101110011000000000100
000000000000000001000111000011001000001100111000000010
000000000000000000000111110000001011110011000000000000
000001001000000001000000000111101001001100111000000100
000000000000100000000000000000101111110011000000000000
000000000000010000000011100001101001001100111000000000
000000000100100000000100000000001110110011000000000001
000001000000000111000111010111001001001100111000000000
000010000000101001100111110000101110110011000000000100

.logic_tile 13 25
000000000000010101100110010011101000110000010000000000
000000000000001111000011011011011100110000000000000000
111001001010000011100000000011111000100000010000000000
100010000010000111000000001101001101010000010000000000
010000100000001111100111110011100001010110100010000000
010000000000001111100010100111001100001001000000000000
000001000000000111100000000011011000100001010000000000
000000100000010000000000001011101000010000000000000000
000000000000000001000011010111101101101011110110100000
000000000000001001100111110001101010010011110000000001
000010000100000001000000000001101010000110100000000000
000000101010001111000011110101001111001111110000000000
000000000001001001100000001001101111110110100100000000
000000000000100111000011100111001101111101010000100100
010000000110000001100000001101101010101111000100000010
100000000100000000000010001111011100111111000010000000

.logic_tile 14 25
000000000000000101000000000111100000100000010010100000
000000000000000000000010111111001100110110110000000000
111000000001010001100000011000011000111000100010100000
100010100000100101000010010111011000110100010000000000
000000000000010101000111101111111010100000000100100100
000000000000101001100000000101101010000000010011100100
000000001110100001000000000111101101101100010000000000
000000000000011101000010100000011110101100010001000000
000000000000000000000000010111001110101000000000000000
000000000000000101000010100000100000101000000000000000
000000000000100101000000000001111011101010100000000000
000010100000010101000000000001101110100101100000000000
000000000000000000000110100011101011110011000000000000
000000000000010001000010001101001100000000000000000000
000011100000001101100000011001011001100000000110100001
000000000000000001000010001101101000000000000001100000

.logic_tile 15 25
000000000000001000000011110011111010001111110000000000
000001000000000001000010011011101011001011110000000000
111000000000001001100000000011011000101010100100000000
100000000000001011000000001101000000101001010001000100
110000000000010000000010010001100000000000000100000000
110000000000001101000111000000000000000001000000000000
000010100000101000000000000000000000000000000101000000
000000000000011001000000000101000000000010000000100000
000010100001010111000000000000001110111100110100000000
000001000000001001000010100000011110111100110001000000
000001001000100000000010101001001100101011010000000000
000010100000010000000000001011111001101111010000000000
000000000000000001000010010011001111010010100000000000
000000000000000101000010100000001110010010100000000000
000001001100000101000000000001000000000000000100000000
000010000000000000000000000000000000000001000000000000

.logic_tile 16 25
000000000000000000000111000001101111101110000100000001
000000000000000001000100000000001101101110000001100000
111001000010000111000000000000000000000000000000000000
100010100001000000000000000000000000000000000000000000
010001000000000011100011100111011000101000000000000000
110000100100000000100000000000000000101000000000000000
000000001100000000000000000011001100000101000000000000
000000000000000000000000001001011101001001000000000000
000000000000001000000110100001100000010110100000000000
000000000010000101000010010101000000000000000000000000
000000001000100000000000001001000000110110110110000000
000000000000010000000011100001001110010000100000000000
000000000000001000000000000000011110100010110000000000
000000000000001011000000001011001010010001110000000000
000010100010001000000000000000000000000000000000000000
000000000110000101000000000000000000000000000000000000

.logic_tile 17 25
000000000000100001000110100001011110101001010110000000
000000000000000000000010110111111001111111010000100000
111000000000000011100000011000011010000001010000000000
100010000000001101100010101101000000000010100001000000
000000000000000011100110000111011011010110110000000000
000000000000001101100111101111001000010001110000000000
000000000001010001000000010111111100100000000000000000
000000000000000111100011100011101111000000000000000000
000000000000000101100110001011011100010110110110000000
000000000000000000000000001001111110000000110010100010
000000100000000000000110010111101011000000000000000000
000011100000000101000011010001001000000010000000100000
000000000000000101100111011000001010101000000000000000
000000000000000001000111111011000000010100000000000000
000000000000110001000010011001101010000100000000000000
000000100000010000000010001111011011101000000000000000

.logic_tile 18 25
000000000000001101000010101101011011101101010000000000
000000000000000111100110100101011111101110000000000000
111000000001001101000010001000000001010000100010000001
100000000000100011100110100011001010100000010000000001
000000100000000101000000010111101100100000110000000000
000001000000001101000011000111101010000000110000000000
000010100000100011100010100001001000000010000000000000
000000000100010001000110110001011111001001000000000000
000000000100000111100000011001011000110110110100000101
000000000000001101000010001001101101110001110001100000
000010101111010011100000000101111111101011110110000001
000000000000000000000000001001101000101011010001000010
000000000000000001000000010001101111101000000000000000
000000000000001101100010010101101000010100100000000000
000000001100000001000111011011001000111000000000000000
000000000000000000000111001001011011101000000000000000

.ramb_tile 19 25
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 25
000000000001000101000011101111111001000001000000000000
000000000000100101100010111111001000000001010001000000
111000000000001101000010100101101100001001010000000000
100000000000000111000110101101111001000010100000000000
000000000000000111000000001101001100001000000000000000
000000000000000001000010100011111110101001010000000000
000000000000000111100010110001001100100011010000000000
000000000000001001100011111001001010011011100000000000
000000100000001000000110010111011101010111100000000000
000001000110001011000011000011011110001011100000000000
000000001000000000000011101001101001111110100110100100
000000000000000111000100001101111111111110000000100000
000000000000000111000000010101111000111101010100100001
000000000000000001000010000101010000111100000001000110
000001000000001011100111100001011010011110100100000000
000000000000000001100010000001001111001100000011100111

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000011101111010111100110100000
100000000000000000000000000000101101010111100001000001
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001000000000000110110000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000100000000000010000000001101110000000100000000
000000000000000101000010110000001011110000000000000000
111000001100000111000110000101111000000000000000000000
100000000000001111100000001001000000010100000000000010
010000000000001101000000011001101110000010000000000000
010000000000001001100010011011101000000000000000000000
000000000000000111000110000000000000100000010100000000
000000000000000000100110110011001011010000100000000000
000000110000000001100000000101111100000010000000000000
000000011110000000000000001111101010000000000000000000
000000010000000001100000010101111000100000000110000000
000000010000000000000010001001001011000000000000000100
000000010001011000000110000011001010101000000110000000
000000010000000001000000000000000000101000000000000000
110000010000000000000000001001111010100000000100000010
100000010000000000000000000001011001000000000000000010

.logic_tile 2 26
000010000000000111100110100101101011100000000000000000
000000000000000101100010100111011000000000000000100000
111000000000001101100110001011001011000010000000000000
100000000000000101000010010111111101000000000000000000
110000000000101111100110011001001010000000010100000000
110000000001001111100010101001001000000000000000000000
000000000000001000000111100001011000001000000100000000
000000000000001011000100000001111010000000000000000000
000000011100100000000111010001001011100000000100000000
000000010001010000000010001001001001000000000000000001
000000010000001011100010101101011100000010000010000110
000000010000000001000100000001101001000000000000100011
000000010000000001100111000011011000000001010100000000
000000010000000000000100000000110000000001010000000010
000000010000001000000000000101101011001111110000000000
000000010000000001000000000101101100011111110000000100

.logic_tile 3 26
000000000000000111000010111111111101010000100000000000
000010100110001111000111110001011111000010100000000000
111000000000001000000000011000011100110001110100000000
100000000000000001000010001111001000110010110000000000
010000000001000000000111011000000000010110100000000100
010000000000100000000010101011000000101001010000000000
000000000000000101100000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000011100011000000011000101111111101000110000000000
000000010000000111000110011101001010011000110000000000
000000010000001000000010000001011010000000000000000000
000000010000001001000110111011001011000100000000100000
000000011010000000000000000101111111101000110000000000
000000010000000000000000001011001010100100110000000000
000010010000000000000010010011011001000101000000000000
000000010000000011000111001001011110000110000000000000

.logic_tile 4 26
000001000000001000000000001001111111000000100000000000
000000101000001111000000001001011100010100100000000010
000010000000001111100000001101011101001001000000100000
000000000000000111100010111101111000001010000000000000
000010000001000000000010100001101011000100000000000100
000000000000101101000111110001011101010100100000000000
000000000001011000000000011011111110010100000000100000
000000000000101111000011100001101010100000010000000000
000000010000101111000111100111111100110001110000000000
000000010001000111100111110011011110011011100000000000
000010110000000000000110100011011101001001000000000000
000000011010001111000011100011111000001010000000000100
000010110000000011100000001101111001000000010000000000
000000010000000000000000001011001111000001110000100000
000000010000000111000010000001111101001001000000000010
000000010100000001000111101011011000001010000000000000

.logic_tile 5 26
000000000000000000000010101101111110000001110000100000
000000000000001101000100000101101101000000100000000000
111000000001000111000111110000011100000100000110100000
100000000000100000100111000000000000000000001010000000
110000000001010000000000000000000000000000000100000000
110000000000000000000000000011000000000010001010000000
000000001010000001000010100111011111011100000000000001
000000001111010000100110000000001111011100000000000000
000010110000001000000000010111011110101000000000000000
000000010000000011000010100000110000101000000000000000
000011110000001011100111001101111101010111100000000000
000011010110011011000111001001111100001011100000000000
000010110000000001000110010001000000000000000100000000
000000010010000000000110000000100000000001001000000101
110000010110000001100000001001011001110110100000000000
100000010000000111000011111011011000111010100000000000

.ramt_tile 6 26
000000001011000111100010000101001100000000
000000000000000000000011100000010000000000
111000000100101000000000000101001110000000
100000000001000111000000000000010000000000
010000000000001001000000000001001100000000
010000000010000111100000000000110000000000
000000000011010111000000001011101110100000
000000000000100000100011110111110000000000
000100010001000001000010001011001100000100
000100010100001001000000000101010000000000
000000010000000000000011100001101110000000
000000010000000111000010000001010000010000
000000011100000000000010001011101100100000
000000010000000000000100000011110000000000
110100010000001001000000001011001110000000
110100011110001011100000001101010000100000

.logic_tile 7 26
000001001110000111100011100101111110001000000000000000
000000100000000111000100000000011100001000000001000000
111000001110000000000011100000001110000100000100000000
100000000000000000000100000000000000000000000011000000
000000001101010001000110010000000000000000000100000001
000000000000100000100110001101000000000010000000000000
000000000000111000000111101000000000100000010000100000
000000000000110001000010111101001001010000100000000000
000001010001001011100000000000001110000010000000000000
000010110000000011000000000101011000000001000000000000
000001010001011000000010000101111100001101000000000000
000010010000011001000100001101101000000100000000000000
000011110110010111000000000011111000000010100000000000
000010110110000000100010010000110000000010100001000000
000000010000100000000000010000000000000000100100000000
000000010000010000000010000000001100000000000000000000

.logic_tile 8 26
000000000000000000000111100011111001101001000000000000
000000100000000000000100000011011001010000000000000000
111000000111000000000111100001101100010111100000000000
100000000010101111000110011001011110000111010000000000
010000001010000001100111010000001011110000000100000000
110000000100001001000110000000011101110000000000100000
000000000000000001100111110001111011101000000000000000
000000000000000000000110010101111100010000100000000000
000001011001010000000000001000000000001001000000000000
000010110010000111000010010101001110000110000000000000
000000010000000011100110000101101110101000000100000000
000000010000000000100010110000000000101000000000100000
000010010000001111100110000111111010101111010010000100
000001010000011001100010111111011010111111100000000000
110000011010001000000000000000000001100000010100000000
100000010001011011000000001111001101010000100001000010

.logic_tile 9 26
000000000000000111000110011111111000111110110000000000
000000000000000101000011110111001000111110100011100000
111010101110001001100000000101011010101000000100000001
100000100000000111000000000000000000101000000000000000
010000000001011001100111101101011110100001010000000000
110000000000100011000110001011011111100000000000000000
000000000000000111000000010001000000101001010100100000
000000000001010000000010001001100000000000000000000000
000000010001010111000011011101001100000110100000000000
000000010000101111100010100001101100001111110000000000
000010110110000111000000010011111111101000000000000000
000000010000000000000011011011111111011000000000000000
000000010000001001000011000001011010101000000100000000
000000010000000101000000000000010000101000000000000010
110010010001011111000010011111001100111011110000000000
100010110000100001000111000011011110110011110011000000

.logic_tile 10 26
000000000000100111100010101011011111101000000000000000
000001000101000000000000001101101111100100000000000000
111000000000100000000011110111111010100000010000000000
100000000000010000000111010101111101010100000000000000
110000000001010000000000010111001010010111100000000000
010000000100000001000011000111111100000111010000000000
000000000000000101100111100101111101001000000100100110
000000100001000000100000000111011001000000000001100000
000000010000000111100010011001000000101001010001000000
000010110000000001000011011001001111011111100010000000
000000110000000000000111010011111011000000000110000000
000010110000010000000110000111101001100000000000100100
000000010001010111100010000011101100000001010000000000
000000010000000001100111100000100000000001010000000000
000000010000001001000111000111101110101001010000000000
000010110110001011000000001001010000010111110011000100

.logic_tile 11 26
000000000001000000000000000001101000001100111000000010
000000000000101001000000000000100000110011000000010000
000010100000010000000110100101101000001100111000000000
000000000000100000000000000000100000110011000001000000
000000000000000000000000000111101000001100111000000000
000000000000100000000000000000100000110011000000000100
000000100000001000000010100001001000001100111000000000
000001000011000101000100000000000000110011000000000001
000000010000000101000000000011001000001100111000000000
000000010000000000100011100000000000110011000000000001
000000011000000001000000000000001001001100111000000000
000000010000000000100000000000001010110011000010000000
000000110000000000000000000011101000001100111000000001
000001011010000000000000000000000000110011000000100000
000000010000000000000000010011001000001100111000000000
000000010000000000000011110000100000110011000000000010

.logic_tile 12 26
000000000000000000000000000111101000001100111000000000
000000000000000000000011110000101011110011000010010000
000000001110000111000011100111001001001100111000000000
000001000110000000100100000000001101110011000000000000
000000000000000000000011100001101000001100111000000000
000000001000000000000100000000101001110011000000000001
000000000001001111000011100101101000001100111000000000
000000000000101101100000000000001101110011000000000100
000000111010000000000111000001101001001100111000000000
000000010000000000000100000000001011110011000000000001
000010110001000000000010100101101001001100111000000000
000001010000100000000100000000001010110011000000000000
000000010000110011100000000001101001001100111000000000
000000010001011001000000000000001110110011000000000000
000010111000000011100000010101101000001100111000000010
000000110000000000100011100000001110110011000000000000

.logic_tile 13 26
000000000110000101100000010101101101110000010000000000
000000000000000000000010000101101110110000000000000000
111000000110101101100111110011001011101000010000000000
100000000000001001000111010001001001001000000000000000
010000000000000111000010001111011000100000000000000000
000000000000000000100100001101101100110000010000000000
000010101010101000000111110111111000101001010000000000
000001000000000001000111111011100000101010100001000100
000010110000000001100110101111011010101000010000000000
000000010100001011000000000111111001010000100000000000
000000010000000111100000000001111100110100110110000000
000000010000000000100010000000111110110100110000000100
000010110000001101000000011101111100111101010100000000
000000010010000001000011101001000000101001010001100010
110011010000000001000010100101001110000001010000000000
100011010000000000000000000000100000000001010000000010

.logic_tile 14 26
000010100001001000000010101101111110111010000000000000
000001000110111001000010001101011011010011010000000000
111001001110000000000110000111101110000100000000000000
100010000000100101000100001001101011010000000000000000
010001000000000000000110010101001110100000000000000000
010000100000000101000011010111001111000100000000000000
000000000000100000000010100000011010000100000100100000
000000000101010101000100000000010000000000000000000000
000000010000000000000000001001100000100000010000000000
000000010000000000000000000001101000111001110001000000
000000011010000000000110100000000000000000000000000000
000001010000000000000010100000000000000000000000000000
000001010001011111000011101000011101101100010000000000
000000011010000001000000001011011000011100100000100000
000000011010000000000110001001111101010001110000000000
000000010001010000000010011111011101101110000000000000

.logic_tile 15 26
000000000000000000000000001111011110010011110000000000
000000000000000000000000000011011011000011110000000000
111000000000000000000010100000000000000000000100000000
100000000000000000000010110011000000000010000000000000
110000000000000001100011100101011001000000100000100100
010000000000001101000010100000011101000000100001100001
000000100000000101000110001000001110101011110000000000
000001000000000000100000000111010000010111110000000001
000000010000000101100000010111101011110100010000000000
000000010000000101000011000011001010111101010000100100
000010011000001000000000011101000000100000010000100000
000000010000000011000010000111001100111001110000000000
000010010000001000000111000101000001000110000000000000
000000010000000101000100000101101011000000000000000000
000000010000001000000000010001100000000000000100000000
000000010000001001000010100000100000000001000000000000

.logic_tile 16 26
000000001100000000000010100011101101010110100000000000
000000000000000000000111100011101000100001010000000000
000010000000000101000111000111111110111111110000000000
000000000100011101100000001001011011101101010000000000
000000000000000000000110011011111000010110100000000000
000000000000000000000011000101101111000000010000000000
000000001100100001100011101011101101100000000000000000
000010000000000101100110001001011111000000000000000000
000000110000001101000010100000011010000010100000000000
000000010000000011000110001001010000000001010000000001
000000010000001111000010100000011010001100000000000000
000000010110000001000011100000011110001100000000000010
000000010000000101000010101101101111010110000000000000
000000010000000101100000001011001010000000000000000000
000001011111010001000110000111001011101001110000000000
000010010110000000000010101011011100010110100000000000

.logic_tile 17 26
000000000000000011100000000000001101110000000000000000
000000000110000000100011100000001100110000000000000000
000000000000000101000010101000000001010000100010000000
000000000000000000000100000101001111100000010010000001
000000000000000000000000000001011101110110100000000000
000000000000000000000000001011001101111000100000000000
000010000000100101000010101001001110010111100000000000
000000000001000001100100000001101111001011100000000000
000000010000001101000010111111001100010110100000000000
000000010000000101000011101101110000010100000000000000
000001010000000001100000011101101110000110000000000000
000000110101011101000011001001011111001101000000000000
000000010000001101100010100001100000101001010000000000
000010010000001101100010110011100000000000000000000010
000000010110000101000000000101111111001111000000000000
000010010110000000100010100111101000000111000000000000

.logic_tile 18 26
000000000000000101000110110000000001000110000010000001
000000000000001111000010000011001010001001000001000000
000000000000000101000000010101011100100000010000000000
000000001010001101100010100001001110010010100000000000
000000000000110011100000000111001001111000000000000000
000000000000000001000010110000111100111000000000000000
000000000000000111000000001001100001001001000010000000
000000000000000000000010110001001101101001010000000000
000001010000000001100000001011101010010110100000000000
000000010100001101100010111001111110000001000000000000
000000010000000000000010100000001100000000010010000000
000000010000001101000100000101011000000000100000000001
000000010000000101000000010101100000001001000000000000
000000010000000111100011010000101100001001000010000000
000000010000000000000000001001001000000000110000000000
000000010000010000000000001011011100010000110000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000001010101000111100011111101110000010000000000
000000000000100000100100000000011100110000010000000000
000000000001000101000111000101111111000000010000000000
000000000000100111100010101001011001000000000000000001
000000000000001101000111001001001010101001000000000000
000000000000000001000100000001101111101000000000000000
000000000000000011100000001011001011010000110000000000
000000000000000001100010111111011011000000110000000000
000000010000001000000000010101111011000001010010000000
000000010000001111000011000011101101001001010000000000
000001010000001111000111100011011000101011110000000000
000100110010001111100011111111110000000001010000000000
000000110000000001100110000001101001000111110000000000
000001010000000000000010000101011000010111110000000000
000000010000001001100010000111101111001011100000000000
000000010000001011000011110001001110010110100000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000101101010000000000100100000
100000000000000111000000000111001001010000000000000000
110000000000000101000000000111100001101111010000000100
010001000000000000000000000000101101101111010000000101
000000000000000111000110011000011010000010100010100100
000000000000000000000010001101010000000001010000100110
000000010000000000000000010000000000000000000000000000
000000010010000000000010000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010001001000000000001111001000100000000100000000
000000011000000011000000000101011010000000000000000000
110000010000000000000000000001111010100000000100000000
100000010000000000000010001001001110000000000000000000

.logic_tile 2 27
000000000000001001100110000101000000001100111100000000
000000000000000001000000000000101000110011000000000000
111000000000000000000110000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000010111001000001100111100000000
000000000010000000000010010000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000100000000000000000001100110011000000000000
000000010000001000000000000111101000001100110100000000
000000010000000001000000000000000000110011000000000000
000000110000000000000000010001011000100000000011000011
000000010000000000000010000000011000100000000010100011
000000010000000001100000000111111100100000000000000000
000000010000000000000000001111001001000000000000000000

.logic_tile 3 27
000000000000000000000000010111111110010100000000000000
000000000000000000000011000011011110101100000000100000
111000000000001000000000001101101111001100110100000100
100000000000001001000010111101111101111100110001100010
010000000001000001100010011111001100100001010000000000
010000000010000101000110000111011011111010100000000000
000000000000000111000010100111111100001000010110000000
000000000000000101000010101111111011111111110010000110
000000010000000000000011001111001100000100000000000000
000000011000001011000010100111011101011100000000000000
000000010000001101100111010011111001011111000111000010
000000010000000001000010000000011100011111000001100010
000000010000001111000010110011001011010100100000000000
000000010000000011000010100101111010000000100000000000
000000010000001001100111011001111110011101010110000011
000000010000001001100010110101011010110101010000100000

.logic_tile 4 27
000001000000000000000000000000000000000000100100000000
000000100000100000000011100000001100000000000000000000
111000000000001000000111100111101111111111100000000000
100000000000001111000110011011101111101001000000000000
000000000001010001100000010111011010101100100000000000
000000000000100000000010110101101101101101110000000000
000000000000001000000000001000000000000000000100000000
000000000000001011000000001001000000000010000000000000
000001011000000111000110101011101101111111100000000000
000010110000100111000011001111001000010110000000000000
000001010000001101100000000001011101111110110000000000
000010010000000001000000001111101010010100100000000000
000000010000100111000000000000001010000100000100000000
000001010010000000000010010000010000000000000000000000
000100110000000000000010010001100000000000000100000000
000000010000000000000111000000100000000001000000100000

.logic_tile 5 27
000000000000000000000110101001101010001000000000000100
000001000000000001000011100111101110001110000001000100
111000000000001000000110100001100000000000000100100000
100000000000100001000100000000000000000001001010000000
010000100000001000000000001001111100001101000010100000
010001000000000101000000001101111110000100000000000010
000000000000001000000110111011101110000001110000100100
000000101010000111000010101001101111000000010000000000
000000010000000111000110100001011000000000100010000010
000000011110000000000000000111111111101000010000100000
000000110000001101000110101111011101010100000000000010
000000010000000101000011101001001010010000100000100000
000000010000000111000010110011011100000100000010000110
000000010000100000100010100111001000101000010000000010
110000010000000101100000000001001111000000010000000010
100000010000000000000000001011001011000010110000100000

.ramb_tile 6 27
000001000000000111000000010011111010000000
000010110010000000100011100000110000000000
111010100000001001000000000001111000000000
100001001110001011100010010000010000000000
110000100000001001000000000101111010000000
010000000100001111100000000000010000000000
000000001010000000000000000001011000000000
000000000000001001000010010001110000000000
000000010001000001000000001001111010000000
000000010010000111100010011011010000000000
000000010000001000000011100011011000000000
000000010001000011000011010011010000000000
000000110000000000000000001101011010000100
000000010001001001000000001111010000000000
110000010000000000000010000101011000000000
010000010000000000000000000111010000000000

.logic_tile 7 27
000000000001010000000010110000000000000000000100100100
000000000010100000000111001001000000000010001000000000
111000001010000111000000000000011100000100000100000000
100000000000000000100000000000000000000000001001100000
110000101001000101000011000101100000000000000110100000
110000000000000000100000000000000000000001001000000000
000000000000000000000010100000000000000000000100000000
000000000000001111000000001001000000000010001000100000
000010010001000101000000000001101111010000100010000000
000001010000000000100000001101011111010100000001000000
000000011000001000000110000000000001000000100100000000
000000010110000001000000000000001101000000001000100000
000000010000000000000111000000000000000000100100000000
000000010000000000000111100000001010000000001000000000
110000011000000000000010100101011011001000000010000010
100000111101000000000100000011111000001110000010000000

.logic_tile 8 27
000000100000000101100000000011111111101000000000000000
000001000000000000000010101111001101100000010000000000
111000000010100001100011110011001010111111110001000000
100000001011001101000010011101001100111001010001000000
010001000001010001000000001001101010111100000000000000
000010000010100101000010111111100000111110100011000000
000001000000000000000010111001111101000000000000100000
000010000000000000000010100001001101000001000000000000
000000010000001011100000010000000001010000100000000000
000000011100000001000010000111001011100000010000000000
000000010000001001000110001001000000000000000000000000
000000010001000001000010001101100000101001010000000000
000000010000000111100010100000000000000000000100000011
000000010000000000000000001011000000000010000000000000
110000010001001000000010000001100000000000000000000000
100000010000000011000000000001100000101001010000000000

.logic_tile 9 27
000010101000001000000000011111111011010111100000000000
000001000000001011000011011111011001000111010000000000
111000000000001111000110001000000000011111100000000000
100000000000000101100011110101001111101111010001000000
010000001110000101000111001011001111010111100000000000
000000001110000000000010101101101111000111010000000000
000001000000101000000111010000000001000000100100000000
000010000000000001000111100000001101000000000000100010
000010110001011000000011100101111100000011110000000000
000001010000100101000000000001101010000011100000000000
000000010000000101100010101101001100111110110000000100
000000010000000000000100001001101110111101010001000000
000000110000001000000000010101011000101101010000000000
000001010000101011000010000000101001101101010010000001
110000010000101000000010001111111001010111100000000000
100000010100011001000111111101101111001011100000000000

.logic_tile 10 27
000000000000000101000000000111011010101001000000000000
000000000000000000000000000111011111010000000000000000
111000001000101000000000000001111110111101010000000000
100001000001001111000010010001110000010110100011000000
010000000011010111100000000011011111110000010000000000
000000000000100001100000001111101101100000000000000000
000000001011000000000000010000000001000000100110000000
000000000110000101000011010000001010000000000001000000
000000010000000000000010000101101111110000010000000000
000000010000000000000000001111101101100000000000000000
000000010001011000000110100111011101110000010000000000
000010110001111101000010011011101111010000000000000000
000010010000001011100010100000011100000100000100000000
000000010100001101000100000000010000000000000000000110
110000010000001000000111010001101010110001110000000000
100000010000001101000011000000001010110001110010000010

.logic_tile 11 27
000000001100000111100000000111101000001100111000000000
000000000000000000100000000000000000110011000000010001
000001000000000000000110100011101000001100111010000000
000010000000000000000000000000000000110011000000000000
000000000100000101000000010001001000001100111000000000
000001000000000000100010100000000000110011000000100000
000000000000100000000010000101101000001100111010000000
000000000000010000000100000000100000110011000000000000
000000010001000000000000000000001000001100111000000000
000000010000100000000000000000001010110011000000000001
000001011110000000000000010000001001001100111000000000
000010111011011101000011000000001001110011000010000000
000000010000000111100000000000001000001100110000000000
000000010000000000100000000111000000110011000000000010
000001010000101000000111000011111110110100110000000000
000010110000010111000100000000111011110100110010000000

.logic_tile 12 27
000000000000000000000000000111101001001100111000000000
000100000000000000000000000000001000110011000010010000
111011000001010000000011100101001001001100111000000000
100011000000001111000100000000001110110011000000000001
010000000110000111100010000011001001001100111000000000
000000000100000000100000000000001101110011000000000000
000000100000000000000000000111101001001100111000000000
000000000000001101000000000000101110110011000000000001
000000010110000011100000000111101000001100111000000000
000000010000000000000000000000001110110011000000000001
000000110000110000000000000011101001001100111000000000
000000010000010111000010010000101111110011000000000000
000000010000000101000000001001101000001100110000000000
000000011100100000100000001011100000110011000000000000
110010110000100000000111010011101011001101010100000100
100000010110011001000011100000011010001101010010000000

.logic_tile 13 27
000000000000000001100000000001111110000110100000000000
000001000000000000000010001101111010000110000000000000
111000000000001000000010111001101011000110000000000000
100000100000001111000011111111011001000111000000000000
110010000000000111000111101111101101110000010000000000
010000000000000000000000001011001111010000000000000000
000000000000100101100111100101100001110110110100100100
000000000001010000000000000001101110101001010000000000
000000010000000111000000010111111000000010100010000100
000000010000000001100011011001010000000011110010000010
000000110001000001100000010101111111101000000000000000
000010110001100000000010011111011110100100000000000000
000000010100001000000010010111011100101000010000000000
000000010000000001000111100011101111010100000000000000
010001010000001000000011001001100000101111010100000000
100000110000001011000011100111101110001111000000100000

.logic_tile 14 27
000000000000000000000000010111100000101111010100000000
000000000000000000000010001011001001001111000001000010
111000100100000000000010000111111101000001000000000100
100110100000000000000100000000001010000001000000100010
010010000000000000000011101101011001000110000000000000
110001001000000000000010011011111111000111000000000000
000010100000000111000111100000000000000000000000000000
000000000110001111000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000100010000000000000010000000000000000000000000000000
000000010000101000000010110000000000000000000000000000
000000010101000101000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000011100000001000110000101111011001011100000000000
100000010000101001000100000011011101001001010000000000

.logic_tile 15 27
000000100000000000000111000111000001110110110100000000
000001000000000000000100000000001110110110110000000000
111000000000000001100000000011011101000011100000000000
100000000000010000100000000000101010000011100000000000
010000000000000001000111100000011010001100000000000000
110000000000000000100010000000001111001100000000000000
000000000000101101000000001011101100000000000000000000
000000000000001001100000000011000000010100000000000000
000000010000000000000000000111011001111101000110000000
000000010000000101000010000101101101111100000001100110
000000010000101101100110101000011011000111000000000000
000000010001010101000010001011001111001011000000000000
000000010000101101100010011001001010101011110000000000
000000010001010101000010000101111110101001110000000000
000000010000000001100000000000011100000100000100000000
000010110010000000000010010000000000000000000001000000

.logic_tile 16 27
000000000000001000000000001111111111000000000000000000
000000000000001111000000000001011010001000000000000000
111000000000100011100110001111100000101001010000000000
100000000001011101000100001011000000000000000000000000
110000001100000000000000010101001100101000000000000000
010000000000001101000010100000010000101000000000000000
000000100000000101000010111101100001010000100000000000
000001000000000001100110011101101001000000000000000000
000001010000001001000010110101111000111101010010000000
000000110000000101000011000001000000010110100010100001
000000010000000000000110100011000000100000010010000000
000000011010000000000000000111001100000000000010000000
000000010000000000000110101101101010101001010110000000
000000010000000001000000001111110000111101010000100110
110000010000001001100111011111011110010111110000000000
100000111110000101000010111011100000101001010000000000

.logic_tile 17 27
000000000000001111000111000011101000110110010000100000
000000000000001001000000000111111011111001010000000100
000000000001110101000010111000000001001001000000000000
000000000000001101100111001001001000000110000000000000
000000000000000001000010000101001110101100000000000000
000000000000001101000011101111001010001100000010000000
000000000000001101000011111001011011010110100000000000
000000000000000101100010011001001010000000100000000000
000000010000000000000011001000011010000110100000000000
000000010000001101000000000001011100001001010000000000
000010010000000001000110110011111110000000000000000000
000000010000000000000110001011110000101000000010000101
000000010000000101100110001101001111100000000000000000
000000010000001101100110001001111011000000000000000000
000000010000100000000110101000000000001001000010000100
000000010001000000000000000011001000000110000011100010

.logic_tile 18 27
000000000000001101000010100000011101110000000000000001
000000000000000001100100000000001111110000000010000000
000000000000010000000000011000011010110100000000100000
000001000000100000000010001101011110111000000010000001
000000000000001000000111000011100000000000000000000000
000000000000000101000100001101100000010110100000000000
000000000001010000000110010001000000000110000000000000
000000000100001101000010100000001000000110000000000010
000010110000000000000000001001011010000011110010000000
000001010000001101000000001001100000000010100000000000
000000010000000101000110100011000001001001000010000000
000000010010000000100100000000001111001001000010000000
000000010000001000000000000000011100001100000000000000
000000010100001011000000000000011011001100000000000000
000000010000000000000010101000001010000000100000000100
000000010000100000000111111011011010000000010000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000010000000011101000010100001111011010111100000000000
000001000000100001000110110101101111000111010000000000
000000000000000000000111100001011001000000000000000000
000000000010000111000100000101101011010000000000000000
000000001010001001000111100101111110101001010000000000
000000000000001111000010001111101000001001010000000000
000000000000000111000011100011011010100001010000000000
000000000000001111000011110000101011100001010000000000
000001010000010000000000011000001110001111100000000000
000010010000101111000011101101011011001111010000000000
000000010001000000000000000111100000001001000000000000
000000010000000000000010000000001011001001000000000000
000010110000100000000110000000011110011100000000000000
000001010000010000000011111101001100101100000000000000
000000010000001001000111100101011100001001000000000000
000010011000000001000100001001111000001010000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000010011000000000000001000000000
000001000000000000000010000000000000000000000000001000
111000000000001000000000000101001111001100111100000000
100000000000001111000000000000001010110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000110010111001001001100111100000000
000000000000001111000010000000101010110011000000000000
000100100001100101100000000111101001001100111100000000
000100000001010000000000000000001000110011000000000000
000000000000000001100000000001101001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000101100110000101101001001100111100000000
000001000000000000000000000000101000110011000000000000
110000000000001000000000000101101001001100111100000000
000000000000000001000000000000101010110011000000000000

.logic_tile 2 28
000000001100000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001010000011110100000000
100000000000000000000000000000000000000011110000000000
000000100000000001100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000001001010000010000000000000
000000000010000000000000001101011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111011000010000000000000
000000000000000000000000001101011010000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000001000101000011100111101001001000000000000000
000000000000000000100011100011011010000110100000000000
111000000000000001100111001011011110111000110000000000
100000000000000000000000001001001001011000100001000000
010000000000000111000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000110000101101000110100000000000000
000000000000000000000000000001111001010100000000000000
000000001110000000000000001000011000110110100110000000
000001000000000011000000001111001001111001010000100010
000000000000000000000110000111001100100000010000000000
000000000000000000000000001111101001010000010000000000
000010000000101000000111011011101000110000100000000000
000001000001010111000010100111111001010000100000000000
000001000000001101000110101101001100000010100000000000
000010000000000001000000000111001110000011010000000000

.logic_tile 4 28
000001000000001001100000001011101111000100000000000000
000000100000000001000011111111001000001110000000000000
111000000000001111000011110101001110111001110000000000
100000000000001011100110001101001101001011100000000000
110000000000001011100110101000001010010110110110100000
010000000000000101000010011001001011101001110001000000
000000000000000011100010000011101011111101000000000000
000000000000000000000100001101101001010111010000000000
000000000000000101100110110111111111010110110001000000
000000000000000001100111011001011010111110110000000000
000000000000010001000111100001001011011101010111000000
000000000000000000000111010001001101111010100010100010
000000000000100101100000010101001110111110110000000000
000000000001011101000010100011111010101000010000000000
000010100000000000000111100101011011111010100000000000
000000000010000111000111000011011000111001010000000000

.logic_tile 5 28
000000000000100000000000011111011101010000000000100100
000000000001001101000011000001101010100001010000000000
111000000000001101000010100101101100101110100000000000
100000000000001101100000001011111010011110100000000000
010000000000000000000000001101101100110110100000000000
010000000000001001000000000111111101110110010000000000
000000000000001001000110010001000000000000000100000100
000000100000000111000010000000000000000001001010100000
000000100000001000000010010000011000000100000100000000
000001000010000101000111010000010000000000001010000001
000000000000000001000000010000011010000100000100000000
000000000000000000000010100000010000000000001010000010
000000100000000000000000011101111100000000100000000010
000010100000000000000010100001001100101000010000100000
110000000000000111000000001001111101010100000000000000
100010100000000000100000000011011000010000100000000010

.ramt_tile 6 28
000000000000000000000111100001001100000000
000000001000000000000000000000110000000000
111000000000000000000011100101001110000000
100000000000000111000000000000010000000000
010000000110000001000011100111101100000000
110001000000100000000000000000010000000000
000000000000001000000000001111101110000000
000000000000001011000000000101110000000000
000000000000000000000010101111101100000000
000000000000010001000000001011110000000000
000000000000001011100010001011101110000000
000000000000001011100010000011010000000000
000000000000000000000010101001101100000000
000001000000000000000000000001110000000000
110000001000001001000010001011001110000000
110000000000000111000110101011010000000000

.logic_tile 7 28
000000100000000000000010010000000000000000100110000000
000000000000000000000011100000001001000000000000000000
111000000111011111100111111111111100010000100000100000
100000000000100111100010011001011100010100000000000000
000000100000001000000110000000011010000100000110000000
000000000000001101000000000000010000000000000001000000
000000000000000000000000010111111111000001010000100000
000000000001010000000011110111101001000010010000000000
000000000000000001100000011001101000101110000000000000
000000000000100000100011001001011011101111010001000000
000001000000000000000000010111001100110110100000000000
000010001000000000000010000101011001111010100001000000
000000000000001001100000001000000000000000000110000000
000000000010001001000000000001000000000010000000000000
000000000000000001000110001000000000000000000100000000
000000000000000001000000000111000000000010000010000000

.logic_tile 8 28
000000000000000000000110000011100000101001010100000100
000000000000000001000000000011000000000000000000000010
111000000000000000000000000001000001001001000000000000
100001000001010000000000000111001100000000000000000000
110000000000000111000010011011000000000110000000000000
010000000000100111000011010011001110001111000000000000
000000000001010000000000010111000000101001010110100000
000000000000100000000010001001100000000000000000000000
000000001010001011100110110011101000110011110000000000
000000000000100001000011000011011111100001010000000000
000000000000000111100111100101001010101000010000000000
000000000000000001100100000101011101000100000000000000
000000101000001001100111100011111010101000000100000000
000000000000000001000100000000110000101000000010000010
110000000000000001100000000011111110111101000000000000
100000000000000000000000000000001011111101000001000100

.logic_tile 9 28
000001000000000001000011101011101001111110110000000000
000010000000100101100000000101111100110110110001000000
111000001000000001100111010001011011111111110000000000
100000001110000111000110000011001001110110100001000000
010000000000000000000011001111111001111011110000000000
110000000000100001000000000101001001110011110001000000
000000000000000111000111100000001110000100000110100000
000000100000000000000000000000000000000000000000000010
000000000000000101100110000101001101100001010000000000
000000000110100001000010011111011110010000000000000000
000000000000001001100110001011001100010111100000000000
000000000000000001100000000011011110000111010000000000
000000000000001001000010000011011111100000010000000000
000000001001000011100000001111111000010100000000000000
110000000000001001000110000111111010010111100000000000
100000001000001101000110000001111110001011100000000000

.logic_tile 10 28
000000000000000000000010001000000000000000000100000000
000010100000000000000000001001000000000010000001100000
111000000000000000000010110101101010101000010000000000
100000000001010111000011000111111111000000010000000000
010000000000001000000110111001001110101000010000000000
000000000000000011000010000111111011001000000000000000
000000000000000111000011100001101011101000010000000000
000000000000000000000011101001011011000000100000000000
000000000001000000000010100101000001111001110000000000
000000000000000000000000001111101101101001010010000001
000000000000000001100000000101011010100000000000000000
000000000000000000000010000101101001110000100000000000
000000001110000000000010000000011000000100000110000100
000001000000000111000010010000010000000000000001000000
110000000110100011100000001000001110101001110000000000
100000000000000000100000000011011101010110110000100000

.logic_tile 11 28
000000000000000000000011110000000001000000100101000000
000000001100000000000010000000001101000000000001000000
111000000000000000000000010011100000110000110000000001
100000000000001101000011101001001110111001110000000100
010000000000000000000110101101111110101000000000000000
000000000000001001000000001101111110011000000000000000
000001000000001000000010000111100001111001110100100000
000010000001000011000010001011101010101001010000000000
000000000001100000000111000000000001000000100100000000
000000000011011001000100000000001110000000001001000011
000000001010000000000000011000011000101101010000000000
000000000000001001000010000111001001011110100000000010
000001000000011011100000000001000001111001110000000000
000000100000100011100000001101101001010110100010000010
110000000000001001100110001011001000110000010000000000
100000000000001001000010001101011010110000000000000000

.logic_tile 12 28
000001000001001001000000001001100000010000100100000000
000000100000001011000000001011101101110110110000100010
111000000000100000000010100001111101100000010000000000
100000000001000000000111100001101100101000000000000000
010000000000101000000110001111100000100000010000000100
000010100001001011000000000101001111111001110000000000
000000000000001111000000000111011111000010000000000000
000000000000001011000011100101001011001011000000000000
000000000000000001100000011011000000010110100000000000
000000000000000001000011100011001110000110000000000000
000000100000000111000000001000011100001101010100000000
000001100000000001000010010101011111001110100001000010
000000000000001011100010010001011010000100000000000000
000000001100000011000010100011011000101100000000000000
110000000000000001000000010111101011000001000100000000
100000000000000101100010000111011111101011010010000000

.logic_tile 13 28
000010000000001000000000001101111010100000010000000000
000001000000001111000000000101011110110000010000000000
111000001000100111100000001011011100111000000000000000
100000000000000000000010101111101100100000000000000000
010000000000010001100000000011011010000111000000000000
000000000010000000000010100000011010000111000000000000
000000000000101111100000001000011111010001110100100000
000000100011000001000010011011011110100010110001000000
000000000000001111100000011001111111100000010000000000
000000000000000001000010011011011100010000010000000000
000100000000000000000010011111001100111100000100000000
000100000000000011000110011011100000111101010010100000
000000000000001001000011100011101111110100110100000101
000000000000000111100000000000101001110100110001000000
110000001000001000000110010001000001010110100000000000
100000000000000111000011001101001011001001000000000000

.logic_tile 14 28
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000001101000000001101001100110110110000000000
000000000000000111000000000101011000111110100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100011100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000000000001
000000001010000000000000000101000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000101000010110001111010000001010000000000
000000000000000000000010010101100000000000000000000000
111001000000000000000111001001011000000000000000000000
100110000001001101000000001101101001000010000000000000
110000000000001011100000000000001101001110000000100000
010000000000000001100010100011011101001101000000000000
000000000000001000000111000111011000111101010110000000
000000000000011001000010001111101011111101110000000000
000010000000001000000010101001001010000110000000000000
000100000000000001000010000111111110000010000000000000
000000000000000000000000010011100000001111000000000000
000000000000000101000010100001001001000110000000000000
000000000000001101100110100101111011101110000100000000
000000000000000101000010100000101011101110000001000001
000000000000000101000000000011101110000010100000000000
000000000001000000000000000111101010000011010000000000

.logic_tile 16 28
000000000000000000000000010000000000001001000000100000
000000000000000000000011010011001010000110000010000001
111000000000001001100000001111011011001000000000000000
100000000000000101100000001011011010000000000000000000
010000000000001001000010101011011110111110100110100000
010000000000001001000100000001000000111111110001000000
000000000000000001000110001101111111000000000000000000
000000000000000101000100000101111101100000000000100000
000000000000000101100000000101111001110000000000000000
000000000100000001000000001101001011100000000000000000
000000000000000000000110110111011100000000010000000000
000010000000000000000010100000111110000000010000000000
000010000000001101100110100000001011000000110000000000
000000000000000001100000000000001010000000110000000000
000000000000001101100010101111111011110000000000000000
000000000000000001000000000101011101100000000000000000

.logic_tile 17 28
000000000000000011100000000000011111110000000000000000
000000000000000111100000000000001111110000000000000000
000000000000000000000010100000001011010110000000000000
000000001110000000000010101101011001101001000000000000
000000000000000001000110011111111011111100000000000000
000000000000000101000110001101001101101100000000000000
000000000000001000000011110001000000000000000000000000
000000100000010001000111000011000000010110100000000000
000000000000000101100000000011101110101000000000000000
000000000000000011000000000000000000101000000010000000
000000000000000001100000010101000001001001000000000000
000000000000000000100010000000001011001001000000000000
000000000000001000000000000000000001100000010000000000
000000000000000101000000000011001001010000100000000000
000000000000001000000110000001000000000000000000000000
000000000001011001000000000101001000100000010010000000

.logic_tile 18 28
000000001110001000000111000000001000000011000000000000
000000000000000001000000000000011010000011000000000000
000000000001001101000000000011000001100000010000000000
000000000000100011000000000000001110100000010001100110
000000000000000011100010101011111110000010000000000000
000000000000000101100110100101101100000101000000000000
000000000000000001000000000001001110000001010000000000
000000000000000000000010100000000000000001010000100000
000000000000001000000000001000001010101000000000000001
000000000000001001000011101111010000010100000010000000
000000000000000000000010100000001011010110000000000000
000000000000000000000100000101011000101001000000000000
000000000000000001100110001101100000010000100000000000
000000000000000000000000000001101111000000000010000000
000000000010001000000110000001001100000001010000000000
000000000000001101000100000000010000000001010000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 20 28
000000000000001011100011101101001001000111010000000000
000000000000001011000110101111011110101011010000000000
111000000000001001100010101000000000001001000000000000
100000000000000001000000000011001100000110000000000000
000001000000000000000000000101111001001000000000100000
000010000000001101000000000000001100001000000000000000
000000000000000000000000001000001100101001110111000001
000000000000000111000000001001001111010110110001100000
000000000000001111000000000111011110101001010000000000
000000000000000001100000001001101110101000010000000000
000000000000001111100111001000000000000110000000000000
000000000000001011100000001111001000001001000001000000
000010100000001001100000001000011010101000000000000000
000001001100000111000010000011000000010100000000100000
000000000000001111000011101001011000111110100100000000
000000000000000111000010001011001110111100100010100100

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000100000000000000000010111001000110011001100000000
000000000000000000000010110000101001001100110000010000
111000000000000000000000010001001000110011001100000000
100000000000000000000010000000101110001100110000000000
000000000000000000000000010011101000110011001100000000
000000000000000000000010110000001001001100110000000000
000000000000000000000110000001001001110011001100000000
000000000000000000000000000000101101001100110000000000
000000000000000000000000000111101000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000000000101100110100111101000001100111100000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000010101001001001100111100000000
000000000000000101000010100000101001110011000000000000
110000000000001001100000000101101000001100111100000000
000000000000000001000000000000101011110011000000000000

.logic_tile 2 29
000000000000001101100110110001000000010110100000000000
000001000010100101000010100000000000010110100000000000
000000000000000101100000011011101010100000000000000000
000000000000000101000010101101001011000000000000000000
000000000000000101000000000000000000010110100000000000
000000000000000000100010110001000000101001010000000000
000000000000001000000110101001100000100000010010000000
000000000000000101000010101111001100000000000000000000
000000001100000001100000001001111011000010000000000000
000000000000000000000000001001001011000000000000000000
000000000000001000000000000000001000000011110000000000
000000000000000001000000000000010000000011110000000000
000000000000000000000000000001001000100000000000000000
000000000000000000000000001001011000000000000000000000
000000000000000000000000010000000000010110100000000000
000000000000000000000010001001000000101001010000000000

.logic_tile 3 29
000000000000000000000000011111101011010110100100100100
000000000010000000000010010011011000101001110001100000
111000000000000001100010111011001111011001110100100000
100000000000000111000011000001011010111001100000000011
110000000000100000000000011101111111000000100000000000
010000000001000000000010001001111111010000110000000000
000000000000000001100000010111101001010100100000000000
000000000000000111100011011111111000000100000000000000
000000000000001000000000011001100001001001000000000000
000000000000000101000010111001101010101001010000000000
000000000000001000000110101001111111101001000000000000
000000000000000101000100001101101101111001100000000000
000000001100000000000110000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000001000110110000000000000000000000000000

.logic_tile 4 29
000000000000000101100000001111101101110001110000000000
000000000000000000000010001101001100011011100000000000
111000000000001101000111001101101100111101010000000000
100000000000000011000000000011111111001011100000000000
010000001100000011100011110101101111100110110000000000
110000000000000000000010000011101110101001110000000000
000000000000000011100111101111101010111001010000000000
000000000000001001100111100001101000010001010000000000
000000000000001101100110011101101011111110110000000000
000001000000000101000010111101011100010100100000000000
000000000000000111000011100011101111011101010111000000
000000000000000111000000001011001111110101010000100000
000000000000000001100000010011011000000001000000000000
000000000000000001000010101001111010000111000000000000
000000000000001101000011111101111000101000000000000000
000000000000001101000110001011000000000000000000100000

.logic_tile 5 29
000000000001100000000011101101011011001101000000000100
000000000000010101000000000011001001000100000000000000
111000000000001111100111111001011011110110100000000000
100000000000001111000111111001001111111010100000000000
000000000000100000000011101111111001100110110000000000
000000000001010001000100001011101010101001110000000000
000000000000001101000000000101000000000000000100000000
000000000000001001100000000000100000000001000000100100
000000000000000000000000000000000001000000100100000000
000000001000000000000010000000001000000000000000000100
000000001000001000000000010011000000000000000100000000
000000000000000001000010000000100000000001000000100000
000000000000100000000000001101011111001101000000000000
000000000000010000000000001111001001000100000000100000
000000000000000000000110000000000000000000100100000000
000000000000000001000010000000001001000000000000000010

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000001011000000000110011000001100000001010000000100
000000000000000000000110001111000000000010100011000011
111000000000000000000011101000000000000000000100000000
100000000000000000000100001011000000000010000000100000
000000000000000000000000011001011101001110000000000000
000001000010000000000011110101101100001111000000000000
000000000000001111000000000000000001001111000000100100
000000000000001111000000000000001001001111000000100000
000001000000000101100000000101101110100001010000000000
000010101000000000100011100111001101010000000000000000
000000000000001111000111000000000000000000000000000000
000000000001000001100100000000000000000000000000000000
000000000000000101100000000101000000011111100000000000
000000000000001001100000000000101001011111100001100000
000000000000100000000111000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 8 29
000000000000001000000110000011000000000000000000000000
000010100000000101000111100011001111100000010000000000
111001000000001111000000001101011111101011110100000100
100010000000000001000000000001011101100011110001000000
110000101000000111100111101001011111110000010000000000
010000000000000000100111110111111010010000000000000000
000000000000001011100000011001011001111011110010000000
000000000000001011000010000111001011110011110001000010
000000000000001011100010000111011011000110100000000000
000000000000100111000010000000001100000110100000000000
000001000000000000000010000111101001111110110100000000
000010000000001001000011111101111000010110100000100100
000000000000001000000111000011001001100000010000000000
000000000000000001000100001101111101010000010000000000
010000001000100011100010000101101010101001000000000000
100000000000010001100010001011011001100000000000000000

.logic_tile 9 29
000000000000101111000110001011111110001111000000000000
000000000010010001100000000101111100001011000000000000
111000000000000000000110100011011101110100110010000000
100000000000000000000000000000101001110100110000000001
010000000000000111000000011000000000000000000110100000
000000000000000000010010100111000000000010000000000000
000000000000000011100000000111101011010111100000000000
000000000000000000100000000111101100000111010000000000
000000000000011001100000010001000000011111100000000000
000000000000100101000011010000101000011111100001000000
000000000110001101100011100111111100010111100000000000
000000000010001011100011000111111000001011100001000000
000000000000000000000000000101001110111101010000000000
000000000000001111000010001011110000101001010010000010
110000000000000001000010010000000000000000100100000100
100000100000000000000010010000001100000000000010000100

.logic_tile 10 29
000000000000001000000000010011001010111000000000000000
000000000000001111000011111011111001010000000000000000
111000000110000111100000010001100000000000000100000000
100010100000000101000010000000000000000001000001000100
010000000000001111000011110111000000000000000110000000
000000000000001101110011010000000000000001000000100010
000000001010000000000000001111100001110000110010000000
000000000000000000000010001101001110111001110000000010
000001000000000001000110001011011000100000010000000000
000010100010000001000110001011101101010100000000000000
000000000000001111100110000101011101100000000000000000
000010000000000111000010000000101101100000000011000100
000000000000001000000000000101011110000010000000000000
000000000000001011000000000001011010000000000000000000
110000000000001001000000000011011001101011010000000000
100000100000000001000011110011011100001011100000000000

.logic_tile 11 29
000010000000000000000111100101000001010110100000000000
000001000000000111000110000011101110001001000000000000
111000000000000101000000000011011000101001110100000100
100000000000000000000011100000111001101001110000100000
010000100000001000000000001111111101111000000000000000
000000000000000001000010000111101101110000000000000000
000000001000000001100110001101111011010000100100000100
000000100000000000000000000011011101100010110000000001
000000001111001111100010011001101010000001010100000010
000000000000000101100010001001000000101011111000000100
000000000000000001000110010001001000010000110000000000
000000000001010000000110000111011101000000010000000000
000000000000000000000010000111101100100000000000000000
000000000000000001000100000001101111111000000000000000
110000000000000001000110000111111110000010000000000000
100010100000000000000111000111011100001011000000000000

.logic_tile 12 29
000000000000001000000111000001001011101000010000000000
000000101110001011000010111101111100000100000000000000
111000100000101011100011100011101001111101000100000100
100001000000010011100100000000111101111101000000100001
010001001000000000000011111000001110111001000000000100
000010000000001111000111001101011000110110000000000000
000000000001010111000010100001111101100001010000000000
000000001000000001000100000101001010010000000000000000
000000000110000000000110000001101111101001000000000000
000000001110000000000000000111101100100000000000000000
000010000000100000000010111111000001110000110110000000
000010100000010001000011001011101111111001110000100000
000000000000001011100111011011011001101000000000000000
000000000000001101100011110001101010111000000000000000
110000100000001000000000011101101110010110100000000000
100000000000000001000010000111000000000001010000000000

.logic_tile 13 29
000000000000001111100000000101101011101000010000000000
000000000000100011100000001111001111100000010000000000
111000001110001000000111010101111100110100110100000000
100010000000001011000110000000101110110100110001100100
010000000001010111100111011011111010101000000000000000
000000000000101001100110000111101111110100000000000000
000000000110000000000010100111011001110000010000000000
000000000011011001000111111011111010110000000000000000
000000000001010000000010001101000000111001110100000000
000000000000100000000100001101101110101001010010000000
000000000100000000000011100001011001101000010000000000
000000000001001001000100000001001101000000100000000000
000000000000001111000010000001101101101000010000000000
000000000000000001000000000101111000000100000000000000
110000000000000001100110001101001010111000000000000000
100000000000000000000000001101101010100000000000000000

.logic_tile 14 29
000000000000000000000000000011111001000010000101000100
000000000000000000000010100111111100010010101010000101
111000000110000000000111001011101101010000100100000100
100000000000000000000100001011011001101000010001100100
010000000000001000000000001111111000001011000110000000
010000001110000111000000001111011111000010000001100010
000000001000000000000000001000011101001000000100100100
000000000000000000000000000111011101000100000001100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000111010000011101001000000100000100
000000000001010011000010100101001101000100000010100010
000000000000000101100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000001000000010000000000000000000000000000000
100000000000000011000000000000000000000000000000000000

.logic_tile 15 29
000000000001000000000011100011100001010000100000000000
000000000000000000000000000000001001010000100000000010
111001000000000000000110011101011011101011010100000000
100010000000000000000111111101111010000011000000000000
110000000000000101000111001001011101101110000100000000
010000000000000101000000000111101011010110000000000000
000000001000001000000110010000000000100000010000000000
000000000000000111000011100111001100010000100000000010
000000000000000001000110010000011110010100000000000000
000100000110000000000011011111000000101000000000000000
000000000000000001000110100111011100101001010110000000
000000000000000101000000000101001101111001010000100100
000000000000001101100110101001111011111111010100000000
000000000000000001000000001101111111111101010000000000
000000000000001111000010000101000001100000010000000000
000000000000000101100000000000001101100000010000000000

.logic_tile 16 29
000000000000000000000110010011001101000010110100000000
000000000000000101000011010000011101000010110001000000
111000000000000101000010110001100001000000000000000000
100000000000000000000010011001101110010000100000000000
110000000000000011100000000111000001000000000000000000
010000000000000000100000000101101010100000010000000000
000000000000000011100110001001000000101001010000000000
000000000000010001100100000101100000000000000000000000
000010100000000001100010010000000001100000010000000000
000000000000000000100011010001001011010000100000100000
000000000000000000000000000011111010101000000000000000
000000000000001001000010100000000000101000000000000000
000001000000000000000000000001100001101111010110000100
000000100000000000000010000000001111101111010000000000
000000000000101000000010101000000001000110000000000000
000000000000010001000010101111001001001001000000000000

.logic_tile 17 29
000000000000001111000110100111101100000011000000000000
000000000000001011000000001111111100000011100000000010
000000001000001011100010100011101011010100000000000000
000000000000001001000010100001101000000100000000000000
000000000000000001100010100000011010100000000000000000
000000000000000101100010000011001011010000000000000010
000000000000000000000011110001101011011100100000000000
000000000001000001000011000001111001111100110000000000
000100000000001000000010000111101011010010100000000000
000000000000001001000000000111101001000000000000000000
000001000000000000000000011001011000010111100000000000
000010100000000000000011001101001110000111010000000000
000000000000001001100110000001011000010100000000000000
000000000000000101000000000000110000010100000000000000
000000000000000000000000010101100000000110000000000000
000000000000000000000010000000101011000110000010000000

.logic_tile 18 29
000000000000000000000111000000000000100000010010100001
000000000000000101000010100101001000010000100010100000
111010100010000000000010100101111111010000110000000000
100000000000000101000000001011011010100000010000000000
000000000000000101000110000101111001010110100000000000
000000000000000000000000001101111000101000010000000000
000001000000000101000110100111011111101011000000000000
000010000000001101000010000000101111101011000000000000
000000000000001111100111000001011101000010100000000000
000000000000000011000110001001101111000001000010000000
000000000000000001100110001111101101101000000000000000
000000000000000000000100001011001110010000000000000000
000000000000000001100110110111000000111001110100000000
000000000110000000000110000111101101101001010011000010
000000000000000011100110011101101100000000010000000000
000000000000011111000010001011101100000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000001000000000000001100000010000100000000000
000000000000001111000000000001101100110000110000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000010111001000001100111100000000
000000000000000000000011110000001001110011000000010000
111000000000000000000110000111001001001100111100000000
100000000000000000000000000000001010110011000000000000
000100000000000000000000010101001000001100111100000000
000100000000000000000010000000101001110011000000000000
000000000000001001100000000111001001001100111100000000
000000000000000111000000000000101010110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001010110011000000000000
000000000000001001100110000101101001001100111100000000
000000000000000001000000000000001101110011000000000000
110000000000001000000000001000001001001100110100000000
000000000000000001000000001001001010110011000000000000

.logic_tile 2 30
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000110100001001010000010000000000000
000000000000000101000000001101011000000000000000000000
000000000000000000000110111101111001000010000000000000
000000000000000000000010100101111000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000001000000000000000000000000000000000000000000000000
000000101000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001001000000000000001011100111110100000000000
000000000000001111000000000000110000111110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000100110000001
000000000000000000000100000000001010000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000100000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000100100000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
111000000110000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000001000000001101111110011000000000000000
000000000001010000000000000011011100010110100001000000
000000000001000011000000001011101101001010000000000000
000000001000000000000000000101001111000010100000000000
000000000000000111000000000111111011000011110000000000
000000000000000000100000000011101100100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011000000000000001111000100000000
000000000001010000000000000000001111001111000010000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010000000000000000000000000000011010000100000100000100
000000000010000000000000000000010000000000000011000000
000000000000000000000000000011100000000000000000000000
000000000000000000000010101111100000101001010000000000
000001000000000101100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100000000010
000000000000000000000010100000001100000000000000000000
000000000000000000000000010000001111001100000001000000
000000000010000000000010100000011101001100000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000101000000001000000000000000000000000000000000000000
000100101100000111000000000000000000000000000000000000
001000000000001000000000010000000001100000010010000000
001000000001000111000010101111001111010000100000000000
000000000000000000000000001000000000010110100100000100
000001000010000000000000001001000000101001010000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000001001111000000000000
000100001000000000000000000000001101001111000010000000
000000001010000000000000011000000000000110000000000100
000000100000000000000011101111001111001001000000000000
000000000000000000000000011000000000010110100101000010
000000000000000000000010000111000000101001010000000000
010000000000000001100000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 11 30
000000000000000111100000011011011101010100110100000100
000000000000000000000010110101001000000000110000100000
111000000000001000000000000011011001000010000000000000
100000000000000011000000000111001110001011000000000000
010000000000000111100000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000001100000000000001110000100000110100000
000000000000000000000010000000010000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000111100000000101001111011100000000000000
000000000000000000000000000111001011001000000000000000
000000000001000001000110000001000000111001110000000000
000001000000000011100100001011001001111111110011100000
110000000000000000000000000000000000000000000100000000
100000000000001001000000001101000000000010000011100000

.logic_tile 12 30
000001000000001001100000000101101101111000000000000000
000000100000000011000000000101001000100000000000000000
111000000000101111100000000011111011101000010000000000
100000000000010011000000000011111000000100000000000000
010001000000001001000011100101001100101000010000000000
000010000000001011000100001101011100010100000000000000
000000000000000011100011101101011010100000000000000000
000010100000000001100000000011001100110000100000000000
000000000000100111000110001001001010100000010000000000
000000000001000111000000001101001011110000010000000000
000000001010001011100110110001011000101000010000000000
000000000000000001100010110101001110100000010000000000
000000000000001001000011100000011101110001110100000001
000000000000000001100000001111011110110010110000100000
110000000110000001100000001011101110111101010100000000
100000000000000000000000001011000000101001010011000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111000000110000111100000000000000000000000000000000000
100000000001010000100000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000111100110001000001011111101000100000100
000000000000000000000000000011011101111110000001100000
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000101101101101000010010000000
100000000000000000000000000000001000101000010000100010

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000001100000000000000000000000000000000000
100010000000000000100000000000000000000000000000000000
010000000000100000000111000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000001011100000101001010110000101
000000100000000000000000000001000000000000000001000101

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000001000000110010000000000000000000000000000
100000000000000111000011010000000000000000000000000000
010000000000000000000000001001101101111000110111100000
010000000000000000000000001001111000110000110001000011
000000000000000000000111010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001110000000000110010101100001010000100000000000
000000000000000000000110110000101111010000100010000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101101100000001010000000000
000000000000000000000000000000110000000001010000000000

.logic_tile 17 30
000000000000000011100111010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
111000000000001101000111001011100001011111100100000000
100000000000000011000100000011001010101001010001000000
010000000000001001000111011000000000010000100000000000
010000000000001001000110000001001111100000010000000000
000000000000000111100111000101111110110100010111100111
000000000000000101100100001101011111101000010001100011
000000000000000000000010000001011000101001010000000000
000000000000000000000010001111010000000001010000000000
000000000000001001100110001101101011100000010000000000
000000000000000001000100001011101000110000010000000000
000000000000000001000110010011001010100001010000000000
000000000000000000000110011101111101010000100000000000
000000000000000000000110100111001110111111000000000000
000000000000000000000000001001101010010110000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101110000010100000000000
000000000000000000000000000111110000000011110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000011100000000111000001100000010000000000
000000000000000000100000000000101001100000010000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010011000010010
000010011000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000010001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000011000110010
000000001000110000
000000000000000100
000000000000000001
000010000000000010
000010010000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000011110
000011010000010100
001000110000000100
000000001000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000011110000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000001
000000000000000001
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk$SB_IO_IN_$glb_clk
.sym 5 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 6 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 7 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 8 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 9 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 11 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 clk$SB_IO_IN_$glb_clk
.sym 14 iomem_wdata[12]
.sym 15 iomem_wdata[4]
.sym 16 iomem_wdata[7]
.sym 17 iomem_wdata[11]
.sym 18 iomem_wdata[1]
.sym 20 iomem_wdata[0]
.sym 22 iomem_wdata[5]
.sym 23 iomem_wdata[4]
.sym 24 iomem_wdata[15]
.sym 25 iomem_wdata[5]
.sym 26 iomem_wdata[1]
.sym 28 iomem_wdata[0]
.sym 29 iomem_wdata[7]
.sym 30 iomem_wdata[3]
.sym 31 iomem_wdata[3]
.sym 32 iomem_wdata[10]
.sym 34 iomem_wdata[2]
.sym 35 iomem_wdata[13]
.sym 36 iomem_wdata[8]
.sym 37 iomem_wdata[14]
.sym 38 iomem_wdata[9]
.sym 41 iomem_wdata[6]
.sym 42 iomem_wdata[2]
.sym 44 iomem_wdata[6]
.sym 45 iomem_wdata[0]
.sym 46 iomem_wdata[8]
.sym 47 iomem_wdata[0]
.sym 48 iomem_wdata[1]
.sym 49 iomem_wdata[9]
.sym 50 iomem_wdata[1]
.sym 51 iomem_wdata[2]
.sym 52 iomem_wdata[10]
.sym 53 iomem_wdata[2]
.sym 54 iomem_wdata[3]
.sym 55 iomem_wdata[11]
.sym 56 iomem_wdata[3]
.sym 57 iomem_wdata[4]
.sym 58 iomem_wdata[12]
.sym 59 iomem_wdata[4]
.sym 60 iomem_wdata[5]
.sym 61 iomem_wdata[13]
.sym 62 iomem_wdata[5]
.sym 63 iomem_wdata[6]
.sym 64 iomem_wdata[14]
.sym 65 iomem_wdata[6]
.sym 66 iomem_wdata[7]
.sym 67 iomem_wdata[15]
.sym 68 iomem_wdata[7]
.sym 101 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 102 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 105 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 107 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 108 soc.memory.ram00_WREN
.sym 116 display.second_timer_state[1]
.sym 117 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[2]
.sym 118 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 119 display.second_timer_state[2]
.sym 120 display.second_timer_state[3]
.sym 121 display.second_timer_state[4]
.sym 122 display.second_timer_state[7]
.sym 123 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[1]
.sym 131 soc.memory.rdata_1[0]
.sym 132 soc.memory.rdata_1[1]
.sym 133 soc.memory.rdata_1[2]
.sym 134 soc.memory.rdata_1[3]
.sym 135 soc.memory.rdata_1[4]
.sym 136 soc.memory.rdata_1[5]
.sym 137 soc.memory.rdata_1[6]
.sym 138 soc.memory.rdata_1[7]
.sym 142 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 184 iomem_wdata[2]
.sym 190 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 203 soc.memory.rdata_1[0]
.sym 204 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 205 iomem_wdata[4]
.sym 206 iomem_wdata[15]
.sym 207 soc.memory.rdata_1[6]
.sym 210 iomem_wdata[0]
.sym 215 soc.memory.rdata_1[1]
.sym 216 soc.memory.rdata_1[2]
.sym 217 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 222 soc.memory.rdata_1[5]
.sym 224 iomem_wdata[6]
.sym 225 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 227 soc.memory.rdata_1[7]
.sym 228 iomem_wdata[6]
.sym 229 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 237 soc.memory.wen[1]
.sym 246 soc.memory.rdata_0[8]
.sym 247 soc.memory.rdata_1[3]
.sym 248 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 249 soc.memory.rdata_1[4]
.sym 259 iomem_wdata[14]
.sym 264 soc.memory.rdata_1[12]
.sym 266 soc.memory.rdata_1[13]
.sym 268 iomem_addr[4]
.sym 269 soc.memory.rdata_0[0]
.sym 271 soc.memory.rdata_0[1]
.sym 273 iomem_wdata[12]
.sym 275 soc.memory.ram00_WREN
.sym 276 soc.memory.rdata_0[3]
.sym 277 iomem_wdata[7]
.sym 278 soc.memory.rdata_0[4]
.sym 279 iomem_wdata[12]
.sym 283 iomem_addr[15]
.sym 284 soc.memory.rdata_0[7]
.sym 289 iomem_addr[15]
.sym 290 soc.memory.rdata_0[12]
.sym 292 soc.memory.rdata_0[13]
.sym 303 iomem_wdata[11]
.sym 308 iomem_wdata[5]
.sym 312 iomem_wdata[5]
.sym 313 iomem_wdata[1]
.sym 317 iomem_wdata[9]
.sym 318 iomem_wdata[8]
.sym 319 iomem_wdata[10]
.sym 323 iomem_wdata[13]
.sym 324 iomem_wdata[8]
.sym 325 iomem_wdata[10]
.sym 326 iomem_wdata[3]
.sym 327 iomem_wdata[3]
.sym 335 soc.memory.rdata_0[10]
.sym 336 iomem_addr[16]
.sym 347 iomem_addr[14]
.sym 351 soc.memory.rdata_0[8]
.sym 353 $PACKER_VCC_NET
.sym 359 clk$SB_IO_IN_$glb_clk
.sym 364 iomem_addr[5]
.sym 366 iomem_wdata[9]
.sym 367 iomem_addr[15]
.sym 368 iomem_addr[3]
.sym 369 iomem_wdata[10]
.sym 371 iomem_wdata[8]
.sym 372 iomem_addr[13]
.sym 373 iomem_wdata[11]
.sym 375 iomem_wdata[13]
.sym 376 iomem_addr[3]
.sym 377 iomem_addr[7]
.sym 378 iomem_addr[6]
.sym 379 iomem_addr[9]
.sym 382 iomem_addr[2]
.sym 384 iomem_addr[14]
.sym 385 iomem_addr[4]
.sym 387 iomem_addr[2]
.sym 388 iomem_wdata[12]
.sym 390 iomem_addr[11]
.sym 391 iomem_wdata[15]
.sym 392 iomem_wdata[14]
.sym 393 iomem_addr[10]
.sym 394 iomem_addr[8]
.sym 395 iomem_addr[12]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[8]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[9]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[10]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[11]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[12]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[13]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[14]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[15]
.sym 451 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 452 display.second_timer_state[11]
.sym 453 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[0]
.sym 454 display.second_timer_state[12]
.sym 455 display.second_toggle_SB_LUT4_O_I3
.sym 456 gpio_in[0]
.sym 457 display.second_timer_state[9]
.sym 458 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 466 soc.memory.rdata_1[8]
.sym 467 soc.memory.rdata_1[9]
.sym 468 soc.memory.rdata_1[10]
.sym 469 soc.memory.rdata_1[11]
.sym 470 soc.memory.rdata_1[12]
.sym 471 soc.memory.rdata_1[13]
.sym 472 soc.memory.rdata_1[14]
.sym 473 soc.memory.rdata_1[15]
.sym 476 iomem_addr[5]
.sym 489 iomem_addr[3]
.sym 491 iomem_addr[6]
.sym 515 iomem_wdata[11]
.sym 518 soc.memory.rdata_1[14]
.sym 520 soc.memory.rdata_1[15]
.sym 522 iomem_addr[13]
.sym 524 iomem_wdata[9]
.sym 527 soc.memory.rdata_1[10]
.sym 532 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 534 iomem_wdata[15]
.sym 540 soc.memory.rdata_1[8]
.sym 542 soc.memory.rdata_1[9]
.sym 546 iomem_addr[8]
.sym 548 iomem_wdata[5]
.sym 551 iomem_addr[2]
.sym 553 iomem_wdata[14]
.sym 556 iomem_addr[2]
.sym 557 iomem_addr[7]
.sym 558 soc.memory.rdata_1[11]
.sym 559 iomem_addr[9]
.sym 560 iomem_wdata[1]
.sym 562 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 563 soc.memory.rdata_0[14]
.sym 564 soc.memory.rdata_0[5]
.sym 565 soc.memory.rdata_0[15]
.sym 566 soc.memory.rdata_0[6]
.sym 567 $PACKER_GND_NET
.sym 568 iomem_addr[11]
.sym 569 soc.memory.rdata_0[9]
.sym 571 iomem_addr[10]
.sym 572 $PACKER_GND_NET
.sym 573 iomem_addr[12]
.sym 575 iomem_addr[7]
.sym 578 iomem_addr[9]
.sym 583 iomem_addr[7]
.sym 592 iomem_addr[12]
.sym 593 iomem_addr[13]
.sym 594 iomem_addr[10]
.sym 595 iomem_addr[5]
.sym 596 soc.memory.wen[0]
.sym 597 soc.memory.wen[0]
.sym 600 soc.memory.wen[1]
.sym 601 iomem_addr[16]
.sym 603 soc.memory.wen[1]
.sym 605 soc.memory.ram00_WREN
.sym 606 iomem_addr[11]
.sym 607 iomem_addr[9]
.sym 608 iomem_addr[14]
.sym 611 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 612 iomem_addr[4]
.sym 613 soc.memory.ram00_WREN
.sym 618 iomem_addr[15]
.sym 619 iomem_addr[6]
.sym 620 iomem_addr[7]
.sym 621 iomem_addr[8]
.sym 623 soc.memory.wen[0]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[0]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[1]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[1]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[0]
.sym 636 soc.memory.ram00_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[0]
.sym 639 soc.memory.ram00_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[1]
.sym 642 iomem_addr[16]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[1]
.sym 645 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 646 iomem_addr[11]
.sym 678 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 679 display.second_timer_state[20]
.sym 680 display.second_timer_state[17]
.sym 681 display.second_timer_state[18]
.sym 682 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 683 display.second_timer_state[21]
.sym 684 display.second_timer_state[0]
.sym 685 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 693 soc.memory.rdata_0[0]
.sym 694 soc.memory.rdata_0[1]
.sym 695 soc.memory.rdata_0[2]
.sym 696 soc.memory.rdata_0[3]
.sym 697 soc.memory.rdata_0[4]
.sym 698 soc.memory.rdata_0[5]
.sym 699 soc.memory.rdata_0[6]
.sym 700 soc.memory.rdata_0[7]
.sym 704 iomem_wdata[2]
.sym 713 iomem_addr[13]
.sym 742 iomem_wdata[9]
.sym 743 iomem_wdata[10]
.sym 747 soc.memory.wen[0]
.sym 750 soc.memory.wen[1]
.sym 753 iomem_wdata[8]
.sym 754 soc.memory.wen[1]
.sym 755 soc.memory.wen[0]
.sym 764 iomem_wdata[10]
.sym 772 iomem_addr[4]
.sym 775 iomem_addr[5]
.sym 780 iomem_addr[6]
.sym 782 soc.memory.ram00_WREN
.sym 784 iomem_wdata[3]
.sym 785 iomem_wdata[13]
.sym 788 iomem_wdata[3]
.sym 790 soc.memory.rdata_0[2]
.sym 791 iomem_addr[8]
.sym 797 iomem_wdata[14]
.sym 799 iomem_addr[8]
.sym 820 $PACKER_VCC_NET
.sym 828 $PACKER_VCC_NET
.sym 843 $PACKER_GND_NET
.sym 848 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 soc.memory.rdata_0[8]
.sym 921 soc.memory.rdata_0[9]
.sym 922 soc.memory.rdata_0[10]
.sym 923 soc.memory.rdata_0[11]
.sym 924 soc.memory.rdata_0[12]
.sym 925 soc.memory.rdata_0[13]
.sym 926 soc.memory.rdata_0[14]
.sym 927 soc.memory.rdata_0[15]
.sym 969 soc.cpu.cpu_state[4]
.sym 1012 soc.memory.rdata_0[11]
.sym 1013 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 1019 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 1022 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 1024 iomem_addr[6]
.sym 1026 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 1037 soc.cpu.cpu_state[4]
.sym 1130 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 1131 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 1132 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 1133 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 1134 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 1135 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 1136 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3]
.sym 1137 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 1141 $PACKER_VCC_NET
.sym 1159 soc.cpu.instr_maskirq
.sym 1164 $PACKER_VCC_NET
.sym 1178 soc.cpu.count_cycle[0]
.sym 1179 iomem_addr[14]
.sym 1212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 1223 $PACKER_VCC_NET
.sym 1226 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 1227 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 1228 iomem_addr[15]
.sym 1229 soc.cpu.instr_sub
.sym 1232 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 1233 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 1234 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 1236 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 1336 soc.cpu.alu_out_q[5]
.sym 1337 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 1338 soc.cpu.alu_out_SB_LUT4_O_26_I2[0]
.sym 1339 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 1340 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 1341 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 1342 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 1343 soc.cpu.alu_out_SB_LUT4_O_25_I2[0]
.sym 1365 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 1384 iomem_addr[9]
.sym 1386 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 1387 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 1389 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 1395 soc.cpu.mem_la_wdata[2]
.sym 1419 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 1427 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 1428 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 1429 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 1431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 1432 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 1434 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 1436 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 1437 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 1438 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 1439 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 1440 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 1441 $PACKER_GND_NET
.sym 1442 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 1443 iomem_addr[12]
.sym 1445 iomem_addr[7]
.sym 1450 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 1544 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 1545 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 1546 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 1547 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 1548 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 1549 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 1550 soc.cpu.alu_out_q[10]
.sym 1551 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 1575 soc.cpu.alu_out_q[5]
.sym 1608 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 1610 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 1615 soc.cpu.alu_out_SB_LUT4_O_25_I2[0]
.sym 1619 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 1636 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 1640 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 1642 iomem_addr[8]
.sym 1643 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 1644 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 1645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 1646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 1647 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 1649 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 1650 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 1651 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 1753 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 1754 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 1755 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 1756 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 1757 soc.cpu.alu_out_q[8]
.sym 1758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 1759 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 1760 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 1785 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 1803 soc.cpu.cpu_state[4]
.sym 1821 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 1824 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 1845 soc.cpu.cpu_state[4]
.sym 1849 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 1850 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 1851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 1852 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 1854 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 1857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 1858 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 1859 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 1860 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 1861 soc.cpu.cpu_state[4]
.sym 1862 soc.cpu.cpu_state[4]
.sym 1865 soc.cpu.cpu_state[4]
.sym 1965 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 1966 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 1967 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 1968 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 1969 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 1970 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 1971 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 1972 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 2029 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 2036 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 2057 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 2073 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 2075 soc.cpu.pcpi_rs2[24]
.sym 2076 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 2077 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 2078 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 2079 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 2082 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 2083 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2086 soc.cpu.instr_sub
.sym 2087 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 2088 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 2190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 2191 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 2192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 2193 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 2194 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 2195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 2196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 2197 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 2202 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 2238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 2243 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 2244 soc.cpu.mem_la_wdata[3]
.sym 2246 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 2249 soc.cpu.mem_la_wdata[2]
.sym 2250 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 2272 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 2283 iomem_addr[7]
.sym 2286 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 2287 soc.cpu.pcpi_rs2[22]
.sym 2288 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 2289 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 2290 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 2291 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 2292 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 2293 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 2294 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 2295 $PACKER_GND_NET
.sym 2297 iomem_addr[12]
.sym 2308 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 2396 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 2397 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 2398 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 2399 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 2400 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 2401 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 2402 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 2403 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 2444 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 2446 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 2460 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 2462 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 2465 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 2466 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 2470 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 2478 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 2487 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 2488 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 2492 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 2493 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 2494 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 2495 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 2496 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2497 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 2498 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 2499 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 2500 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 2502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 2503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 2604 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 2605 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 2606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 2607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 2608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 2609 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 2610 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 2611 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 2624 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 2654 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 2655 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 2668 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 2670 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 2686 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 2698 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 2701 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 2703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 2704 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2705 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 2706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 2707 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 2709 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2710 soc.cpu.pcpi_rs2[19]
.sym 2711 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 2716 soc.cpu.cpu_state[4]
.sym 2720 soc.cpu.cpu_state[4]
.sym 2813 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 2816 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 2818 soc.cpu.alu_out_q[21]
.sym 2819 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 2820 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 2823 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 2825 soc.cpu.instr_rdinstr
.sym 2832 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 2833 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 2846 soc.cpu.cpuregs_raddr2[3]
.sym 2863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 2864 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 2871 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 2884 soc.cpu.pcpi_rs2[24]
.sym 2888 soc.cpu.pcpi_rs2[29]
.sym 2909 soc.cpu.pcpi_rs2[25]
.sym 2910 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 2911 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2912 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 2913 soc.cpu.pcpi_rs2[27]
.sym 2914 soc.cpu.pcpi_rs2[26]
.sym 2915 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 2916 soc.cpu.pcpi_rs2[30]
.sym 2917 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 2918 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 2919 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 2920 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 2932 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3027 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 3030 soc.cpu.alu_out_q[0]
.sym 3032 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 3057 soc.cpu.pcpi_rs2[27]
.sym 3058 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 3088 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 3095 soc.cpu.alu_out_q[21]
.sym 3133 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 3136 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 3138 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 3139 soc.cpu.alu_out_q[0]
.sym 3140 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3141 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 3142 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3143 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3144 soc.cpu.pcpi_rs2[22]
.sym 3145 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 3146 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 3147 soc.cpu.reg_next_pc[0]
.sym 3148 $PACKER_VCC_NET
.sym 3150 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 3263 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 3300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 3332 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 3341 soc.cpu.pcpi_rs2[19]
.sym 3344 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 3346 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 3349 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3350 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3351 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 3352 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 3353 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 3354 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 3356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 3357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 3460 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 3461 soc.cpu.reg_next_pc[0]
.sym 3463 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 3486 soc.cpu.irq_mask[2]
.sym 3552 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 3553 soc.cpu.instr_bne
.sym 3554 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 3555 soc.cpu.instr_bge
.sym 3556 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3557 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 3559 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 3560 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3561 soc.cpu.pcpi_rs2[19]
.sym 3563 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3572 soc.cpu.cpu_state[4]
.sym 3665 soc.cpu.mem_do_rinst
.sym 3666 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 3667 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 3668 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 3669 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 3670 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 3685 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 3698 $PACKER_VCC_NET
.sym 3735 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 3756 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 3760 soc.cpu.pcpi_rs2[26]
.sym 3761 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 3762 soc.cpu.pcpi_rs2[30]
.sym 3763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 3764 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 3765 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3766 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3767 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 3768 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 3769 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 3770 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 3771 soc.cpu.pcpi_rs2[25]
.sym 3778 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3875 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 3876 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 3877 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 3878 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 3879 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 3880 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 3892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 3902 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 3906 soc.cpu.mem_do_rinst
.sym 3921 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 3923 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 3927 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 3931 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 3937 soc.cpu.mem_do_rinst
.sym 3938 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 3944 soc.cpu.cpu_state[2]
.sym 3968 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 3969 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 3970 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 3971 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 3972 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 3973 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3974 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 3975 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3976 soc.cpu.pcpi_rs2[22]
.sym 3977 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3978 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 3980 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3981 $PACKER_VCC_NET
.sym 3983 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 3989 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 4086 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 4087 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 4088 soc.cpu.instr_lw_SB_LUT4_I0_O[3]
.sym 4089 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 4090 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 4091 soc.cpu.irq_delay
.sym 4092 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[2]
.sym 4128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[6]
.sym 4129 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 4131 soc.cpu.alu_out_q[25]
.sym 4146 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4148 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 4149 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 4150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 4156 soc.cpu.cpu_state[6]
.sym 4157 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 4165 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 4171 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4176 soc.cpu.cpu_state[6]
.sym 4182 soc.cpu.latched_is_lh
.sym 4193 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4194 soc.cpu.latched_is_lb
.sym 4195 soc.cpu.cpu_state[3]
.sym 4196 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 4199 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 4200 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 4206 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 4213 soc.cpu.cpu_state[3]
.sym 4312 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 4313 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 4314 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 4315 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 4316 soc.cpu.instr_lw_SB_LUT4_I0_O[0]
.sym 4317 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 4318 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 4319 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 4339 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 4378 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 4384 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 4386 UART_RX_SB_LUT4_I1_I0[3]
.sym 4387 soc.cpu.cpu_state[1]
.sym 4403 UART_RX_SB_LUT4_I1_I0[3]
.sym 4423 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 4425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 4426 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 4427 soc.cpu.pcpi_rs2[19]
.sym 4428 soc.cpu.instr_bne
.sym 4429 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 4430 soc.cpu.instr_bge
.sym 4431 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 4432 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 4433 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 4434 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 4435 soc.cpu.cpu_state[4]
.sym 4444 soc.cpu.cpu_state[1]
.sym 4539 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 4540 soc.cpu.instr_sb
.sym 4541 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 4542 soc.cpu.instr_lw
.sym 4543 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 4544 soc.cpu.instr_sw
.sym 4545 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 4546 soc.cpu.instr_sh
.sym 4567 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 4570 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 4608 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 4615 soc.cpu.cpu_state[2]
.sym 4616 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 4645 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 4650 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 4651 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 4652 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 4653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 4655 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 4656 soc.cpu.pcpi_rs2[25]
.sym 4658 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 4659 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 4660 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 4661 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 4663 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 4668 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 4766 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 4768 soc.cpu.instr_bne
.sym 4769 soc.cpu.instr_bge
.sym 4770 soc.cpu.instr_bgeu
.sym 4772 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 4808 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 4830 $PACKER_VCC_NET
.sym 4835 soc.cpu.cpu_state[4]
.sym 4852 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 4858 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 4876 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 4877 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 4878 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 4880 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 4882 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 4883 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 4886 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 4887 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 4888 soc.cpu.pcpi_rs2[22]
.sym 4895 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 4991 soc.cpu.instr_sltu
.sym 4993 soc.cpu.instr_slt
.sym 4994 soc.cpu.instr_blt
.sym 4995 soc.cpu.instr_sltiu
.sym 4996 soc.cpu.instr_slti
.sym 4997 soc.cpu.instr_sb_SB_LUT4_I1_O[3]
.sym 4998 soc.cpu.instr_bltu
.sym 5010 soc.cpu.cpu_state[3]
.sym 5019 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 5020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 5042 soc.cpu.cpu_state[3]
.sym 5050 soc.cpu.is_sll_srl_sra
.sym 5051 soc.cpu.cpu_state[6]
.sym 5058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5066 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 5093 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5094 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5095 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 5097 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 5197 soc.cpu.instr_xor
.sym 5198 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 5199 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 5200 soc.cpu.instr_addi
.sym 5201 soc.cpu.instr_xori
.sym 5202 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 5203 soc.cpu.instr_ori
.sym 5204 soc.cpu.instr_beq
.sym 5248 soc.cpu.cpu_state[2]
.sym 5252 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 5268 soc.cpu.is_alu_reg_imm
.sym 5291 soc.cpu.cpu_state[4]
.sym 5292 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 5295 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 5296 soc.cpu.instr_or
.sym 5299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 5300 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 5303 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 5304 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 5307 $PACKER_VCC_NET
.sym 5315 soc.cpu.cpu_state[1]
.sym 5405 soc.cpu.instr_add
.sym 5406 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5407 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 5408 soc.cpu.instr_srl
.sym 5409 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 5410 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 5411 soc.cpu.instr_sll
.sym 5412 soc.cpu.instr_sub
.sym 5427 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 5433 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 5434 soc.cpu.instr_maskirq
.sym 5435 soc.cpu.pcpi_rs2[29]
.sym 5457 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 5498 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 5500 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 5501 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 5502 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 5504 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 5508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 5509 soc.cpu.is_alu_reg_imm
.sym 5510 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 5511 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 5615 soc.cpu.instr_or
.sym 5616 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5617 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 5620 soc.cpu.instr_and
.sym 5621 soc.cpu.instr_andi
.sym 5669 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 5671 soc.cpu.instr_sll
.sym 5674 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 5692 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5711 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 5719 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 5722 $PACKER_VCC_NET
.sym 5827 display.refresh_timer_state[1]
.sym 5828 display.refresh_timer_state[2]
.sym 5829 display.refresh_timer_state[3]
.sym 5830 display.refresh_timer_state[4]
.sym 5831 display.refresh_timer_state[5]
.sym 5832 display.refresh_timer_state[6]
.sym 5833 display.refresh_timer_state[7]
.sym 5851 UART_RX_SB_LUT4_I1_I0[3]
.sym 5892 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 5923 UART_RX_SB_LUT4_I1_I0[3]
.sym 5933 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 5934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 5937 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5939 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 6053 display.refresh_timer_state_SB_LUT4_O_3_I3[0]
.sym 6054 display.refresh_timer_state_SB_LUT4_O_3_I3[1]
.sym 6055 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 6056 display.refresh_timer_state_SB_LUT4_O_3_I3[3]
.sym 6057 display.refresh_timer_state[12]
.sym 6058 display.refresh_timer_state[13]
.sym 6059 display.refresh_timer_state[14]
.sym 6060 display.refresh_timer_state[15]
.sym 6129 soc.cpu.is_alu_reg_imm
.sym 6159 soc.cpu.cpu_state[1]
.sym 6163 $PACKER_VCC_NET
.sym 6280 display.refresh_timer_state[16]
.sym 6281 display.refresh_timer_state[17]
.sym 6282 display.refresh_timer_state[18]
.sym 6283 display.refresh_timer_state[19]
.sym 6284 display.refresh_timer_state[20]
.sym 6285 display.refresh_timer_state[21]
.sym 6286 display.refresh_timer_state[22]
.sym 6287 display.refresh_timer_state[23]
.sym 6306 $PACKER_VCC_NET
.sym 6571 $PACKER_VCC_NET
.sym 6615 $PACKER_VCC_NET
.sym 6673 display.second_timer_state[5]
.sym 6675 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 6676 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 6677 display.second_timer_state[6]
.sym 6679 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 6689 $PACKER_GND_NET
.sym 6690 soc.cpu.instr_sub
.sym 6696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 6715 soc.memory.wen[0]
.sym 6716 soc.memory.wen[1]
.sym 6718 soc.memory.rdata_1[3]
.sym 6719 soc.memory.rdata_1[12]
.sym 6720 soc.memory.rdata_1[4]
.sym 6722 soc.memory.rdata_1[1]
.sym 6728 soc.memory.rdata_1[0]
.sym 6729 soc.memory.rdata_1[13]
.sym 6731 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6732 soc.memory.rdata_0[0]
.sym 6734 soc.memory.rdata_1[7]
.sym 6735 iomem_addr[16]
.sym 6736 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6737 soc.memory.rdata_0[13]
.sym 6738 soc.memory.rdata_0[7]
.sym 6740 soc.memory.rdata_0[4]
.sym 6742 soc.memory.rdata_0[1]
.sym 6743 soc.memory.rdata_0[12]
.sym 6746 soc.memory.rdata_0[3]
.sym 6748 iomem_addr[16]
.sym 6749 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6750 soc.memory.rdata_0[3]
.sym 6751 soc.memory.rdata_1[3]
.sym 6754 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6755 soc.memory.rdata_1[0]
.sym 6756 soc.memory.rdata_0[0]
.sym 6757 iomem_addr[16]
.sym 6760 iomem_addr[16]
.sym 6761 soc.memory.rdata_0[7]
.sym 6762 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6763 soc.memory.rdata_1[7]
.sym 6766 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6767 iomem_addr[16]
.sym 6768 soc.memory.rdata_1[13]
.sym 6769 soc.memory.rdata_0[13]
.sym 6772 soc.memory.rdata_1[12]
.sym 6773 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6774 iomem_addr[16]
.sym 6775 soc.memory.rdata_0[12]
.sym 6778 soc.memory.rdata_1[1]
.sym 6779 iomem_addr[16]
.sym 6780 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6781 soc.memory.rdata_0[1]
.sym 6784 iomem_addr[16]
.sym 6785 soc.memory.rdata_1[4]
.sym 6786 soc.memory.rdata_0[4]
.sym 6787 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 6791 soc.memory.wen[0]
.sym 6792 soc.memory.wen[1]
.sym 6826 display.second_timer_state_SB_LUT4_O_15_I3[0]
.sym 6827 display.second_timer_state_SB_LUT4_O_15_I3[1]
.sym 6828 display.second_timer_state_SB_LUT4_O_15_I3[2]
.sym 6829 display.second_timer_state_SB_LUT4_O_15_I3[3]
.sym 6830 display.second_timer_state_SB_LUT4_O_9_I3[0]
.sym 6831 display.second_timer_state_SB_LUT4_O_9_I3[1]
.sym 6832 display.second_timer_state_SB_LUT4_O_9_I3[2]
.sym 6833 soc.memory.wen[0]
.sym 6836 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 6838 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 6839 soc.memory.rdata_0[6]
.sym 6840 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 6841 soc.memory.rdata_0[15]
.sym 6842 soc.memory.rdata_0[5]
.sym 6843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 6844 soc.memory.rdata_0[14]
.sym 6845 soc.memory.rdata_0[9]
.sym 6847 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6863 soc.memory.rdata_1[8]
.sym 6865 soc.memory.rdata_1[9]
.sym 6875 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 6879 iomem_addr[16]
.sym 6880 iomem_addr[16]
.sym 6889 soc.cpu.cpu_state[4]
.sym 6894 soc.memory.rdata_0[10]
.sym 6903 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[2]
.sym 6904 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[0]
.sym 6917 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[1]
.sym 6919 display.second_timer_state_SB_LUT4_O_8_I3
.sym 6922 display.second_timer_state_SB_LUT4_O_15_I3[3]
.sym 6924 display.second_timer_state_SB_LUT4_O_9_I3[1]
.sym 6925 display.second_timer_state_SB_LUT4_O_9_I3[2]
.sym 6927 display.second_timer_state_SB_LUT4_O_15_I3[0]
.sym 6928 display.second_timer_state_SB_LUT4_O_15_I3[1]
.sym 6929 display.second_timer_state_SB_LUT4_O_15_I3[2]
.sym 6930 display.second_timer_state_SB_LUT4_O_15_I3[3]
.sym 6931 display.second_timer_state_SB_LUT4_O_9_I3[0]
.sym 6933 display.second_timer_state_SB_LUT4_O_9_I3[2]
.sym 6937 display.second_timer_state_SB_LUT4_O_15_I3[0]
.sym 6941 display.second_timer_state_SB_LUT4_O_15_I3[1]
.sym 6942 display.second_timer_state_SB_LUT4_O_15_I3[2]
.sym 6943 display.second_timer_state_SB_LUT4_O_15_I3[3]
.sym 6944 display.second_timer_state_SB_LUT4_O_15_I3[0]
.sym 6947 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[0]
.sym 6948 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[2]
.sym 6949 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[1]
.sym 6953 display.second_timer_state_SB_LUT4_O_15_I3[1]
.sym 6961 display.second_timer_state_SB_LUT4_O_15_I3[2]
.sym 6966 display.second_timer_state_SB_LUT4_O_15_I3[3]
.sym 6971 display.second_timer_state_SB_LUT4_O_9_I3[2]
.sym 6977 display.second_timer_state_SB_LUT4_O_9_I3[2]
.sym 6978 display.second_timer_state_SB_LUT4_O_9_I3[0]
.sym 6979 display.second_timer_state_SB_LUT4_O_8_I3
.sym 6980 display.second_timer_state_SB_LUT4_O_9_I3[1]
.sym 7008 display.second_timer_state[8]
.sym 7009 display.second_timer_state_SB_LUT4_O_8_I3
.sym 7010 display.second_timer_state[10]
.sym 7011 display.second_timer_state_SB_LUT4_O_7_I3[0]
.sym 7012 display.second_timer_state_SB_LUT4_O_7_I3[1]
.sym 7013 display.second_timer_state[13]
.sym 7014 display.second_timer_state[14]
.sym 7015 display.second_timer_state[15]
.sym 7018 iomem_addr[6]
.sym 7019 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7027 soc.memory.rdata_0[2]
.sym 7029 iomem_addr[2]
.sym 7031 iomem_wdata[31]
.sym 7033 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7051 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7053 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 7057 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 7062 gpio_in[0]
.sym 7064 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 7065 display.second_timer_state[8]
.sym 7066 display.second_timer_state_SB_LUT4_O_8_I3
.sym 7069 display.second_toggle_SB_LUT4_O_I3
.sym 7070 display.second_timer_state[13]
.sym 7071 display.second_timer_state[14]
.sym 7072 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7073 display.second_timer_state_SB_LUT4_O_7_I3[2]
.sym 7074 display.second_timer_state_SB_LUT4_O_7_I3[3]
.sym 7075 display.second_timer_state[10]
.sym 7076 display.second_timer_state_SB_LUT4_O_7_I3[0]
.sym 7077 display.second_timer_state_SB_LUT4_O_7_I3[1]
.sym 7082 display.second_timer_state[14]
.sym 7083 display.second_timer_state[10]
.sym 7084 display.second_timer_state[8]
.sym 7085 display.second_timer_state[13]
.sym 7089 display.second_timer_state_SB_LUT4_O_7_I3[0]
.sym 7094 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 7095 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 7096 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 7097 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 7100 display.second_timer_state_SB_LUT4_O_7_I3[1]
.sym 7106 gpio_in[0]
.sym 7113 display.second_toggle_SB_LUT4_O_I3
.sym 7119 display.second_timer_state_SB_LUT4_O_8_I3
.sym 7124 display.second_timer_state_SB_LUT4_O_7_I3[1]
.sym 7125 display.second_timer_state_SB_LUT4_O_7_I3[3]
.sym 7126 display.second_timer_state_SB_LUT4_O_7_I3[2]
.sym 7127 display.second_timer_state_SB_LUT4_O_7_I3[0]
.sym 7128 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7129 clk$SB_IO_IN_$glb_clk
.sym 7155 display.second_timer_state_SB_LUT4_O_7_I3[2]
.sym 7156 display.second_timer_state_SB_LUT4_O_7_I3[3]
.sym 7157 display.second_timer_state_SB_LUT4_O_3_I3[0]
.sym 7158 display.second_timer_state[19]
.sym 7159 display.second_timer_state_SB_LUT4_O_3_I3[1]
.sym 7160 display.second_timer_state_SB_LUT4_O_3_I3[2]
.sym 7161 display.second_timer_state[22]
.sym 7162 display.second_timer_state_SB_LUT4_O_3_I3[3]
.sym 7166 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7167 iomem_addr[4]
.sym 7169 gpio_in[0]
.sym 7174 iomem_wdata[12]
.sym 7177 iomem_wdata[7]
.sym 7179 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7180 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7183 display.second_timer_state[0]
.sym 7196 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 7200 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7211 display.second_timer_state[15]
.sym 7213 display.second_timer_state_SB_LUT4_O_7_I3[3]
.sym 7215 display.second_timer_state[19]
.sym 7216 display.second_timer_state_SB_LUT4_O_3_I3[1]
.sym 7218 display.second_timer_state[0]
.sym 7219 display.second_timer_state_SB_LUT4_O_3_I3[3]
.sym 7220 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 7222 display.second_timer_state_SB_LUT4_O_3_I3[0]
.sym 7225 display.second_timer_state_SB_LUT4_O_3_I3[2]
.sym 7226 display.second_timer_state[22]
.sym 7229 display.second_timer_state[0]
.sym 7238 display.second_timer_state_SB_LUT4_O_3_I3[1]
.sym 7242 display.second_timer_state_SB_LUT4_O_7_I3[3]
.sym 7247 display.second_timer_state_SB_LUT4_O_3_I3[0]
.sym 7253 display.second_timer_state_SB_LUT4_O_3_I3[2]
.sym 7254 display.second_timer_state_SB_LUT4_O_3_I3[0]
.sym 7255 display.second_timer_state_SB_LUT4_O_3_I3[1]
.sym 7256 display.second_timer_state_SB_LUT4_O_3_I3[3]
.sym 7260 display.second_timer_state_SB_LUT4_O_3_I3[2]
.sym 7266 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 7271 display.second_timer_state[19]
.sym 7272 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 7273 display.second_timer_state[22]
.sym 7274 display.second_timer_state[15]
.sym 7276 clk$SB_IO_IN_$glb_clk
.sym 7277 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 7305 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 7306 soc.cpu.count_cycle[0]
.sym 7307 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 7308 display.second_timer_state[16]
.sym 7311 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 7315 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 7317 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 7322 iomem_addr[15]
.sym 7324 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7326 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 7329 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 7332 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7333 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7449 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 7450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7451 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 7452 soc.cpu.count_instr[0]
.sym 7453 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 7454 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 7455 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 7456 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 7457 iomem_addr[14]
.sym 7462 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 7463 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7464 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7465 iomem_addr[11]
.sym 7466 iomem_addr[10]
.sym 7467 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7468 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7469 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7471 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 7472 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 7474 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 7475 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7477 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7478 soc.cpu.cpu_state[4]
.sym 7479 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 7480 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 7483 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 7490 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 7492 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7493 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 7496 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3]
.sym 7497 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7499 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 7500 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 7501 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 7504 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 7505 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 7506 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7509 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7512 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 7513 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 7515 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 7516 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7517 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7518 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7521 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 7523 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7524 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 7525 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7526 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7529 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7530 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 7531 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7532 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 7535 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 7536 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7537 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 7538 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 7541 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 7542 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7543 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7544 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 7547 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3]
.sym 7548 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7549 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 7550 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7553 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7554 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 7555 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7556 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7559 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 7560 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7561 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7562 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7565 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7566 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 7567 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 7568 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 7596 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7597 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 7598 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 7599 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 7600 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 7601 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 7602 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 7603 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 7605 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7606 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7608 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 7612 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 7613 soc.cpu.irq_pending[0]
.sym 7614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 7616 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 7619 iomem_wdata[14]
.sym 7620 soc.cpu.cpu_state[4]
.sym 7621 soc.cpu.alu_out_q[10]
.sym 7622 soc.cpu.count_instr[0]
.sym 7625 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 7626 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7631 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 7639 soc.cpu.alu_out_SB_LUT4_O_26_I2[0]
.sym 7642 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 7643 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 7644 soc.cpu.instr_sub
.sym 7645 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 7647 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 7648 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 7652 soc.cpu.instr_sub
.sym 7653 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 7655 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 7657 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 7658 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 7659 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 7660 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7662 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 7665 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 7667 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 7668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 7672 soc.cpu.alu_out_SB_LUT4_O_26_I2[0]
.sym 7673 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 7676 soc.cpu.instr_sub
.sym 7677 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 7678 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7679 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 7682 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 7683 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7684 soc.cpu.instr_sub
.sym 7685 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 7688 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7689 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7690 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 7691 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 7694 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 7695 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7696 soc.cpu.instr_sub
.sym 7697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 7702 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 7706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 7707 soc.cpu.instr_sub
.sym 7708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 7709 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7712 soc.cpu.instr_sub
.sym 7713 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 7714 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7715 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 7717 clk$SB_IO_IN_$glb_clk
.sym 7743 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 7744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 7745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 7746 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 7747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 7748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 7749 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 7750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 7755 soc.cpu.alu_out_q[2]
.sym 7756 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 7758 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7759 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 7760 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 7761 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7763 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 7765 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 7768 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 7772 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 7773 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7775 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 7776 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 7777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 7778 soc.cpu.cpu_state[4]
.sym 7785 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7786 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 7787 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 7788 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7793 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 7794 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 7795 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 7796 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 7799 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7801 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 7802 soc.cpu.instr_sub
.sym 7806 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 7809 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7810 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 7811 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 7812 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 7819 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7823 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 7824 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7825 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7826 soc.cpu.instr_sub
.sym 7829 soc.cpu.instr_sub
.sym 7830 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7831 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 7832 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 7835 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 7836 soc.cpu.instr_sub
.sym 7837 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7838 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 7844 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 7847 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 7848 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 7849 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7850 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7853 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 7854 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 7859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 7860 soc.cpu.instr_sub
.sym 7861 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7862 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 7864 clk$SB_IO_IN_$glb_clk
.sym 7890 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 7891 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 7892 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 7893 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 7894 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 7895 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 7896 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 7897 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 7902 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7903 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 7904 iomem_addr[15]
.sym 7905 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 7907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 7908 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 7910 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7911 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 7914 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 7915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 7916 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 7917 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 7918 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 7919 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 7920 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 7921 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 7922 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 7923 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 7924 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 7925 UART_RX_SB_LUT4_I1_I0[3]
.sym 7931 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 7932 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 7934 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 7936 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 7937 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7938 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 7939 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 7941 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 7944 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 7947 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7949 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 7955 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 7958 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7960 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7961 soc.cpu.instr_sub
.sym 7964 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 7965 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 7966 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7967 soc.cpu.instr_sub
.sym 7970 soc.cpu.instr_sub
.sym 7971 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7972 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 7973 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7976 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7982 soc.cpu.instr_sub
.sym 7983 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 7984 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 7985 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7989 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 7991 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 7996 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 8000 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8006 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 8007 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8008 soc.cpu.instr_sub
.sym 8009 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 8011 clk$SB_IO_IN_$glb_clk
.sym 8037 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 8038 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 8039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 8040 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 8041 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 8042 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 8043 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 8044 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 8047 soc.cpu.instr_sub
.sym 8048 $PACKER_GND_NET
.sym 8049 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 8050 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8052 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 8054 iomem_wdata[17]
.sym 8056 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8057 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8058 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 8059 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8060 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 8061 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 8062 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 8063 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 8064 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 8065 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 8066 soc.cpu.alu_out_q[8]
.sym 8067 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 8068 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 8069 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 8070 soc.cpu.cpu_state[4]
.sym 8071 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 8072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 8078 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 8079 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 8083 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 8084 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 8085 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 8091 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8092 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 8093 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 8096 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 8097 soc.cpu.mem_la_wdata[3]
.sym 8100 soc.cpu.mem_la_wdata[2]
.sym 8101 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 8102 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 8105 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 8106 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8107 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 8110 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 8112 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8113 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 8116 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8118 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 8119 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 8120 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 8122 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 8124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 8125 soc.cpu.mem_la_wdata[2]
.sym 8126 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8128 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 8130 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 8131 soc.cpu.mem_la_wdata[3]
.sym 8132 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 8134 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 8136 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 8137 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 8138 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 8140 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 8142 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 8143 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 8144 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 8146 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 8148 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 8149 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 8150 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 8152 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 8154 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8155 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 8156 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 8184 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 8185 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 8186 soc.cpu.alu_out_q[1]
.sym 8187 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 8188 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 8189 soc.cpu.alu_out_q[12]
.sym 8190 soc.cpu.alu_out_SB_LUT4_O_19_I2[0]
.sym 8191 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 8196 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 8197 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8198 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8199 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8201 iomem_addr[8]
.sym 8202 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 8204 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 8208 soc.cpu.cpu_state[4]
.sym 8209 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 8210 soc.cpu.alu_out_q[10]
.sym 8211 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 8212 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 8213 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 8214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 8215 soc.cpu.pcpi_rs2[29]
.sym 8216 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 8217 soc.cpu.pcpi_rs2[27]
.sym 8218 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 8219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 8220 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 8225 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 8230 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 8232 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 8234 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 8236 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 8240 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 8241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 8242 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 8246 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 8248 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 8249 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 8250 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 8253 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 8254 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 8256 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 8257 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 8259 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 8260 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 8261 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 8263 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 8265 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 8266 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 8267 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 8269 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 8271 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 8272 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 8273 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 8275 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 8277 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 8279 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 8281 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 8283 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 8284 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 8285 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 8287 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 8289 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 8290 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 8291 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 8293 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 8295 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 8296 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 8297 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 8299 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 8301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 8302 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 8303 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 8331 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 8332 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 8333 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 8334 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 8335 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 8336 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 8338 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 8339 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 8342 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 8352 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 8355 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8356 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 8357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 8358 soc.cpu.pcpi_rs2[30]
.sym 8359 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8360 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 8361 soc.cpu.alu_out_q[12]
.sym 8362 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 8363 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8364 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 8366 soc.cpu.cpu_state[4]
.sym 8367 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 8372 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 8373 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 8377 soc.cpu.pcpi_rs2[22]
.sym 8383 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 8385 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 8387 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8389 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 8390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 8391 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 8394 soc.cpu.pcpi_rs2[19]
.sym 8395 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 8397 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 8398 soc.cpu.pcpi_rs2[16]
.sym 8399 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8400 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 8404 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 8406 soc.cpu.pcpi_rs2[16]
.sym 8407 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 8408 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 8410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 8412 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8413 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8414 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 8416 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 8418 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 8419 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 8420 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 8422 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 8424 soc.cpu.pcpi_rs2[19]
.sym 8425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 8426 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 8428 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 8430 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 8431 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 8432 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 8434 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 8436 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8437 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 8438 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 8440 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 8442 soc.cpu.pcpi_rs2[22]
.sym 8443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 8444 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 8446 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 8448 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 8449 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 8450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 8478 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 8479 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 8480 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 8481 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 8482 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 8483 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 8484 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 8485 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 8487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8490 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 8492 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 8496 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 8497 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 8500 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 8502 soc.cpu.instr_sub
.sym 8503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 8504 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 8505 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 8506 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 8507 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8508 soc.cpu.pcpi_rs2[16]
.sym 8509 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8510 soc.cpu.instr_bgeu
.sym 8511 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 8513 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 8514 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 8519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 8526 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 8530 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 8533 soc.cpu.pcpi_rs2[24]
.sym 8537 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 8538 soc.cpu.pcpi_rs2[30]
.sym 8539 soc.cpu.pcpi_rs2[25]
.sym 8540 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 8541 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 8542 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 8543 soc.cpu.pcpi_rs2[27]
.sym 8544 soc.cpu.pcpi_rs2[26]
.sym 8547 soc.cpu.pcpi_rs2[29]
.sym 8548 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 8549 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 8550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 8551 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 8553 soc.cpu.pcpi_rs2[24]
.sym 8554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 8555 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 8557 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 8559 soc.cpu.pcpi_rs2[25]
.sym 8560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 8561 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 8563 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 8565 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 8566 soc.cpu.pcpi_rs2[26]
.sym 8567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 8569 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 8571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 8572 soc.cpu.pcpi_rs2[27]
.sym 8573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 8575 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 8577 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 8578 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 8579 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 8581 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 8583 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 8584 soc.cpu.pcpi_rs2[29]
.sym 8585 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 8587 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 8589 soc.cpu.pcpi_rs2[30]
.sym 8590 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 8591 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 8595 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 8596 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 8597 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 8625 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 8626 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 8627 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 8628 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 8631 soc.cpu.alu_out_SB_LUT4_O_4_I1[3]
.sym 8632 soc.cpu.alu_out_q[30]
.sym 8637 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8638 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 8639 iomem_addr[12]
.sym 8640 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 8642 soc.cpu.reg_next_pc[0]
.sym 8643 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 8645 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8648 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8649 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 8650 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 8651 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 8652 soc.cpu.is_sltiu_bltu_sltu
.sym 8654 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8655 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 8656 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 8657 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 8658 soc.cpu.cpu_state[4]
.sym 8659 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 8666 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8667 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 8669 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8674 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8676 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 8679 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8681 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 8682 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8684 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8685 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 8686 soc.cpu.instr_sub
.sym 8688 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8690 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8694 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 8697 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 8699 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8700 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8701 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8702 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 8717 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8718 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 8719 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 8720 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8730 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8731 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 8735 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 8736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 8737 soc.cpu.instr_sub
.sym 8738 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8741 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8742 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8743 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 8744 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8746 clk$SB_IO_IN_$glb_clk
.sym 8772 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 8773 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 8774 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 8775 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 8776 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 8777 soc.cpu.alu_out_q[27]
.sym 8778 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 8779 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 8781 iomem_addr[6]
.sym 8782 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8785 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 8786 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8787 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 8789 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 8790 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 8796 soc.cpu.cpu_state[4]
.sym 8797 soc.cpu.pcpi_rs2[29]
.sym 8798 soc.cpu.pcpi_rs2[29]
.sym 8799 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 8800 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 8801 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 8805 soc.cpu.pcpi_rs2[27]
.sym 8806 soc.cpu.pcpi_rs2[27]
.sym 8807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 8818 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8823 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 8828 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 8829 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 8830 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 8831 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 8832 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 8838 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8843 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8844 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8858 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8859 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 8860 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 8861 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8876 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 8877 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 8878 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 8879 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 8888 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 8889 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8890 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8891 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 8893 clk$SB_IO_IN_$glb_clk
.sym 8919 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 8920 soc.cpu.alu_out_q[20]
.sym 8921 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 8922 soc.cpu.alu_out_q[29]
.sym 8923 soc.cpu.alu_out_q[11]
.sym 8925 soc.cpu.alu_out_SB_LUT4_O_2_I2[3]
.sym 8926 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 8927 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8930 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8931 soc.cpu.instr_bne
.sym 8933 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8935 soc.cpu.instr_bge
.sym 8936 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8938 soc.cpu.instr_bne
.sym 8940 soc.cpu.instr_bge
.sym 8941 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8942 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8943 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 8944 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 8945 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 8946 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 8947 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8948 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 8949 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 8950 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 8951 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8952 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 8953 soc.cpu.pcpi_rs2[30]
.sym 9066 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 9067 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 9068 soc.cpu.alu_out_q[16]
.sym 9069 soc.cpu.cpu_state[0]
.sym 9070 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 9071 soc.cpu.alu_out_SB_LUT4_O_2_I1[3]
.sym 9072 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 9073 soc.cpu.alu_out_SB_LUT4_O_2_I1[2]
.sym 9076 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9078 soc.cpu.pcpi_rs2[27]
.sym 9079 soc.cpu.irq_pending[1]
.sym 9081 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 9082 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 9084 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9086 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 9087 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 9089 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9090 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 9091 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 9092 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9093 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9094 soc.cpu.instr_sub
.sym 9095 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9096 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9097 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9098 soc.cpu.instr_bgeu
.sym 9099 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9100 soc.cpu.pcpi_rs2[16]
.sym 9101 soc.cpu.cpu_state[6]
.sym 9107 soc.cpu.pcpi_rs2[16]
.sym 9112 soc.cpu.reg_next_pc[0]
.sym 9114 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9115 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9118 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 9122 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 9125 soc.cpu.latched_store
.sym 9128 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9132 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9133 UART_RX_SB_LUT4_I1_I0[3]
.sym 9138 soc.cpu.cpu_state[1]
.sym 9164 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 9165 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9166 soc.cpu.pcpi_rs2[16]
.sym 9167 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9170 soc.cpu.reg_next_pc[0]
.sym 9171 soc.cpu.latched_store
.sym 9172 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9182 UART_RX_SB_LUT4_I1_I0[3]
.sym 9183 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9184 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9185 soc.cpu.cpu_state[1]
.sym 9186 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9188 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9213 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 9214 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 9215 soc.cpu.latched_store
.sym 9216 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3]
.sym 9217 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9218 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9219 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 9220 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 9224 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 9226 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 9227 soc.cpu.reg_next_pc[0]
.sym 9228 soc.cpu.cpu_state[0]
.sym 9229 soc.cpu.alu_out_q[0]
.sym 9233 soc.cpu.irq_mask[2]
.sym 9234 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 9235 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9237 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 9238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 9240 soc.cpu.irq_mask[2]
.sym 9241 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9242 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 9243 UART_RX_SB_LUT4_I1_I0[3]
.sym 9244 soc.cpu.is_sltiu_bltu_sltu
.sym 9245 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 9246 soc.cpu.cpu_state[4]
.sym 9247 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 9248 soc.cpu.cpu_state[1]
.sym 9254 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 9257 soc.cpu.cpu_state[0]
.sym 9260 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 9261 UART_RX_SB_LUT4_I1_I0[3]
.sym 9265 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 9266 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9267 soc.cpu.reg_next_pc[0]
.sym 9268 soc.cpu.cpu_state[2]
.sym 9269 UART_RX_SB_LUT4_I1_I0[3]
.sym 9271 soc.cpu.mem_do_rinst
.sym 9272 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9274 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9275 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9276 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 9278 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9279 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9281 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9282 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 9283 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 9293 soc.cpu.cpu_state[2]
.sym 9294 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 9295 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9296 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9299 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 9300 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 9302 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9305 soc.cpu.cpu_state[2]
.sym 9306 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9307 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9308 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9313 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 9314 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9317 UART_RX_SB_LUT4_I1_I0[3]
.sym 9318 soc.cpu.reg_next_pc[0]
.sym 9319 soc.cpu.mem_do_rinst
.sym 9323 UART_RX_SB_LUT4_I1_I0[3]
.sym 9325 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 9326 soc.cpu.cpu_state[0]
.sym 9333 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9334 clk$SB_IO_IN_$glb_clk
.sym 9335 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 9360 soc.cpu.latched_is_lb
.sym 9361 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9362 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 9363 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 9364 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9365 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9366 soc.cpu.latched_is_lh
.sym 9367 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 9369 soc.cpu.decoded_imm[14]
.sym 9370 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9371 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9372 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 9373 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 9374 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 9375 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 9376 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9378 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 9379 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 9380 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 9382 soc.cpu.decoded_imm[5]
.sym 9383 soc.cpu.latched_store
.sym 9384 soc.cpu.cpu_state[4]
.sym 9385 soc.cpu.pcpi_rs2[29]
.sym 9386 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3]
.sym 9387 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 9388 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 9389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 9390 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 9391 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 9392 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 9393 soc.cpu.pcpi_rs2[27]
.sym 9394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 9395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 9403 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 9413 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9414 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 9415 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 9416 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[2]
.sym 9419 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9420 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9421 $PACKER_GND_NET
.sym 9422 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9423 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 9424 soc.cpu.cpu_state[6]
.sym 9427 UART_RX_SB_LUT4_I1_I0[3]
.sym 9430 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9431 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 9432 soc.cpu.cpu_state[1]
.sym 9446 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 9447 soc.cpu.cpu_state[6]
.sym 9448 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9452 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 9453 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 9455 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 9458 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[2]
.sym 9459 UART_RX_SB_LUT4_I1_I0[3]
.sym 9460 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9461 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 9464 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9465 soc.cpu.cpu_state[1]
.sym 9470 $PACKER_GND_NET
.sym 9476 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9478 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9480 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9482 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9507 soc.cpu.decoder_trigger
.sym 9508 soc.cpu.instr_lw_SB_LUT4_I0_O[2]
.sym 9509 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 9510 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 9511 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 9512 soc.cpu.cpu_state[1]
.sym 9513 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 9514 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 9524 soc.cpu.decoded_imm[8]
.sym 9525 soc.cpu.decoded_imm[11]
.sym 9526 soc.cpu.latched_is_lb
.sym 9527 soc.cpu.decoded_imm[14]
.sym 9528 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9529 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 9530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 9531 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 9532 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 9533 soc.cpu.pcpi_rs2[30]
.sym 9534 soc.cpu.cpu_state[1]
.sym 9536 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9537 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 9538 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9539 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 9540 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9541 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9542 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 9550 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 9553 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 9557 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 9558 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9560 soc.cpu.instr_lw_SB_LUT4_I0_O[0]
.sym 9561 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 9562 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 9565 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 9566 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 9567 soc.cpu.instr_lw_SB_LUT4_I0_O[3]
.sym 9568 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 9569 soc.cpu.cpu_state[5]
.sym 9570 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 9573 soc.cpu.instr_lw_SB_LUT4_I0_O[2]
.sym 9576 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9577 soc.cpu.cpu_state[1]
.sym 9578 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9579 UART_RX_SB_LUT4_I1_I0[3]
.sym 9587 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 9588 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 9590 UART_RX_SB_LUT4_I1_I0[3]
.sym 9593 soc.cpu.cpu_state[1]
.sym 9595 UART_RX_SB_LUT4_I1_I0[3]
.sym 9599 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9600 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 9601 soc.cpu.cpu_state[5]
.sym 9602 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 9605 soc.cpu.cpu_state[1]
.sym 9607 UART_RX_SB_LUT4_I1_I0[3]
.sym 9608 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9611 soc.cpu.instr_lw_SB_LUT4_I0_O[3]
.sym 9612 soc.cpu.instr_lw_SB_LUT4_I0_O[2]
.sym 9613 soc.cpu.instr_lw_SB_LUT4_I0_O[0]
.sym 9614 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 9620 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 9623 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9624 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 9625 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 9626 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 9627 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9629 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9654 soc.cpu.decoder_pseudo_trigger
.sym 9656 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 9657 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9658 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 9659 soc.cpu.instr_sw_SB_LUT4_I3_I2[0]
.sym 9660 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 9661 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 9663 soc.cpu.decoded_imm[23]
.sym 9667 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9668 soc.cpu.pcpi_rs2[30]
.sym 9671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9674 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9675 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 9676 soc.cpu.pcpi_rs2[26]
.sym 9678 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 9679 soc.cpu.cpu_state[5]
.sym 9680 soc.cpu.pcpi_rs2[16]
.sym 9681 soc.cpu.instr_sub
.sym 9682 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9683 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 9684 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9685 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9686 soc.cpu.instr_bgeu
.sym 9687 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9688 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9689 soc.cpu.cpu_state[6]
.sym 9695 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 9696 soc.cpu.instr_sb
.sym 9697 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 9698 soc.cpu.instr_lw
.sym 9700 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 9703 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 9705 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9707 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 9708 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 9709 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 9710 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 9712 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 9713 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 9716 soc.cpu.instr_sw_SB_LUT4_I3_I2[0]
.sym 9719 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 9722 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 9725 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 9728 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 9729 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 9730 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 9731 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 9734 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 9736 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 9737 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 9740 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 9741 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 9742 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 9743 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9746 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 9748 soc.cpu.instr_lw
.sym 9752 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 9753 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 9754 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 9755 soc.cpu.instr_lw
.sym 9758 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 9759 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 9760 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 9761 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 9765 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 9766 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 9770 soc.cpu.instr_sw_SB_LUT4_I3_I2[0]
.sym 9772 soc.cpu.instr_sb
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9801 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 9802 soc.cpu.instr_lb
.sym 9803 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 9804 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9805 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9806 soc.cpu.instr_lbu
.sym 9807 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[3]
.sym 9808 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 9809 $PACKER_GND_NET
.sym 9810 soc.cpu.cpuregs_wrdata[11]
.sym 9811 soc.cpu.instr_sub
.sym 9813 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 9816 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9817 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 9818 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 9819 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 9820 soc.cpu.decoded_imm[30]
.sym 9825 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 9826 soc.cpu.cpu_state[4]
.sym 9827 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9828 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9829 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9830 UART_RX_SB_LUT4_I1_I0[3]
.sym 9831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 9832 soc.cpu.is_sltiu_bltu_sltu
.sym 9833 UART_RX_SB_LUT4_I1_I0[3]
.sym 9834 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 9836 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 9846 UART_RX_SB_LUT4_I1_I0[3]
.sym 9847 soc.cpu.instr_sw
.sym 9851 soc.cpu.instr_sb
.sym 9852 soc.cpu.cpu_state[1]
.sym 9853 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9855 soc.cpu.instr_sw_SB_LUT4_I3_I2[0]
.sym 9856 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9858 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9860 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 9862 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9863 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9865 soc.cpu.instr_sh
.sym 9867 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9868 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 9869 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9871 soc.cpu.instr_sw
.sym 9872 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9875 soc.cpu.instr_sw_SB_LUT4_I3_I2[0]
.sym 9878 soc.cpu.instr_sh
.sym 9883 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9884 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9887 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9889 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9893 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9894 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9895 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 9896 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9899 soc.cpu.instr_sw_SB_LUT4_I3_I2[0]
.sym 9900 soc.cpu.cpu_state[1]
.sym 9901 UART_RX_SB_LUT4_I1_I0[3]
.sym 9902 soc.cpu.instr_sw
.sym 9905 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9906 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 9907 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9908 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9911 soc.cpu.instr_sb
.sym 9913 soc.cpu.instr_sw
.sym 9914 soc.cpu.instr_sh
.sym 9917 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9919 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9921 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9948 soc.cpu.cpu_state[5]
.sym 9949 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[3]
.sym 9950 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[0]
.sym 9951 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 9952 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9953 soc.cpu.cpu_state[6]
.sym 9954 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9955 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 9956 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 9957 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 9961 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 9963 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9964 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 9965 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 9966 soc.cpu.do_waitirq
.sym 9969 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 9970 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9971 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9972 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9973 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9974 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9975 soc.cpu.reg_pc[17]
.sym 9976 soc.cpu.cpu_state[4]
.sym 9977 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9978 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 9979 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 9980 soc.cpu.pcpi_rs2[29]
.sym 9981 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 9982 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 9983 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 9989 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 9991 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 9992 soc.cpu.instr_lw
.sym 9993 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9997 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9999 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 10000 soc.cpu.instr_blt
.sym 10001 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10002 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10003 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 10007 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10012 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10015 soc.cpu.instr_bne
.sym 10016 soc.cpu.instr_bge
.sym 10017 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10020 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10022 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 10023 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 10024 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 10025 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 10035 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10037 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10041 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10046 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10047 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10048 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10049 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10058 soc.cpu.instr_bge
.sym 10059 soc.cpu.instr_bne
.sym 10060 soc.cpu.instr_blt
.sym 10061 soc.cpu.instr_lw
.sym 10068 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 10095 soc.cpu.cpu_state[4]
.sym 10096 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[3]
.sym 10097 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 10098 soc.cpu.is_sltiu_bltu_sltu
.sym 10099 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 10100 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 10101 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 10102 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 10104 soc.cpu.cpu_state[6]
.sym 10112 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 10113 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10114 soc.cpu.pcpi_rs2[19]
.sym 10120 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10121 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10122 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 10123 soc.cpu.cpu_state[1]
.sym 10125 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10126 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 10128 soc.cpu.cpu_state[4]
.sym 10129 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10130 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 10137 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10139 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10141 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10142 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10146 soc.cpu.instr_slt
.sym 10149 soc.cpu.instr_slti
.sym 10150 soc.cpu.is_alu_reg_imm
.sym 10152 soc.cpu.instr_sltu
.sym 10161 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10163 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10164 soc.cpu.instr_sltiu
.sym 10165 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10169 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10170 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10171 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10172 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10181 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10182 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10183 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10184 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10187 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10188 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10189 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10193 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10194 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10195 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10196 soc.cpu.is_alu_reg_imm
.sym 10199 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10200 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10201 soc.cpu.is_alu_reg_imm
.sym 10202 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10205 soc.cpu.instr_sltu
.sym 10206 soc.cpu.instr_sltiu
.sym 10207 soc.cpu.instr_slti
.sym 10208 soc.cpu.instr_slt
.sym 10211 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10212 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10213 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10214 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10215 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10217 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 10242 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10243 soc.cpu.instr_lhu_SB_LUT4_I0_O[3]
.sym 10244 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10245 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 10246 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10247 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 10248 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 10249 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10254 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10255 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10257 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 10259 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 10261 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 10262 soc.cpu.cpu_state[2]
.sym 10263 soc.cpu.pcpi_rs2[25]
.sym 10265 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 10266 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 10269 soc.cpu.instr_sub
.sym 10270 soc.cpu.instr_lhu_SB_LUT4_I0_O[1]
.sym 10271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 10272 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 10273 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10274 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10276 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 10284 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10286 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10287 soc.cpu.instr_xori
.sym 10291 soc.cpu.instr_xor
.sym 10294 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10297 soc.cpu.instr_ori
.sym 10298 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10300 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10305 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10306 soc.cpu.instr_beq
.sym 10309 soc.cpu.instr_or
.sym 10310 soc.cpu.instr_addi
.sym 10311 soc.cpu.is_alu_reg_imm
.sym 10314 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10316 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10317 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10318 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10319 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10322 soc.cpu.instr_xor
.sym 10323 soc.cpu.instr_xori
.sym 10329 soc.cpu.instr_or
.sym 10331 soc.cpu.instr_ori
.sym 10334 soc.cpu.is_alu_reg_imm
.sym 10335 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10340 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10341 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10342 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10343 soc.cpu.is_alu_reg_imm
.sym 10346 soc.cpu.instr_beq
.sym 10347 soc.cpu.instr_addi
.sym 10348 soc.cpu.instr_ori
.sym 10349 soc.cpu.instr_xori
.sym 10352 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10353 soc.cpu.is_alu_reg_imm
.sym 10354 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10355 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10359 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10362 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 10389 soc.cpu.instr_lhu_SB_LUT4_I0_O[1]
.sym 10390 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 10391 soc.cpu.instr_slli
.sym 10392 soc.cpu.instr_srli
.sym 10393 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 10394 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 10395 soc.cpu.is_sll_srl_sra
.sym 10396 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10402 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 10404 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10405 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 10406 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 10407 soc.cpu.alu_out_q[23]
.sym 10408 soc.cpu.pcpi_rs2[22]
.sym 10410 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10412 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10413 UART_RX_SB_LUT4_I1_I0[3]
.sym 10414 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 10415 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10417 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 10420 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10423 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10430 soc.cpu.instr_xor
.sym 10432 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10433 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10434 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10435 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 10437 soc.cpu.instr_sub
.sym 10438 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10439 soc.cpu.instr_or
.sym 10440 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10443 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 10444 soc.cpu.instr_and
.sym 10445 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10447 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10451 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 10452 soc.cpu.instr_sll
.sym 10454 soc.cpu.instr_add
.sym 10457 soc.cpu.instr_srl
.sym 10465 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10466 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10469 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10470 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 10472 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10475 soc.cpu.instr_sll
.sym 10476 soc.cpu.instr_sub
.sym 10477 soc.cpu.instr_xor
.sym 10478 soc.cpu.instr_add
.sym 10481 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10483 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10487 soc.cpu.instr_srl
.sym 10488 soc.cpu.instr_and
.sym 10489 soc.cpu.instr_or
.sym 10490 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 10493 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10494 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 10495 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10496 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10500 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10502 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10505 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 10506 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10507 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10508 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10509 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10510 clk$SB_IO_IN_$glb_clk
.sym 10511 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 10536 reset_cnt[0]
.sym 10537 reset_cnt[1]
.sym 10538 reset_cnt[2]
.sym 10539 reset_cnt[3]
.sym 10540 reset_cnt[4]
.sym 10541 reset_cnt[5]
.sym 10542 UART_RX_SB_LUT4_I1_I0[3]
.sym 10543 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 10549 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10550 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10554 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10555 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 10556 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 10558 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 10560 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10561 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10563 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 10566 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 10580 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10581 soc.cpu.is_alu_reg_imm
.sym 10586 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10590 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10591 soc.cpu.instr_and
.sym 10592 soc.cpu.instr_andi
.sym 10595 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10599 UART_RX_SB_LUT4_I1_I0[3]
.sym 10601 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10607 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10616 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10617 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10618 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10619 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10623 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10624 UART_RX_SB_LUT4_I1_I0[3]
.sym 10628 soc.cpu.instr_and
.sym 10631 soc.cpu.instr_andi
.sym 10646 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10647 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10648 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10649 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10652 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10653 soc.cpu.is_alu_reg_imm
.sym 10654 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10655 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10656 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10658 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 10684 display.refresh_timer_state[0]
.sym 10687 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10689 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10696 UART_RX_SB_LUT4_I1_I0[3]
.sym 10697 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 10699 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 10700 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 10703 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 10708 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10726 display.refresh_timer_state[2]
.sym 10728 $PACKER_VCC_NET
.sym 10733 display.refresh_timer_state[1]
.sym 10736 $PACKER_VCC_NET
.sym 10738 display.refresh_timer_state[6]
.sym 10739 display.refresh_timer_state[7]
.sym 10741 display.refresh_timer_state[0]
.sym 10745 display.refresh_timer_state[5]
.sym 10749 display.refresh_timer_state[0]
.sym 10751 display.refresh_timer_state[3]
.sym 10752 display.refresh_timer_state[4]
.sym 10756 $nextpnr_ICESTORM_LC_16$O
.sym 10758 display.refresh_timer_state[0]
.sym 10762 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10764 display.refresh_timer_state[1]
.sym 10765 $PACKER_VCC_NET
.sym 10766 display.refresh_timer_state[0]
.sym 10768 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10770 $PACKER_VCC_NET
.sym 10771 display.refresh_timer_state[2]
.sym 10772 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10774 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10776 display.refresh_timer_state[3]
.sym 10777 $PACKER_VCC_NET
.sym 10778 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10780 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10782 display.refresh_timer_state[4]
.sym 10783 $PACKER_VCC_NET
.sym 10784 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10786 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10788 $PACKER_VCC_NET
.sym 10789 display.refresh_timer_state[5]
.sym 10790 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10792 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10794 display.refresh_timer_state[6]
.sym 10795 $PACKER_VCC_NET
.sym 10796 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10798 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10800 display.refresh_timer_state[7]
.sym 10801 $PACKER_VCC_NET
.sym 10802 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10804 clk$SB_IO_IN_$glb_clk
.sym 10805 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10830 display.refresh_timer_state[9]
.sym 10831 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10832 display.refresh_timer_state[8]
.sym 10833 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10834 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10835 display.refresh_timer_state[10]
.sym 10836 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10837 display.refresh_timer_state[11]
.sym 10839 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10842 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 10843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 10844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 10847 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 10852 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 10853 soc.cpu.is_alu_reg_imm
.sym 10866 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10873 $PACKER_VCC_NET
.sym 10877 display.refresh_timer_state[14]
.sym 10881 $PACKER_VCC_NET
.sym 10886 display.refresh_timer_state[15]
.sym 10892 display.refresh_timer_state[10]
.sym 10894 display.refresh_timer_state[11]
.sym 10895 display.refresh_timer_state[9]
.sym 10897 display.refresh_timer_state[8]
.sym 10899 display.refresh_timer_state[12]
.sym 10900 display.refresh_timer_state[13]
.sym 10903 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10905 display.refresh_timer_state[8]
.sym 10906 $PACKER_VCC_NET
.sym 10907 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10909 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10911 $PACKER_VCC_NET
.sym 10912 display.refresh_timer_state[9]
.sym 10913 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10915 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10917 display.refresh_timer_state[10]
.sym 10918 $PACKER_VCC_NET
.sym 10919 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10921 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10923 $PACKER_VCC_NET
.sym 10924 display.refresh_timer_state[11]
.sym 10925 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10927 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10929 display.refresh_timer_state[12]
.sym 10930 $PACKER_VCC_NET
.sym 10931 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10933 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10935 display.refresh_timer_state[13]
.sym 10936 $PACKER_VCC_NET
.sym 10937 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10939 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10941 $PACKER_VCC_NET
.sym 10942 display.refresh_timer_state[14]
.sym 10943 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10945 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10947 display.refresh_timer_state[15]
.sym 10948 $PACKER_VCC_NET
.sym 10949 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10951 clk$SB_IO_IN_$glb_clk
.sym 10952 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10978 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10979 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10992 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10998 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 10999 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 11013 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11020 $PACKER_VCC_NET
.sym 11025 display.refresh_timer_state[23]
.sym 11028 display.refresh_timer_state[18]
.sym 11030 $PACKER_VCC_NET
.sym 11031 display.refresh_timer_state[21]
.sym 11040 display.refresh_timer_state[22]
.sym 11042 display.refresh_timer_state[16]
.sym 11043 display.refresh_timer_state[17]
.sym 11045 display.refresh_timer_state[19]
.sym 11046 display.refresh_timer_state[20]
.sym 11050 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11052 display.refresh_timer_state[16]
.sym 11053 $PACKER_VCC_NET
.sym 11054 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11056 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11058 display.refresh_timer_state[17]
.sym 11059 $PACKER_VCC_NET
.sym 11060 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11062 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11064 display.refresh_timer_state[18]
.sym 11065 $PACKER_VCC_NET
.sym 11066 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11068 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11070 display.refresh_timer_state[19]
.sym 11071 $PACKER_VCC_NET
.sym 11072 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11074 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11076 display.refresh_timer_state[20]
.sym 11077 $PACKER_VCC_NET
.sym 11078 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11080 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11082 display.refresh_timer_state[21]
.sym 11083 $PACKER_VCC_NET
.sym 11084 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11086 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11088 $PACKER_VCC_NET
.sym 11089 display.refresh_timer_state[22]
.sym 11090 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11093 display.refresh_timer_state[23]
.sym 11095 $PACKER_VCC_NET
.sym 11096 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11098 clk$SB_IO_IN_$glb_clk
.sym 11099 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 11132 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11231 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 11250 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 11253 soc.cpu.cpu_state[4]
.sym 11260 iomem_addr[16]
.sym 11276 soc.memory.rdata_1[8]
.sym 11278 soc.memory.rdata_1[9]
.sym 11279 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 11282 soc.memory.rdata_0[9]
.sym 11284 display.second_timer_state_SB_LUT4_O_9_I3[0]
.sym 11285 display.second_timer_state_SB_LUT4_O_9_I3[1]
.sym 11286 soc.memory.rdata_0[10]
.sym 11296 iomem_addr[16]
.sym 11299 soc.memory.rdata_1[10]
.sym 11300 soc.memory.rdata_0[8]
.sym 11306 display.second_timer_state_SB_LUT4_O_9_I3[0]
.sym 11316 iomem_addr[16]
.sym 11317 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 11318 soc.memory.rdata_0[9]
.sym 11319 soc.memory.rdata_1[9]
.sym 11322 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 11323 soc.memory.rdata_0[10]
.sym 11324 soc.memory.rdata_1[10]
.sym 11325 iomem_addr[16]
.sym 11331 display.second_timer_state_SB_LUT4_O_9_I3[1]
.sym 11340 iomem_addr[16]
.sym 11341 soc.memory.rdata_1[8]
.sym 11342 soc.memory.rdata_0[8]
.sym 11343 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 11358 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 11359 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 11360 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 11361 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 11362 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 11363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11364 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 11367 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 11369 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 11373 soc.memory.rdata_1[5]
.sym 11374 $PACKER_VCC_NET
.sym 11375 iomem_wdata[6]
.sym 11376 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 11379 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 11392 soc.cpu.resetn_SB_LUT4_I3_O
.sym 11394 soc.memory.rdata_1[10]
.sym 11402 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 11434 display.second_timer_state[5]
.sym 11436 display.second_timer_state[0]
.sym 11438 display.second_timer_state[3]
.sym 11439 display.second_timer_state[4]
.sym 11440 display.second_timer_state[7]
.sym 11442 display.second_timer_state[1]
.sym 11444 display.second_timer_state[0]
.sym 11445 display.second_timer_state[2]
.sym 11446 display.second_timer_state[6]
.sym 11447 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11448 $PACKER_VCC_NET
.sym 11456 $PACKER_VCC_NET
.sym 11466 $nextpnr_ICESTORM_LC_22$O
.sym 11468 display.second_timer_state[0]
.sym 11472 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 11474 $PACKER_VCC_NET
.sym 11475 display.second_timer_state[1]
.sym 11476 display.second_timer_state[0]
.sym 11478 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 11480 $PACKER_VCC_NET
.sym 11481 display.second_timer_state[2]
.sym 11482 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 11484 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 11486 display.second_timer_state[3]
.sym 11487 $PACKER_VCC_NET
.sym 11488 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 11490 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 11492 display.second_timer_state[4]
.sym 11493 $PACKER_VCC_NET
.sym 11494 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 11496 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 11498 display.second_timer_state[5]
.sym 11499 $PACKER_VCC_NET
.sym 11500 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 11502 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 11504 display.second_timer_state[6]
.sym 11505 $PACKER_VCC_NET
.sym 11506 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 11508 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 11510 display.second_timer_state[7]
.sym 11511 $PACKER_VCC_NET
.sym 11512 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 11514 clk$SB_IO_IN_$glb_clk
.sym 11515 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11516 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 11517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[0]
.sym 11518 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 11527 iomem_addr[3]
.sym 11528 iomem_wdata[15]
.sym 11530 display.second_timer_state[0]
.sym 11536 $PACKER_VCC_NET
.sym 11542 $PACKER_VCC_NET
.sym 11545 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 11550 soc.cpu.cpu_state[4]
.sym 11552 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 11558 display.second_timer_state[11]
.sym 11560 display.second_timer_state[12]
.sym 11562 $PACKER_VCC_NET
.sym 11563 display.second_timer_state[9]
.sym 11568 $PACKER_VCC_NET
.sym 11573 display.second_timer_state[8]
.sym 11577 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11578 display.second_timer_state[13]
.sym 11579 display.second_timer_state[14]
.sym 11580 display.second_timer_state[15]
.sym 11583 display.second_timer_state[10]
.sym 11589 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 11591 $PACKER_VCC_NET
.sym 11592 display.second_timer_state[8]
.sym 11593 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 11595 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 11597 display.second_timer_state[9]
.sym 11598 $PACKER_VCC_NET
.sym 11599 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 11601 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 11603 display.second_timer_state[10]
.sym 11604 $PACKER_VCC_NET
.sym 11605 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 11607 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 11609 $PACKER_VCC_NET
.sym 11610 display.second_timer_state[11]
.sym 11611 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 11613 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 11615 display.second_timer_state[12]
.sym 11616 $PACKER_VCC_NET
.sym 11617 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 11619 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 11621 $PACKER_VCC_NET
.sym 11622 display.second_timer_state[13]
.sym 11623 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 11625 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 11627 $PACKER_VCC_NET
.sym 11628 display.second_timer_state[14]
.sym 11629 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 11631 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 11633 $PACKER_VCC_NET
.sym 11634 display.second_timer_state[15]
.sym 11635 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 11637 clk$SB_IO_IN_$glb_clk
.sym 11638 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11639 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 11640 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[0]
.sym 11641 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11642 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[0]
.sym 11643 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 11644 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 11645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[0]
.sym 11646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 11658 $PACKER_VCC_NET
.sym 11663 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 11668 soc.cpu.mem_la_wdata[3]
.sym 11669 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 11670 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 11671 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11672 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11673 iomem_addr[13]
.sym 11674 soc.cpu.resetn_SB_LUT4_I3_O
.sym 11675 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 11681 display.second_timer_state[20]
.sym 11683 display.second_timer_state[18]
.sym 11685 display.second_timer_state[21]
.sym 11690 display.second_timer_state[17]
.sym 11693 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11694 display.second_timer_state[16]
.sym 11699 display.second_timer_state[19]
.sym 11702 $PACKER_VCC_NET
.sym 11703 display.second_timer_state_SB_LUT4_O_3_I3[3]
.sym 11710 display.second_timer_state[22]
.sym 11712 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 11714 display.second_timer_state[16]
.sym 11715 $PACKER_VCC_NET
.sym 11716 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 11718 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 11720 $PACKER_VCC_NET
.sym 11721 display.second_timer_state[17]
.sym 11722 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 11724 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 11726 display.second_timer_state[18]
.sym 11727 $PACKER_VCC_NET
.sym 11728 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 11730 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 11732 $PACKER_VCC_NET
.sym 11733 display.second_timer_state[19]
.sym 11734 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 11736 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 11738 display.second_timer_state[20]
.sym 11739 $PACKER_VCC_NET
.sym 11740 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 11742 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 11744 $PACKER_VCC_NET
.sym 11745 display.second_timer_state[21]
.sym 11746 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 11748 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 11750 display.second_timer_state[22]
.sym 11751 $PACKER_VCC_NET
.sym 11752 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 11756 $PACKER_VCC_NET
.sym 11757 display.second_timer_state_SB_LUT4_O_3_I3[3]
.sym 11758 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 11760 clk$SB_IO_IN_$glb_clk
.sym 11761 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 11763 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 11764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[0]
.sym 11766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 11767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 11768 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 11769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[1]
.sym 11774 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 11775 iomem_addr[16]
.sym 11778 soc.cpu.cpu_state[4]
.sym 11780 soc.cpu.cpu_state[4]
.sym 11781 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 11782 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 11783 iomem_addr[16]
.sym 11784 soc.cpu.cpu_state[4]
.sym 11785 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11786 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11787 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 11788 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 11789 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 11791 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 11793 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 11795 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 11803 display.second_timer_state_SB_LUT4_O_7_I3[2]
.sym 11804 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11807 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 11809 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11815 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 11816 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 11820 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 11830 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 11831 soc.cpu.count_cycle[0]
.sym 11854 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 11855 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 11856 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11857 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11863 soc.cpu.count_cycle[0]
.sym 11866 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 11867 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 11868 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 11869 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 11872 display.second_timer_state_SB_LUT4_O_7_I3[2]
.sym 11883 clk$SB_IO_IN_$glb_clk
.sym 11884 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11885 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 11886 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 11887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 11888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[0]
.sym 11889 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11890 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11891 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 11892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[0]
.sym 11894 iomem_addr[16]
.sym 11895 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 11896 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 11901 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 11904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 11905 soc.cpu.cpu_state[4]
.sym 11906 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 11909 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 11912 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 11915 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 11916 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 11917 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 11919 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 11920 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 11929 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11930 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 11936 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11937 soc.cpu.count_instr[0]
.sym 11938 soc.cpu.mem_la_wdata[3]
.sym 11939 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 11945 soc.cpu.mem_la_wdata[2]
.sym 11946 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11947 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11949 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 11950 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 11953 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11959 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11960 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 11961 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 11962 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 11965 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 11972 soc.cpu.mem_la_wdata[3]
.sym 11980 soc.cpu.count_instr[0]
.sym 11984 soc.cpu.mem_la_wdata[2]
.sym 11992 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 11997 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 12001 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12002 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 12003 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12004 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12005 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 12006 clk$SB_IO_IN_$glb_clk
.sym 12007 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12008 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 12009 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 12010 soc.cpu.alu_out_q[7]
.sym 12011 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 12012 soc.cpu.alu_out_q[2]
.sym 12013 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 12014 soc.cpu.alu_out_q[6]
.sym 12015 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 12018 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 12019 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 12020 soc.cpu.alu_out_q[4]
.sym 12021 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12022 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 12024 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[0]
.sym 12025 soc.cpu.cpu_state[4]
.sym 12026 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12027 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12029 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 12030 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 12031 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 12032 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 12033 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 12034 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 12035 soc.cpu.count_instr[0]
.sym 12036 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12037 soc.cpu.alu_out_q[6]
.sym 12038 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12039 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 12040 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 12042 soc.cpu.cpu_state[4]
.sym 12049 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 12050 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 12052 $PACKER_VCC_NET
.sym 12053 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12054 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 12056 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 12058 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12059 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 12060 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 12061 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 12062 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 12063 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 12065 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 12069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 12070 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 12071 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 12073 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 12081 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12083 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 12084 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12085 $PACKER_VCC_NET
.sym 12087 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12089 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 12090 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 12091 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 12093 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 12095 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 12096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 12097 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12099 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 12101 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 12102 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 12103 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 12105 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 12107 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 12108 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 12109 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 12111 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 12113 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 12114 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 12115 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 12117 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 12119 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 12120 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 12121 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 12123 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 12125 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12126 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 12127 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 12131 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 12132 soc.cpu.alu_out_q[14]
.sym 12133 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 12134 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 12135 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 12136 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 12137 soc.cpu.alu_out_q[9]
.sym 12138 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 12140 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12141 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12143 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 12144 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12145 UART_RX_SB_LUT4_I1_I0[3]
.sym 12146 $PACKER_VCC_NET
.sym 12147 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 12151 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 12152 soc.cpu.timer[17]
.sym 12154 soc.cpu.alu_out_q[7]
.sym 12155 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 12156 soc.cpu.mem_la_wdata[2]
.sym 12157 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 12159 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 12160 soc.cpu.alu_out_q[9]
.sym 12162 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12164 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12166 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12167 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 12172 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 12174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12176 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 12182 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 12184 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12186 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 12187 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 12189 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 12190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 12192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 12193 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 12195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 12196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 12198 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12199 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 12201 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 12204 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 12206 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 12207 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 12208 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 12210 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 12212 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 12213 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 12214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 12216 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 12218 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12219 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 12220 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 12222 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 12224 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 12225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12226 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 12228 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 12230 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 12231 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 12232 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 12234 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 12236 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 12237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 12238 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 12240 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 12242 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 12243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 12244 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 12246 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 12248 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12249 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 12250 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 12254 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 12255 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 12256 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 12257 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 12258 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 12259 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 12260 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 12261 soc.cpu.alu_out_q[13]
.sym 12266 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 12267 soc.cpu.cpu_state[4]
.sym 12268 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 12270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 12271 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 12274 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 12275 soc.cpu.alu_out_q[14]
.sym 12276 soc.cpu.cpu_state[4]
.sym 12277 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12278 soc.cpu.alu_out_q[3]
.sym 12279 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 12280 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 12281 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 12282 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 12283 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12284 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12285 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 12287 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 12289 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 12290 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 12298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 12300 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 12301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 12303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 12308 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 12309 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 12311 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 12312 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 12313 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 12314 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 12315 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 12316 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 12317 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 12319 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12320 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 12322 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12327 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 12329 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 12330 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 12331 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 12333 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 12335 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12336 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 12337 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 12339 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 12341 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 12342 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 12343 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 12345 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 12347 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 12348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 12349 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 12351 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 12353 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 12354 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 12355 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 12357 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 12359 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 12360 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12361 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 12363 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 12365 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 12366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 12367 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 12369 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 12371 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 12372 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 12373 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 12378 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 12379 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 12380 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 12381 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 12382 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 12383 soc.cpu.alu_out_q[3]
.sym 12384 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 12388 UART_RX_SB_LUT4_I1_I0[3]
.sym 12389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 12392 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 12393 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 12394 soc.cpu.alu_out_q[13]
.sym 12397 iomem_wdata[19]
.sym 12399 iomem_wdata[16]
.sym 12400 soc.cpu.count_instr[0]
.sym 12401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 12402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12403 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 12404 soc.cpu.pcpi_rs2[26]
.sym 12405 soc.cpu.mem_la_wdata[3]
.sym 12406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 12407 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 12408 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 12409 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 12410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 12411 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 12412 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 12413 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 12418 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 12421 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 12422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 12423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 12425 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 12429 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 12430 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 12436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 12437 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 12438 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 12441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 12443 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 12444 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 12446 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 12447 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 12449 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 12450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 12452 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 12453 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 12454 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 12456 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 12458 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 12459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 12460 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 12462 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 12464 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 12465 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 12466 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 12468 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 12470 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 12471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 12472 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 12474 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 12476 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 12477 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 12478 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 12480 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 12482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 12483 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 12484 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 12486 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 12488 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 12489 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 12490 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 12494 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 12495 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 12496 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 12500 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 12503 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 12504 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 12506 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 12513 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 12519 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12521 soc.cpu.pcpi_rs2[30]
.sym 12524 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 12525 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 12527 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 12528 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12529 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 12530 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 12531 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 12532 soc.cpu.alu_out_q[3]
.sym 12533 soc.cpu.cpu_state[4]
.sym 12534 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12535 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 12544 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 12545 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12546 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 12547 soc.cpu.instr_sub
.sym 12548 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 12550 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 12551 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 12552 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 12553 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12554 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 12555 soc.cpu.instr_sub
.sym 12561 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12563 soc.cpu.pcpi_rs2[29]
.sym 12565 soc.cpu.pcpi_rs2[27]
.sym 12569 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 12571 soc.cpu.alu_out_SB_LUT4_O_19_I2[0]
.sym 12575 soc.cpu.pcpi_rs2[27]
.sym 12580 soc.cpu.instr_sub
.sym 12581 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12582 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 12583 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 12586 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 12588 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 12593 soc.cpu.pcpi_rs2[29]
.sym 12599 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 12604 soc.cpu.alu_out_SB_LUT4_O_19_I2[0]
.sym 12606 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 12610 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12611 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12612 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12613 soc.cpu.instr_sub
.sym 12616 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 12617 soc.cpu.instr_sub
.sym 12618 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 12619 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12621 clk$SB_IO_IN_$glb_clk
.sym 12623 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 12624 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 12626 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 12629 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 12630 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 12631 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12633 soc.cpu.instr_lb
.sym 12636 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 12637 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 12638 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 12639 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 12641 soc.cpu.alu_out_q[1]
.sym 12642 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12643 soc.cpu.instr_sub
.sym 12645 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 12646 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 12648 UART_RX_SB_LUT4_I1_I0[3]
.sym 12650 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 12651 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 12653 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12654 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 12655 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 12656 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12657 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 12658 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12665 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 12667 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 12668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 12669 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 12671 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 12673 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 12675 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 12678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12679 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 12680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 12681 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12683 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 12684 soc.cpu.instr_sub
.sym 12689 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12691 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 12692 soc.cpu.instr_sub
.sym 12697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 12698 soc.cpu.instr_sub
.sym 12699 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12700 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12703 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 12705 soc.cpu.instr_sub
.sym 12706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 12709 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12710 soc.cpu.instr_sub
.sym 12711 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 12712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 12715 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 12716 soc.cpu.instr_sub
.sym 12717 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 12721 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12722 soc.cpu.instr_sub
.sym 12723 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 12727 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 12728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 12729 soc.cpu.instr_sub
.sym 12730 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12739 soc.cpu.instr_sub
.sym 12740 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12741 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 12747 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 12749 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 12751 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 12753 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 12754 soc.cpu.cpu_state[4]
.sym 12757 soc.cpu.cpu_state[4]
.sym 12759 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 12760 soc.cpu.alu_out_q[8]
.sym 12771 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 12772 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 12773 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 12775 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 12776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 12777 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 12778 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 12779 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 12780 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12781 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 12787 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 12789 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 12790 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 12791 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 12792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 12794 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 12795 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 12796 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 12797 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 12798 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 12800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 12801 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 12802 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 12806 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 12811 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12812 soc.cpu.instr_sub
.sym 12814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 12820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 12821 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12822 soc.cpu.instr_sub
.sym 12823 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 12826 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 12827 soc.cpu.instr_sub
.sym 12828 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12829 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 12832 soc.cpu.instr_sub
.sym 12833 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 12834 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 12835 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12838 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 12839 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 12840 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12841 soc.cpu.instr_sub
.sym 12844 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12845 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12846 soc.cpu.instr_sub
.sym 12847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 12850 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 12851 soc.cpu.instr_sub
.sym 12852 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12853 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 12856 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 12857 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12858 soc.cpu.instr_sub
.sym 12859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 12862 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 12863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 12864 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12865 soc.cpu.instr_sub
.sym 12869 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 12870 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 12871 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 12872 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12873 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 12875 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 12876 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12879 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 12880 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 12887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 12888 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 12891 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 12892 soc.cpu.alu_out_q[10]
.sym 12894 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 12895 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 12896 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 12897 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 12898 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 12899 soc.cpu.alu_out_q[30]
.sym 12900 soc.cpu.pcpi_rs2[26]
.sym 12901 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 12903 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 12904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 12910 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 12911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 12912 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 12913 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12914 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 12915 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12916 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 12918 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 12919 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 12920 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 12921 soc.cpu.pcpi_rs2[30]
.sym 12922 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 12923 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 12924 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 12925 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12926 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12929 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 12932 soc.cpu.alu_out_SB_LUT4_O_4_I1[3]
.sym 12933 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 12934 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 12935 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 12936 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 12938 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 12941 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 12943 soc.cpu.alu_out_SB_LUT4_O_4_I1[3]
.sym 12944 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 12945 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 12946 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 12949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 12950 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12951 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12952 soc.cpu.pcpi_rs2[30]
.sym 12955 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 12956 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 12957 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 12958 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 12961 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 12962 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 12963 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 12964 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 12979 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 12980 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 12981 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 12982 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 12985 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 12986 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 12987 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12988 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 12990 clk$SB_IO_IN_$glb_clk
.sym 12992 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 12993 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 12994 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 12998 soc.cpu.alu_out_SB_LUT4_O_12_I2[3]
.sym 12999 soc.cpu.alu_out_q[19]
.sym 13000 iomem_addr[3]
.sym 13004 soc.cpu.instr_rdcycleh
.sym 13007 soc.cpu.pcpi_rs2[30]
.sym 13008 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13013 soc.cpu.alu_out_q[12]
.sym 13016 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 13017 soc.cpu.cpu_state[4]
.sym 13018 soc.cpu.alu_out_q[27]
.sym 13019 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13020 soc.cpu.cpu_state[3]
.sym 13021 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 13023 soc.cpu.cpu_state[2]
.sym 13024 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 13025 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 13026 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 13027 soc.cpu.alu_out_q[29]
.sym 13033 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13034 soc.cpu.instr_bgeu
.sym 13035 soc.cpu.instr_bge
.sym 13036 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13037 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 13038 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13039 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13040 soc.cpu.instr_bge
.sym 13043 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 13044 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 13045 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 13046 soc.cpu.instr_bne
.sym 13047 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13048 soc.cpu.is_sltiu_bltu_sltu
.sym 13049 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 13050 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 13051 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13052 soc.cpu.pcpi_rs2[27]
.sym 13053 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13055 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 13056 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13057 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 13058 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 13060 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 13063 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 13064 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13066 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13067 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13068 soc.cpu.instr_bge
.sym 13069 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13072 soc.cpu.instr_bge
.sym 13073 soc.cpu.is_sltiu_bltu_sltu
.sym 13074 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 13075 soc.cpu.instr_bne
.sym 13078 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 13079 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 13080 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 13081 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13084 soc.cpu.pcpi_rs2[27]
.sym 13085 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13086 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13087 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13092 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 13093 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 13096 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 13097 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 13098 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 13099 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13104 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 13105 soc.cpu.pcpi_rs2[27]
.sym 13108 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 13109 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 13110 soc.cpu.instr_bgeu
.sym 13111 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13115 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 13119 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13120 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13122 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13124 soc.cpu.is_sltiu_bltu_sltu
.sym 13125 soc.cpu.is_sltiu_bltu_sltu
.sym 13127 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13128 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 13129 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 13131 soc.cpu.instr_bgeu
.sym 13137 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 13138 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 13139 soc.cpu.alu_out_q[11]
.sym 13140 UART_RX_SB_LUT4_I1_I0[3]
.sym 13142 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13143 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13145 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13146 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 13147 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13149 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 13150 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13157 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13158 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 13159 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 13160 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 13161 soc.cpu.pcpi_rs2[29]
.sym 13162 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 13165 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 13166 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13167 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 13168 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13170 soc.cpu.alu_out_SB_LUT4_O_2_I2[3]
.sym 13171 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 13174 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 13177 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13178 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13179 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 13180 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 13181 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13185 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 13187 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 13189 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13190 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 13191 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 13192 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13196 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 13198 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 13201 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 13202 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 13203 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13204 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13207 soc.cpu.alu_out_SB_LUT4_O_2_I2[3]
.sym 13208 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 13209 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13210 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 13213 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 13214 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13215 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 13216 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 13225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 13226 soc.cpu.pcpi_rs2[29]
.sym 13227 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13228 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13231 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13232 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13233 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13234 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 13236 clk$SB_IO_IN_$glb_clk
.sym 13238 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 13240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 13241 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 13242 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 13243 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13244 soc.cpu.irq_active_SB_LUT4_I1_O[3]
.sym 13245 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 13251 soc.cpu.cpu_state[4]
.sym 13252 soc.cpu.cpu_state[1]
.sym 13253 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 13254 soc.cpu.alu_out_q[20]
.sym 13255 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13256 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 13258 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 13259 UART_RX_SB_LUT4_I1_I0[3]
.sym 13260 soc.cpu.irq_mask[2]
.sym 13262 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13263 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 13264 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 13266 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 13267 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13268 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 13269 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13271 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 13272 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 13279 soc.cpu.pcpi_rs2[29]
.sym 13282 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13283 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 13284 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 13286 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 13287 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13290 soc.cpu.cpu_state[0]
.sym 13291 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 13292 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 13293 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 13294 soc.cpu.alu_out_SB_LUT4_O_2_I1[2]
.sym 13295 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13296 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 13297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 13298 soc.cpu.alu_out_SB_LUT4_O_2_I1[1]
.sym 13299 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13300 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13301 soc.cpu.irq_active_SB_LUT4_I1_O[3]
.sym 13302 soc.cpu.cpu_state[4]
.sym 13304 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 13305 UART_RX_SB_LUT4_I1_I0[3]
.sym 13306 soc.cpu.pcpi_rs2[16]
.sym 13307 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 13308 soc.cpu.alu_out_SB_LUT4_O_2_I1[3]
.sym 13309 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13312 soc.cpu.cpu_state[0]
.sym 13313 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13315 soc.cpu.cpu_state[4]
.sym 13318 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 13319 soc.cpu.alu_out_SB_LUT4_O_2_I1[2]
.sym 13320 soc.cpu.alu_out_SB_LUT4_O_2_I1[1]
.sym 13321 soc.cpu.alu_out_SB_LUT4_O_2_I1[3]
.sym 13324 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 13325 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 13326 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13327 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13330 UART_RX_SB_LUT4_I1_I0[3]
.sym 13331 soc.cpu.irq_active_SB_LUT4_I1_O[3]
.sym 13332 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 13333 soc.cpu.cpu_state[0]
.sym 13336 soc.cpu.pcpi_rs2[16]
.sym 13339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 13342 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13343 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 13344 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13345 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 13350 soc.cpu.pcpi_rs2[29]
.sym 13354 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 13355 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 13356 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 13357 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13359 clk$SB_IO_IN_$glb_clk
.sym 13361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 13362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 13363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[0]
.sym 13364 soc.cpu.alu_out_SB_LUT4_O_2_I1[1]
.sym 13365 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 13366 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13367 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 13372 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 13373 soc.cpu.pcpi_rs2[29]
.sym 13376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 13377 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 13379 soc.cpu.alu_out_q[16]
.sym 13381 soc.cpu.cpu_state[4]
.sym 13382 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 13385 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13386 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 13387 soc.cpu.cpu_state[3]
.sym 13388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 13389 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 13390 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 13391 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13392 soc.cpu.pcpi_rs2[26]
.sym 13393 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[3]
.sym 13395 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 13396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]
.sym 13405 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13407 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13408 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 13409 soc.cpu.cpu_state[6]
.sym 13415 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13416 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 13417 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 13420 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13421 soc.cpu.cpu_state[2]
.sym 13422 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13424 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 13426 soc.cpu.cpu_state[4]
.sym 13427 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13428 soc.cpu.irq_mask[2]
.sym 13429 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13430 soc.cpu.cpu_state[3]
.sym 13432 soc.cpu.instr_jalr
.sym 13436 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13437 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13441 soc.cpu.instr_jalr
.sym 13442 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13443 soc.cpu.cpu_state[2]
.sym 13444 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 13447 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 13448 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 13449 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 13450 soc.cpu.cpu_state[6]
.sym 13453 soc.cpu.cpu_state[3]
.sym 13454 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13455 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13456 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13459 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 13460 soc.cpu.cpu_state[6]
.sym 13462 soc.cpu.cpu_state[3]
.sym 13465 soc.cpu.irq_mask[2]
.sym 13466 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13467 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13468 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13472 soc.cpu.cpu_state[4]
.sym 13474 soc.cpu.cpu_state[2]
.sym 13477 soc.cpu.cpu_state[3]
.sym 13479 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13480 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13481 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13483 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13484 soc.cpu.alu_out_q[26]
.sym 13485 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 13486 soc.cpu.alu_out_q[25]
.sym 13487 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13488 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 13489 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 13490 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 13491 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 13492 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13497 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 13499 soc.cpu.decoded_imm[7]
.sym 13500 soc.cpu.cpuregs_raddr2[4]
.sym 13501 soc.cpu.decoded_imm[3]
.sym 13503 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 13504 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 13505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 13506 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13508 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 13509 soc.cpu.cpu_state[4]
.sym 13510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 13511 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13512 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 13513 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13514 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 13515 soc.cpu.cpu_state[2]
.sym 13516 soc.cpu.cpu_state[3]
.sym 13517 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 13518 soc.cpu.instr_jalr
.sym 13519 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 13527 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 13529 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13530 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13532 soc.cpu.irq_mask[2]
.sym 13534 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13535 UART_RX_SB_LUT4_I1_I0[3]
.sym 13538 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 13539 soc.cpu.cpu_state[2]
.sym 13541 soc.cpu.cpu_state[6]
.sym 13542 soc.cpu.instr_lb
.sym 13545 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13546 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13548 soc.cpu.cpu_state[1]
.sym 13550 soc.cpu.mem_do_rinst
.sym 13551 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13552 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 13554 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 13556 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13558 soc.cpu.cpu_state[6]
.sym 13561 soc.cpu.instr_lb
.sym 13564 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13566 soc.cpu.irq_mask[2]
.sym 13567 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13571 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13572 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13576 UART_RX_SB_LUT4_I1_I0[3]
.sym 13577 soc.cpu.cpu_state[6]
.sym 13578 soc.cpu.cpu_state[1]
.sym 13579 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 13584 soc.cpu.mem_do_rinst
.sym 13585 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13588 UART_RX_SB_LUT4_I1_I0[3]
.sym 13591 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13594 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 13596 soc.cpu.cpu_state[6]
.sym 13600 soc.cpu.cpu_state[2]
.sym 13601 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13602 UART_RX_SB_LUT4_I1_I0[3]
.sym 13603 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 13604 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13606 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13607 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13608 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 13609 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13610 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 13611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[3]
.sym 13612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]
.sym 13613 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 13614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 13617 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13622 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13624 soc.cpu.cpuregs_wrdata[9]
.sym 13626 soc.cpu.alu_out_q[26]
.sym 13628 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 13629 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 13631 soc.cpu.is_lui_auipc_jal
.sym 13632 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 13633 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 13634 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13635 soc.cpu.cpu_state[4]
.sym 13636 UART_RX_SB_LUT4_I1_I0[3]
.sym 13637 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13638 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 13639 soc.cpu.decoder_trigger
.sym 13640 UART_RX_SB_LUT4_I1_I0[3]
.sym 13641 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13642 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13649 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13650 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13654 soc.cpu.irq_delay
.sym 13655 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 13656 soc.cpu.decoder_trigger
.sym 13657 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13658 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13661 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13662 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3]
.sym 13663 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13665 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13666 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 13667 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13669 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13670 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13671 soc.cpu.cpu_state[6]
.sym 13672 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13673 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 13674 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13675 UART_RX_SB_LUT4_I1_I0[3]
.sym 13677 soc.cpu.cpu_state[5]
.sym 13678 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 13681 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13682 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13683 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 13684 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3]
.sym 13687 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13688 soc.cpu.cpu_state[5]
.sym 13689 soc.cpu.cpu_state[6]
.sym 13690 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13693 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 13695 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13699 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 13700 soc.cpu.irq_delay
.sym 13701 soc.cpu.decoder_trigger
.sym 13705 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13707 soc.cpu.cpu_state[5]
.sym 13708 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 13711 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 13714 UART_RX_SB_LUT4_I1_I0[3]
.sym 13718 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13720 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13723 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13724 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13725 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13726 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 13731 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 13732 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13733 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 13734 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 13735 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13736 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13737 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 13739 soc.cpu.cpuregs_waddr[3]
.sym 13742 soc.cpu.cpu_state[4]
.sym 13746 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 13748 soc.cpu.decoded_imm[17]
.sym 13750 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 13752 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 13753 soc.cpu.decoded_imm[22]
.sym 13754 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13755 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13756 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 13757 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 13758 soc.cpu.instr_waitirq
.sym 13759 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13760 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13761 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13762 soc.cpu.reg_pc[16]
.sym 13763 soc.cpu.cpuregs_rs1[18]
.sym 13764 soc.cpu.cpu_state[6]
.sym 13765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 13771 soc.cpu.decoder_trigger
.sym 13773 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13774 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13776 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 13777 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13779 soc.cpu.decoder_pseudo_trigger
.sym 13780 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 13784 soc.cpu.cpu_state[1]
.sym 13785 soc.cpu.cpu_state[2]
.sym 13786 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13791 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 13792 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13794 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13795 soc.cpu.cpu_state[5]
.sym 13796 UART_RX_SB_LUT4_I1_I0[3]
.sym 13797 soc.cpu.cpu_state[6]
.sym 13800 soc.cpu.cpu_state[4]
.sym 13801 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13804 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 13816 soc.cpu.cpu_state[1]
.sym 13817 soc.cpu.cpu_state[2]
.sym 13818 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13819 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13822 soc.cpu.decoder_pseudo_trigger
.sym 13823 soc.cpu.decoder_trigger
.sym 13828 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13830 UART_RX_SB_LUT4_I1_I0[3]
.sym 13831 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13834 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 13835 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13836 soc.cpu.cpu_state[5]
.sym 13837 UART_RX_SB_LUT4_I1_I0[3]
.sym 13840 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13841 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13842 UART_RX_SB_LUT4_I1_I0[3]
.sym 13843 soc.cpu.cpu_state[6]
.sym 13846 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13847 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13848 soc.cpu.cpu_state[2]
.sym 13849 soc.cpu.cpu_state[4]
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13852 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 13853 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 13855 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 13856 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13857 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 13858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 13859 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 13860 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13861 UART_RX_SB_LUT4_I1_I0[3]
.sym 13862 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 13864 UART_RX_SB_LUT4_I1_I0[3]
.sym 13865 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13867 soc.cpu.cpu_state[4]
.sym 13868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 13869 soc.cpu.reg_pc[17]
.sym 13870 soc.cpu.decoded_imm[29]
.sym 13871 soc.cpu.decoded_imm[24]
.sym 13872 soc.cpu.do_waitirq
.sym 13873 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13875 soc.cpu.pcpi_rs2[27]
.sym 13877 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 13878 UART_RX_SB_LUT4_I1_I0[3]
.sym 13879 soc.cpu.cpu_state[3]
.sym 13880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 13881 soc.cpu.is_alu_reg_imm
.sym 13882 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 13883 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 13884 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13885 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13886 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 13887 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 13888 soc.cpu.pcpi_rs2[26]
.sym 13894 soc.cpu.cpu_state[5]
.sym 13895 soc.cpu.instr_lb
.sym 13896 soc.cpu.cpu_state[1]
.sym 13897 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13898 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 13899 soc.cpu.is_alu_reg_imm
.sym 13902 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 13903 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 13905 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13906 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 13907 soc.cpu.cpu_state[6]
.sym 13911 UART_RX_SB_LUT4_I1_I0[3]
.sym 13912 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13914 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13915 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13916 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 13917 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13919 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13920 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13922 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 13923 soc.cpu.instr_lbu
.sym 13928 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13930 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 13935 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13936 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 13939 soc.cpu.instr_lbu
.sym 13940 soc.cpu.instr_lb
.sym 13946 soc.cpu.cpu_state[5]
.sym 13948 soc.cpu.cpu_state[6]
.sym 13951 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 13952 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 13953 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13954 UART_RX_SB_LUT4_I1_I0[3]
.sym 13957 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 13958 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 13959 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 13960 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 13963 soc.cpu.cpu_state[1]
.sym 13964 UART_RX_SB_LUT4_I1_I0[3]
.sym 13965 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 13966 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13969 soc.cpu.is_alu_reg_imm
.sym 13970 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13973 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13976 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 13978 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 13979 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 13980 soc.cpu.alu_out_q[18]
.sym 13981 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 13982 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 13983 soc.cpu.cpu_state[3]
.sym 13988 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 13989 soc.cpu.cpu_state[4]
.sym 13990 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 13991 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13992 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 13993 soc.cpu.pcpi_rs2[30]
.sym 13994 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 13995 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13997 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 13998 soc.cpu.cpu_state[1]
.sym 14000 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 14002 soc.cpu.cpu_state[2]
.sym 14003 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 14004 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 14005 soc.cpu.cpu_state[4]
.sym 14006 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 14007 soc.cpu.cpu_state[3]
.sym 14008 soc.cpu.instr_jalr
.sym 14009 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 14010 soc.cpu.instr_jalr
.sym 14011 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14018 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14020 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14021 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14022 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 14023 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14024 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14025 soc.cpu.cpu_state[5]
.sym 14026 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[3]
.sym 14031 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[3]
.sym 14032 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 14034 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14035 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[0]
.sym 14036 soc.cpu.is_sll_srl_sra
.sym 14037 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 14038 soc.cpu.cpu_state[6]
.sym 14039 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14040 soc.cpu.cpu_state[2]
.sym 14041 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14042 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[3]
.sym 14045 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 14050 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[3]
.sym 14051 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14052 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14053 soc.cpu.cpu_state[5]
.sym 14056 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[3]
.sym 14057 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[0]
.sym 14058 soc.cpu.is_sll_srl_sra
.sym 14059 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 14062 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14065 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 14069 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14070 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 14071 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 14075 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14076 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14077 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14080 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14081 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 14082 soc.cpu.cpu_state[6]
.sym 14087 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14089 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 14092 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14093 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[0]
.sym 14094 soc.cpu.cpu_state[2]
.sym 14095 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[3]
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14099 soc.cpu.alu_out_q[17]
.sym 14100 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 14101 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 14102 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 14103 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 14104 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 14105 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 14106 soc.cpu.cpu_state[2]
.sym 14111 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 14113 soc.cpu.pcpi_rs2[16]
.sym 14114 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 14115 soc.cpu.cpuregs_rs1[22]
.sym 14116 soc.cpu.cpu_state[3]
.sym 14117 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14118 soc.cpu.instr_maskirq
.sym 14119 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 14120 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14122 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 14123 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 14124 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 14125 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 14126 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 14127 soc.cpu.is_lui_auipc_jal
.sym 14129 soc.cpu.alu_out_q[31]
.sym 14130 soc.cpu.cpu_state[2]
.sym 14131 soc.cpu.cpu_state[4]
.sym 14132 UART_RX_SB_LUT4_I1_I0[3]
.sym 14133 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 14134 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 14141 UART_RX_SB_LUT4_I1_I0[3]
.sym 14144 soc.cpu.instr_sltiu
.sym 14145 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14146 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 14148 soc.cpu.instr_sltu
.sym 14149 soc.cpu.instr_lhu_SB_LUT4_I0_O[3]
.sym 14150 soc.cpu.instr_slt
.sym 14151 soc.cpu.instr_blt
.sym 14152 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14153 soc.cpu.instr_slti
.sym 14154 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14155 soc.cpu.instr_bltu
.sym 14156 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 14157 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[3]
.sym 14160 soc.cpu.instr_bgeu
.sym 14161 soc.cpu.is_sll_srl_sra
.sym 14162 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 14163 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 14164 soc.cpu.instr_lhu_SB_LUT4_I0_O[1]
.sym 14165 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 14167 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 14168 soc.cpu.instr_jalr
.sym 14169 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14170 soc.cpu.instr_waitirq
.sym 14171 soc.cpu.cpu_state[2]
.sym 14173 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 14174 soc.cpu.is_sll_srl_sra
.sym 14175 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 14176 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[3]
.sym 14179 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 14180 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 14181 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14182 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 14185 soc.cpu.instr_bltu
.sym 14186 soc.cpu.instr_waitirq
.sym 14187 soc.cpu.instr_bgeu
.sym 14188 soc.cpu.instr_jalr
.sym 14191 soc.cpu.instr_sltu
.sym 14192 soc.cpu.instr_bltu
.sym 14194 soc.cpu.instr_sltiu
.sym 14197 soc.cpu.instr_blt
.sym 14198 soc.cpu.instr_slt
.sym 14199 soc.cpu.instr_slti
.sym 14203 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14204 soc.cpu.instr_lhu_SB_LUT4_I0_O[3]
.sym 14205 soc.cpu.instr_lhu_SB_LUT4_I0_O[1]
.sym 14206 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 14209 soc.cpu.cpu_state[2]
.sym 14210 UART_RX_SB_LUT4_I1_I0[3]
.sym 14211 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 14212 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14215 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14216 soc.cpu.cpu_state[2]
.sym 14217 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 14218 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14222 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 14223 soc.cpu.alu_out_q[31]
.sym 14224 soc.cpu.alu_out_q[28]
.sym 14225 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 14226 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 14227 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14228 soc.cpu.alu_out_q[23]
.sym 14229 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 14234 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 14235 UART_RX_SB_LUT4_I1_I0[3]
.sym 14236 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 14238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 14239 soc.cpu.cpu_state[2]
.sym 14241 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 14242 soc.cpu.decoded_imm[17]
.sym 14244 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 14245 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14247 soc.cpu.is_sll_srl_sra
.sym 14248 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 14249 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14250 soc.cpu.cpuregs_rs1[18]
.sym 14251 soc.cpu.instr_jalr
.sym 14252 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 14253 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 14256 soc.cpu.instr_waitirq
.sym 14257 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 14263 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14264 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14265 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 14268 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 14271 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 14274 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 14275 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14276 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14278 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 14280 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14283 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 14285 soc.cpu.instr_sb_SB_LUT4_I1_O[3]
.sym 14286 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 14291 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14292 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 14293 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 14298 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14299 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14302 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 14303 soc.cpu.instr_sb_SB_LUT4_I1_O[3]
.sym 14304 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 14305 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 14310 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14311 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14314 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 14315 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 14316 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 14317 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 14321 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14322 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 14326 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 14327 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 14328 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14329 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 14332 soc.cpu.instr_sb_SB_LUT4_I1_O[3]
.sym 14333 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14339 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14340 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14341 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14344 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 14346 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 14347 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 14350 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 14351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 14352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 14354 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14358 soc.cpu.alu_out_q[23]
.sym 14360 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14361 soc.cpu.reg_pc[17]
.sym 14363 soc.cpu.decoded_imm[24]
.sym 14364 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 14368 soc.cpu.pcpi_rs2[29]
.sym 14369 soc.cpu.alu_out_q[28]
.sym 14370 UART_RX_SB_LUT4_I1_I0[3]
.sym 14371 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 14372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 14373 soc.cpu.reg_op1_SB_DFFE_Q_31_E
.sym 14375 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 14376 soc.cpu.is_alu_reg_imm
.sym 14377 soc.cpu.is_alu_reg_imm
.sym 14378 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 14379 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 14386 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14387 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14388 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14389 soc.cpu.instr_srl
.sym 14390 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 14391 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14392 soc.cpu.is_alu_reg_imm
.sym 14393 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14394 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14395 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14396 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 14397 soc.cpu.instr_srli
.sym 14398 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 14401 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14404 soc.cpu.instr_slli
.sym 14405 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14406 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 14407 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14409 soc.cpu.instr_andi
.sym 14411 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 14413 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14414 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 14419 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 14420 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 14421 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 14422 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 14425 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 14426 soc.cpu.instr_slli
.sym 14427 soc.cpu.instr_andi
.sym 14428 soc.cpu.instr_srli
.sym 14431 soc.cpu.is_alu_reg_imm
.sym 14432 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14433 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14434 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14437 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14438 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14439 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14440 soc.cpu.is_alu_reg_imm
.sym 14443 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14444 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14445 soc.cpu.is_alu_reg_imm
.sym 14446 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14449 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14450 soc.cpu.instr_srli
.sym 14451 soc.cpu.instr_srl
.sym 14452 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 14456 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14458 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14461 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14462 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 14463 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14464 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14465 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14468 soc.cpu.reg_op1_SB_DFFE_Q_31_E
.sym 14469 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 14470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 14471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 14472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 14473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 14474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 14475 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 14481 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 14484 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 14486 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 14487 soc.cpu.cpu_state[1]
.sym 14489 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14490 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 14492 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 14493 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 14495 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 14496 UART_RX_SB_LUT4_I1_I0[3]
.sym 14497 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 14498 soc.cpu.cpu_state[4]
.sym 14499 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 14502 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 14503 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 14509 reset_cnt[0]
.sym 14510 reset_cnt[1]
.sym 14512 reset_cnt[3]
.sym 14516 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 14519 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14529 reset_cnt[4]
.sym 14535 reset_cnt[2]
.sym 14538 reset_cnt[5]
.sym 14541 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 14543 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14544 reset_cnt[0]
.sym 14547 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14550 reset_cnt[1]
.sym 14551 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 14553 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14555 reset_cnt[2]
.sym 14557 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14559 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14562 reset_cnt[3]
.sym 14563 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14565 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14568 reset_cnt[4]
.sym 14569 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14573 reset_cnt[5]
.sym 14575 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14579 reset_cnt[1]
.sym 14580 reset_cnt[0]
.sym 14581 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 14584 reset_cnt[2]
.sym 14585 reset_cnt[5]
.sym 14586 reset_cnt[3]
.sym 14587 reset_cnt[4]
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14591 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 14592 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 14594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 14595 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 14596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 14598 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 14599 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 14600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 14606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 14609 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14613 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 14618 soc.cpu.is_lui_auipc_jal
.sym 14619 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 14620 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14623 soc.cpu.cpu_state[4]
.sym 14624 UART_RX_SB_LUT4_I1_I0[3]
.sym 14633 display.refresh_timer_state[1]
.sym 14641 display.refresh_timer_state[0]
.sym 14642 display.refresh_timer_state[2]
.sym 14643 display.refresh_timer_state[3]
.sym 14644 display.refresh_timer_state[4]
.sym 14645 display.refresh_timer_state[5]
.sym 14646 display.refresh_timer_state[6]
.sym 14647 display.refresh_timer_state[7]
.sym 14674 display.refresh_timer_state[0]
.sym 14689 display.refresh_timer_state[3]
.sym 14690 display.refresh_timer_state[1]
.sym 14691 display.refresh_timer_state[0]
.sym 14692 display.refresh_timer_state[2]
.sym 14701 display.refresh_timer_state[7]
.sym 14702 display.refresh_timer_state[4]
.sym 14703 display.refresh_timer_state[5]
.sym 14704 display.refresh_timer_state[6]
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 14714 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 14715 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 14716 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 14717 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 14718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 14719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 14727 UART_RX_SB_LUT4_I1_I0[3]
.sym 14728 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 14755 display.refresh_timer_state_SB_LUT4_O_3_I3[0]
.sym 14756 display.refresh_timer_state_SB_LUT4_O_3_I3[1]
.sym 14757 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14758 display.refresh_timer_state_SB_LUT4_O_3_I3[3]
.sym 14759 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14760 display.refresh_timer_state[13]
.sym 14761 display.refresh_timer_state[14]
.sym 14764 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14765 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14767 display.refresh_timer_state[12]
.sym 14769 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14770 display.refresh_timer_state[15]
.sym 14772 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14775 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14785 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14789 display.refresh_timer_state_SB_LUT4_O_3_I3[1]
.sym 14794 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14795 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14796 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14797 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14800 display.refresh_timer_state_SB_LUT4_O_3_I3[0]
.sym 14806 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14807 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14808 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14812 display.refresh_timer_state[14]
.sym 14813 display.refresh_timer_state[13]
.sym 14814 display.refresh_timer_state[15]
.sym 14815 display.refresh_timer_state[12]
.sym 14821 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14824 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14825 display.refresh_timer_state_SB_LUT4_O_3_I3[1]
.sym 14826 display.refresh_timer_state_SB_LUT4_O_3_I3[0]
.sym 14827 display.refresh_timer_state_SB_LUT4_O_3_I3[3]
.sym 14830 display.refresh_timer_state_SB_LUT4_O_3_I3[3]
.sym 14849 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14853 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 14858 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 14859 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14878 display.refresh_timer_state[16]
.sym 14879 display.refresh_timer_state[17]
.sym 14882 display.refresh_timer_state[20]
.sym 14885 display.refresh_timer_state[23]
.sym 14888 display.refresh_timer_state[18]
.sym 14889 display.refresh_timer_state[19]
.sym 14891 display.refresh_timer_state[21]
.sym 14892 display.refresh_timer_state[22]
.sym 14917 display.refresh_timer_state[18]
.sym 14918 display.refresh_timer_state[16]
.sym 14919 display.refresh_timer_state[17]
.sym 14920 display.refresh_timer_state[19]
.sym 14923 display.refresh_timer_state[21]
.sym 14924 display.refresh_timer_state[22]
.sym 14925 display.refresh_timer_state[20]
.sym 14926 display.refresh_timer_state[23]
.sym 15062 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 15063 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 15064 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 15065 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 15066 soc.cpu.reg_sh[3]
.sym 15067 soc.cpu.reg_sh[4]
.sym 15075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15081 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15084 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15095 soc.cpu.resetn_SB_LUT4_I3_O
.sym 15108 $PACKER_VCC_NET
.sym 15114 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15132 soc.cpu.reg_sh[3]
.sym 15133 soc.cpu.reg_sh[4]
.sym 15134 $nextpnr_ICESTORM_LC_6$O
.sym 15136 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15140 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15142 $PACKER_VCC_NET
.sym 15143 soc.cpu.reg_sh[3]
.sym 15147 soc.cpu.reg_sh[4]
.sym 15149 $PACKER_VCC_NET
.sym 15150 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15188 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 15189 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 15190 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 15192 iomem_wdata[15]
.sym 15194 iomem_wdata[31]
.sym 15199 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15201 soc.memory.rdata_1[6]
.sym 15208 iomem_wdata[0]
.sym 15210 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 15211 soc.memory.rdata_1[2]
.sym 15218 soc.cpu.reg_sh[0]
.sym 15229 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15233 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15236 soc.cpu.trap_SB_LUT4_I2_O
.sym 15240 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 15242 soc.cpu.cpu_state[4]
.sym 15243 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 15247 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15251 soc.cpu.cpu_state[4]
.sym 15266 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 15267 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 15271 soc.cpu.reg_sh[3]
.sym 15272 soc.cpu.reg_sh[4]
.sym 15276 soc.cpu.reg_sh[0]
.sym 15280 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 15283 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15284 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 15285 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 15287 $PACKER_VCC_NET
.sym 15289 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 15291 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15292 soc.cpu.reg_sh[1]
.sym 15295 $PACKER_VCC_NET
.sym 15297 $nextpnr_ICESTORM_LC_14$O
.sym 15300 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 15303 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15306 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 15307 soc.cpu.reg_sh[1]
.sym 15309 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 15311 $PACKER_VCC_NET
.sym 15312 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 15313 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15315 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 15318 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 15319 soc.cpu.reg_sh[3]
.sym 15321 $nextpnr_ICESTORM_LC_15$I3
.sym 15324 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 15325 soc.cpu.reg_sh[4]
.sym 15327 $nextpnr_ICESTORM_LC_15$COUT
.sym 15329 $PACKER_VCC_NET
.sym 15331 $nextpnr_ICESTORM_LC_15$I3
.sym 15335 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 15336 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15337 $nextpnr_ICESTORM_LC_15$COUT
.sym 15343 soc.cpu.reg_sh[0]
.sym 15348 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 15349 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[0]
.sym 15351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 15353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 15354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[0]
.sym 15357 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15360 soc.memory.rdata_1[14]
.sym 15362 soc.memory.rdata_1[15]
.sym 15368 iomem_wdata[9]
.sym 15370 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 15371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15372 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 15373 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15375 iomem_wdata[15]
.sym 15376 iomem_wdata[4]
.sym 15378 soc.cpu.reg_sh[1]
.sym 15380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15388 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 15396 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 15399 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 15402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15406 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 15407 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15414 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15415 soc.cpu.cpu_state[4]
.sym 15417 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15422 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15423 soc.cpu.cpu_state[4]
.sym 15424 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 15427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15428 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 15430 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15433 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 15434 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 15435 soc.cpu.cpu_state[4]
.sym 15445 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 15446 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15447 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1]
.sym 15471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 15472 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 15473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 15474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 15475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[0]
.sym 15476 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15477 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 15480 iomem_addr[13]
.sym 15481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15482 soc.memory.wen[0]
.sym 15483 soc.memory.wen[1]
.sym 15492 soc.memory.wen[1]
.sym 15494 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15496 soc.cpu.reg_sh[0]
.sym 15498 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15500 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15501 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 15502 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15504 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 15512 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 15516 soc.cpu.cpu_state[4]
.sym 15518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 15519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[0]
.sym 15521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15523 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 15525 soc.cpu.cpu_state[4]
.sym 15526 soc.cpu.cpu_state[4]
.sym 15527 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 15528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 15531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 15533 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15534 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 15535 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15536 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15538 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15539 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 15540 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15541 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[0]
.sym 15544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 15545 soc.cpu.cpu_state[4]
.sym 15546 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[0]
.sym 15547 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 15550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 15551 soc.cpu.cpu_state[4]
.sym 15552 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 15553 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15556 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 15557 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[0]
.sym 15558 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 15559 soc.cpu.cpu_state[4]
.sym 15562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15563 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15564 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15565 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15568 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15569 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15570 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15571 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 15575 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15577 soc.cpu.cpu_state[4]
.sym 15580 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15581 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 15583 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 15586 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15587 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15588 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 15589 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15590 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15591 clk$SB_IO_IN_$glb_clk
.sym 15593 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 15594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 15595 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 15596 soc.cpu.reg_sh[1]
.sym 15597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[1]
.sym 15598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 15599 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 15600 soc.cpu.reg_sh[0]
.sym 15603 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 15604 soc.cpu.resetn_SB_LUT4_I3_O
.sym 15605 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15606 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15609 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15610 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 15611 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 15613 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 15617 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 15618 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15622 iomem_addr[5]
.sym 15623 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 15625 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15627 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15628 soc.cpu.trap_SB_LUT4_I2_O
.sym 15635 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15636 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15637 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15638 soc.cpu.cpu_state[4]
.sym 15640 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 15642 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15643 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[0]
.sym 15644 $PACKER_VCC_NET
.sym 15645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[0]
.sym 15646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 15648 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15651 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 15652 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15653 soc.cpu.reg_sh[1]
.sym 15657 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[1]
.sym 15659 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15661 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[0]
.sym 15662 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[1]
.sym 15663 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 15665 soc.cpu.reg_sh[0]
.sym 15668 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[1]
.sym 15669 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[0]
.sym 15673 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 15674 soc.cpu.cpu_state[4]
.sym 15675 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 15676 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[0]
.sym 15679 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 15681 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[0]
.sym 15682 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[1]
.sym 15685 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 15686 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15687 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15692 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15693 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15694 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15697 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15698 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 15699 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15700 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15704 soc.cpu.reg_sh[1]
.sym 15705 soc.cpu.reg_sh[0]
.sym 15706 $PACKER_VCC_NET
.sym 15709 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15710 soc.cpu.cpu_state[4]
.sym 15711 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15712 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15713 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15714 clk$SB_IO_IN_$glb_clk
.sym 15716 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[2]
.sym 15717 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 15718 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 15719 soc.cpu.irq_pending[0]
.sym 15720 soc.cpu.alu_out_q[4]
.sym 15721 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[0]
.sym 15722 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]
.sym 15723 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 15727 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 15728 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 15729 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 15730 $PACKER_VCC_NET
.sym 15733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 15734 soc.cpu.cpu_state[4]
.sym 15737 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 15738 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 15740 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15741 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 15742 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 15744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 15745 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15746 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 15747 soc.cpu.cpu_state[4]
.sym 15748 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 15749 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15750 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 15751 soc.cpu.cpu_state[4]
.sym 15757 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15758 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 15759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 15760 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15761 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 15763 soc.cpu.cpu_state[4]
.sym 15764 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 15765 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 15766 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 15767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 15768 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15769 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15770 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15771 soc.cpu.cpu_state[4]
.sym 15772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[0]
.sym 15773 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[3]
.sym 15775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 15776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[0]
.sym 15777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15778 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15779 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15781 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[2]
.sym 15784 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 15785 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15786 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 15788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[0]
.sym 15790 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15791 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 15792 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15793 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15796 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 15797 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15798 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15799 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 15802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15803 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15804 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15805 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 15809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 15810 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15811 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[0]
.sym 15816 soc.cpu.cpu_state[4]
.sym 15817 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[2]
.sym 15820 soc.cpu.cpu_state[4]
.sym 15821 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 15822 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 15823 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[0]
.sym 15826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 15827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[0]
.sym 15828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[3]
.sym 15829 soc.cpu.cpu_state[4]
.sym 15832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 15833 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 15834 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 15835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15836 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15837 clk$SB_IO_IN_$glb_clk
.sym 15839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[3]
.sym 15840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 15841 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 15842 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 15843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 15844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 15845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[0]
.sym 15846 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[0]
.sym 15847 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15848 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 15853 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15856 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15857 soc.cpu.mem_la_wdata[3]
.sym 15859 soc.cpu.mem_la_wdata[2]
.sym 15861 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15863 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15864 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 15865 soc.cpu.pcpi_rs2[22]
.sym 15866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 15867 soc.cpu.irq_pending[1]
.sym 15868 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 15869 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 15871 soc.cpu.pcpi_rs2[24]
.sym 15872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 15873 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 15874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 15880 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 15881 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15882 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 15883 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 15887 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15889 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 15891 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15893 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 15894 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 15895 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 15897 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 15899 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 15900 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15901 soc.cpu.mem_la_wdata[2]
.sym 15902 soc.cpu.alu_out_SB_LUT4_O_25_I2[0]
.sym 15904 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 15905 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 15906 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 15907 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15908 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 15916 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 15919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15920 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15921 soc.cpu.mem_la_wdata[2]
.sym 15922 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15927 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 15928 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 15931 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 15932 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 15933 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 15934 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 15937 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 15938 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15939 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 15940 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 15944 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 15949 soc.cpu.alu_out_SB_LUT4_O_25_I2[0]
.sym 15950 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 15955 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 15956 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 15957 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15958 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15960 clk$SB_IO_IN_$glb_clk
.sym 15962 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 15963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 15964 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 15965 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 15966 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[0]
.sym 15967 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 15968 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 15969 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[0]
.sym 15976 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 15981 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 15986 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 15987 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 15988 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 15989 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 15990 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 15991 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 15992 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 15993 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 15994 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15995 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 15996 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 15997 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16005 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 16008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16009 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16017 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 16019 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16021 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16022 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 16024 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 16025 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 16029 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16030 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 16032 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 16033 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16034 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16038 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 16042 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16043 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 16044 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 16045 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 16048 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16049 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16050 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16051 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16055 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16060 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16067 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 16073 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 16075 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 16081 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16083 clk$SB_IO_IN_$glb_clk
.sym 16085 iomem_wdata[16]
.sym 16086 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 16088 iomem_wdata[17]
.sym 16089 iomem_wdata[21]
.sym 16092 iomem_wdata[19]
.sym 16096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16104 soc.cpu.mem_la_wdata[3]
.sym 16106 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16108 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 16109 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 16110 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 16111 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16112 soc.cpu.pcpi_rs2[19]
.sym 16113 soc.cpu.pcpi_rs2[16]
.sym 16114 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 16115 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16116 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16117 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16118 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 16119 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 16120 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16127 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16128 soc.cpu.pcpi_rs2[19]
.sym 16131 soc.cpu.pcpi_rs2[16]
.sym 16132 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 16137 soc.cpu.pcpi_rs2[22]
.sym 16142 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16143 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16146 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 16147 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16149 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 16150 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16154 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 16157 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16162 soc.cpu.pcpi_rs2[16]
.sym 16165 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16173 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16178 soc.cpu.pcpi_rs2[22]
.sym 16183 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 16184 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16185 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16186 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16191 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 16197 soc.cpu.pcpi_rs2[19]
.sym 16201 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16202 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 16203 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 16204 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 16206 clk$SB_IO_IN_$glb_clk
.sym 16209 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 16210 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 16213 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 16215 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 16220 soc.cpu.mem_la_wdata[3]
.sym 16221 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16222 soc.cpu.alu_out_q[6]
.sym 16223 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 16224 soc.cpu.count_instr[0]
.sym 16225 iomem_wdata[19]
.sym 16229 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16232 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16233 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 16234 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16235 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 16236 soc.cpu.pcpi_rs2[25]
.sym 16238 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16240 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 16241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16242 soc.cpu.mem_la_wdata[2]
.sym 16243 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16249 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16251 soc.cpu.pcpi_rs2[30]
.sym 16252 soc.cpu.mem_la_wdata[3]
.sym 16254 soc.cpu.pcpi_rs2[25]
.sym 16256 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 16258 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 16262 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16267 soc.cpu.pcpi_rs2[26]
.sym 16271 soc.cpu.pcpi_rs2[24]
.sym 16274 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16275 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16277 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 16288 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16289 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16290 soc.cpu.mem_la_wdata[3]
.sym 16291 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16296 soc.cpu.pcpi_rs2[30]
.sym 16303 soc.cpu.pcpi_rs2[24]
.sym 16306 soc.cpu.pcpi_rs2[26]
.sym 16312 soc.cpu.pcpi_rs2[25]
.sym 16318 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 16319 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 16320 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16321 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 16326 soc.cpu.mem_la_wdata[3]
.sym 16327 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16329 clk$SB_IO_IN_$glb_clk
.sym 16333 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 16335 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 16336 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 16341 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16347 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 16348 soc.cpu.mem_la_wdata[3]
.sym 16349 soc.cpu.alu_out_q[9]
.sym 16350 UART_RX_SB_LUT4_I1_I0[3]
.sym 16351 soc.cpu.mem_la_wdata[2]
.sym 16354 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 16355 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16356 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16357 soc.cpu.pcpi_rs2[24]
.sym 16358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16359 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16360 soc.cpu.pcpi_rs2[22]
.sym 16361 soc.cpu.pcpi_rs2[22]
.sym 16362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 16363 soc.cpu.irq_pending[1]
.sym 16364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 16366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16372 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16373 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 16374 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 16375 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 16376 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 16377 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 16378 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 16379 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 16380 soc.cpu.mem_la_wdata[3]
.sym 16383 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 16385 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 16386 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 16388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16391 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 16392 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 16393 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 16396 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 16397 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 16400 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 16402 soc.cpu.mem_la_wdata[2]
.sym 16404 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[0]
.sym 16406 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 16407 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 16408 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 16410 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[1]
.sym 16412 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 16413 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 16416 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[2]
.sym 16418 soc.cpu.mem_la_wdata[2]
.sym 16419 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 16422 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[3]
.sym 16424 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 16425 soc.cpu.mem_la_wdata[3]
.sym 16426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16428 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[4]
.sym 16430 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 16431 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 16432 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 16434 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[5]
.sym 16436 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 16437 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 16440 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[6]
.sym 16442 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 16443 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 16444 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 16446 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 16448 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16449 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 16454 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 16456 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 16458 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 16460 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 16464 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16465 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 16468 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 16472 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 16474 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 16475 soc.cpu.alu_out_q[3]
.sym 16476 soc.cpu.decoded_imm[1]
.sym 16478 soc.cpu.pcpi_rs2[29]
.sym 16479 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 16482 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 16483 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 16484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 16487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 16489 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16490 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 16495 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 16496 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16497 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 16499 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 16500 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 16501 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 16503 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16505 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 16510 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 16511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16512 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 16516 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 16517 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16519 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 16521 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 16522 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 16523 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 16524 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 16526 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16527 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[8]
.sym 16529 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 16530 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 16531 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 16533 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[9]
.sym 16535 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 16536 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 16537 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 16539 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[10]
.sym 16541 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 16542 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16545 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[11]
.sym 16547 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 16548 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 16549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16551 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[12]
.sym 16553 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 16554 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 16557 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[13]
.sym 16559 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16560 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 16563 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[14]
.sym 16565 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16566 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 16567 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16569 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 16571 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 16572 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 16573 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16582 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 16584 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 16587 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 16588 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 16589 soc.cpu.cpuregs_rs1[23]
.sym 16593 soc.cpu.cpuregs_rs1[31]
.sym 16594 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 16596 soc.cpu.count_instr[25]
.sym 16599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 16601 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 16602 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 16603 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 16604 soc.cpu.pcpi_rs2[19]
.sym 16605 soc.cpu.pcpi_rs2[16]
.sym 16606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 16607 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16608 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16609 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 16610 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 16611 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 16612 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16613 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 16619 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 16620 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 16622 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 16624 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 16625 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 16626 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 16627 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 16628 soc.cpu.pcpi_rs2[19]
.sym 16630 soc.cpu.pcpi_rs2[22]
.sym 16631 soc.cpu.pcpi_rs2[16]
.sym 16632 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16633 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16636 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16640 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16641 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 16643 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16645 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 16647 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 16648 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16649 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16650 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[16]
.sym 16652 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 16653 soc.cpu.pcpi_rs2[16]
.sym 16656 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[17]
.sym 16658 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16659 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 16660 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16662 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[18]
.sym 16664 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 16665 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 16668 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[19]
.sym 16670 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 16671 soc.cpu.pcpi_rs2[19]
.sym 16672 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 16674 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[20]
.sym 16676 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16677 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 16680 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[21]
.sym 16682 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 16683 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16684 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16686 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[22]
.sym 16688 soc.cpu.pcpi_rs2[22]
.sym 16689 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 16692 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 16694 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16695 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 16696 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 16701 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 16702 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 16703 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 16704 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 16705 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 16706 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 16710 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 16711 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16714 soc.cpu.cpu_state[3]
.sym 16715 soc.cpu.cpu_state[2]
.sym 16718 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 16719 soc.cpu.cpu_state[4]
.sym 16721 soc.cpu.count_instr[57]
.sym 16722 soc.cpu.alu_out_q[24]
.sym 16723 soc.cpu.alu_out_q[3]
.sym 16724 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16725 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 16726 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 16727 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 16729 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 16731 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16732 soc.cpu.pcpi_rs2[25]
.sym 16733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 16734 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 16735 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 16736 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 16742 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 16743 soc.cpu.pcpi_rs2[25]
.sym 16744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 16745 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 16746 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 16747 soc.cpu.pcpi_rs2[30]
.sym 16748 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 16749 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 16750 soc.cpu.pcpi_rs2[29]
.sym 16752 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 16753 soc.cpu.pcpi_rs2[27]
.sym 16755 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 16756 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 16759 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 16760 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 16761 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 16763 soc.cpu.pcpi_rs2[24]
.sym 16764 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 16765 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 16766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 16769 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16771 soc.cpu.pcpi_rs2[26]
.sym 16772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 16773 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[24]
.sym 16775 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 16776 soc.cpu.pcpi_rs2[24]
.sym 16777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 16779 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[25]
.sym 16781 soc.cpu.pcpi_rs2[25]
.sym 16782 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 16783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 16785 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[26]
.sym 16787 soc.cpu.pcpi_rs2[26]
.sym 16788 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 16789 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 16791 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[27]
.sym 16793 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 16794 soc.cpu.pcpi_rs2[27]
.sym 16795 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 16797 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[28]
.sym 16799 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 16800 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 16801 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 16803 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[29]
.sym 16805 soc.cpu.pcpi_rs2[29]
.sym 16806 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 16809 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[30]
.sym 16811 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 16812 soc.cpu.pcpi_rs2[30]
.sym 16813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 16815 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 16817 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 16818 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 16819 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 16823 soc.cpu.alu_out_SB_LUT4_O_16_I2[3]
.sym 16824 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 16825 soc.cpu.alu_out_q[15]
.sym 16827 soc.cpu.alu_out_SB_LUT4_O_9_I1_SB_LUT4_I0_O[3]
.sym 16828 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 16829 soc.cpu.alu_out_q[22]
.sym 16830 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 16832 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 16837 soc.cpu.alu_out_q[21]
.sym 16839 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 16842 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 16845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 16846 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 16847 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16848 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16849 soc.cpu.pcpi_rs2[24]
.sym 16850 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16851 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16852 soc.cpu.pcpi_rs2[22]
.sym 16853 soc.cpu.alu_out_q[19]
.sym 16854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 16855 soc.cpu.irq_pending[1]
.sym 16856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 16857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 16858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 16859 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 16866 soc.cpu.is_sltiu_bltu_sltu
.sym 16868 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 16870 soc.cpu.alu_out_SB_LUT4_O_12_I2[3]
.sym 16871 soc.cpu.instr_bgeu
.sym 16872 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 16873 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16874 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 16876 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 16880 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 16881 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16885 UART_RX_SB_LUT4_I1_I0[3]
.sym 16886 soc.cpu.cpu_state[2]
.sym 16888 soc.cpu.pcpi_rs2[19]
.sym 16890 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16891 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16893 soc.cpu.instr_bne
.sym 16897 soc.cpu.instr_bne
.sym 16898 soc.cpu.instr_bgeu
.sym 16899 soc.cpu.is_sltiu_bltu_sltu
.sym 16900 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 16903 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 16904 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16905 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16906 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 16910 UART_RX_SB_LUT4_I1_I0[3]
.sym 16911 soc.cpu.cpu_state[2]
.sym 16933 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16934 soc.cpu.pcpi_rs2[19]
.sym 16935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 16936 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16939 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16940 soc.cpu.alu_out_SB_LUT4_O_12_I2[3]
.sym 16941 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 16942 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16948 soc.cpu.irq_pending[1]
.sym 16950 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 16951 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 16953 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 16955 iomem_addr[13]
.sym 16959 soc.cpu.alu_out_q[22]
.sym 16961 soc.cpu.count_instr[31]
.sym 16964 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 16965 soc.cpu.instr_rdinstr
.sym 16966 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 16969 soc.cpu.alu_out_q[15]
.sym 16970 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16971 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 16972 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 16973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 16974 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 16975 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 16976 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 16977 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 16978 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 16979 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 16980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 16981 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 16987 soc.cpu.cpu_state[3]
.sym 16988 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 16989 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 16990 soc.cpu.instr_retirq
.sym 16997 UART_RX_SB_LUT4_I1_I0[3]
.sym 16998 soc.cpu.cpu_state[2]
.sym 17002 soc.cpu.cpu_state[1]
.sym 17011 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17016 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17020 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17021 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17022 soc.cpu.cpu_state[1]
.sym 17023 UART_RX_SB_LUT4_I1_I0[3]
.sym 17044 soc.cpu.cpu_state[3]
.sym 17046 soc.cpu.cpu_state[2]
.sym 17047 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 17050 UART_RX_SB_LUT4_I1_I0[3]
.sym 17051 soc.cpu.cpu_state[1]
.sym 17052 soc.cpu.instr_retirq
.sym 17053 soc.cpu.cpu_state[2]
.sym 17065 soc.cpu.cpu_state[2]
.sym 17066 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17068 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 17071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 17072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 17073 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 17074 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 17075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 17076 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 17078 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17079 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17080 soc.cpu.resetn_SB_LUT4_I3_O
.sym 17082 soc.cpu.alu_out_q[30]
.sym 17084 soc.cpu.instr_retirq
.sym 17086 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17089 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 17091 soc.cpu.cpu_state[3]
.sym 17093 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 17094 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17095 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 17096 soc.cpu.pcpi_rs2[16]
.sym 17097 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 17098 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17099 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17100 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17101 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 17102 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 17103 soc.cpu.pcpi_rs2[19]
.sym 17104 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 17110 soc.cpu.pcpi_rs2[19]
.sym 17112 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17113 soc.cpu.cpu_state[2]
.sym 17115 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17116 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17119 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17120 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17121 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 17122 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17123 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 17125 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 17127 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17129 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17131 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17132 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 17133 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 17136 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 17140 soc.cpu.cpu_state[3]
.sym 17141 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17144 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17146 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 17150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17151 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17152 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17155 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17156 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17157 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17158 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17161 soc.cpu.cpu_state[3]
.sym 17163 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17164 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17167 soc.cpu.pcpi_rs2[19]
.sym 17168 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 17173 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 17174 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 17175 soc.cpu.cpu_state[2]
.sym 17176 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 17179 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 17180 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 17181 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 17182 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17185 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17186 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17187 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 17188 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17189 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17191 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 17193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 17194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 17195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 17196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 17197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 17198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 17199 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 17203 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 17204 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17205 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17206 soc.cpu.alu_out_q[29]
.sym 17207 soc.cpu.cpu_state[2]
.sym 17209 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17210 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17212 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 17213 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17214 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 17215 soc.cpu.alu_out_q[27]
.sym 17216 soc.cpu.pcpi_rs2[25]
.sym 17217 soc.cpu.decoded_imm[10]
.sym 17218 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 17219 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 17220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 17221 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 17222 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 17223 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 17224 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 17225 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 17227 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17233 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17234 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 17235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 17237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[0]
.sym 17240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 17241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 17242 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 17243 soc.cpu.latched_store
.sym 17244 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17246 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 17247 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 17248 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 17249 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[3]
.sym 17250 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 17251 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]
.sym 17253 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 17254 soc.cpu.cpu_state[4]
.sym 17255 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17256 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 17257 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 17258 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17261 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17262 soc.cpu.cpu_state[4]
.sym 17263 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 17264 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17266 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 17267 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 17268 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17272 soc.cpu.cpu_state[4]
.sym 17273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 17274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 17275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[0]
.sym 17278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 17279 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17280 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17281 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 17284 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 17285 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 17286 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 17287 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 17290 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 17291 soc.cpu.latched_store
.sym 17296 soc.cpu.cpu_state[4]
.sym 17297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[3]
.sym 17298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 17299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 17302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]
.sym 17303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 17304 soc.cpu.cpu_state[4]
.sym 17305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 17308 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17309 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17310 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 17311 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 17312 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 17316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 17317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 17318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 17319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 17320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 17321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 17322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 17323 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 17325 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17327 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 17328 soc.cpu.mem_do_rinst
.sym 17329 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 17331 soc.cpu.cpuregs_raddr2[3]
.sym 17332 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[0]
.sym 17334 soc.cpu.cpu_state[4]
.sym 17335 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 17336 soc.cpu.alu_out_q[11]
.sym 17337 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 17338 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 17339 soc.cpu.pcpi_rs2[22]
.sym 17340 soc.cpu.decoded_imm[20]
.sym 17341 soc.cpu.pcpi_rs2[24]
.sym 17342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17343 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17344 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 17345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17346 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17347 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 17348 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17349 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17356 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17359 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17361 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 17364 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 17365 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 17367 soc.cpu.pcpi_rs2[26]
.sym 17368 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 17369 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17370 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 17371 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 17373 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17376 soc.cpu.pcpi_rs2[25]
.sym 17377 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 17378 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 17379 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17381 soc.cpu.instr_lw_SB_LUT4_I0_O[2]
.sym 17382 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17384 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 17385 UART_RX_SB_LUT4_I1_I0[3]
.sym 17387 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 17389 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 17390 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 17391 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17392 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 17395 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17396 soc.cpu.pcpi_rs2[26]
.sym 17401 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 17402 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 17403 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17404 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 17407 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 17408 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 17409 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 17410 soc.cpu.instr_lw_SB_LUT4_I0_O[2]
.sym 17413 UART_RX_SB_LUT4_I1_I0[3]
.sym 17414 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17415 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 17416 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17420 soc.cpu.pcpi_rs2[25]
.sym 17421 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17422 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17425 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17426 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17427 soc.cpu.pcpi_rs2[26]
.sym 17428 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17434 soc.cpu.pcpi_rs2[25]
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 17439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 17440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 17441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 17442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 17443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 17444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 17445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 17450 soc.cpu.cpuregs_rs1[13]
.sym 17451 soc.cpu.decoded_imm[15]
.sym 17452 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 17453 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 17454 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17455 soc.cpu.cpuregs_wrdata[15]
.sym 17456 soc.cpu.cpu_state[6]
.sym 17458 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17459 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 17460 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 17461 soc.cpu.decoded_imm[13]
.sym 17462 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17463 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17464 soc.cpu.cpu_state[2]
.sym 17465 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17466 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17467 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17468 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17469 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 17470 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 17471 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 17473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17479 soc.cpu.reg_pc[18]
.sym 17481 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17483 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 17484 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17486 soc.cpu.instr_retirq
.sym 17487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 17488 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 17489 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17490 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17491 soc.cpu.cpu_state[3]
.sym 17492 soc.cpu.cpu_state[4]
.sym 17493 soc.cpu.instr_jalr
.sym 17494 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 17495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 17496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 17498 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17500 soc.cpu.cpuregs_rs1[18]
.sym 17501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 17502 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17504 soc.cpu.is_lui_auipc_jal
.sym 17505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 17506 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17508 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17509 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17510 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17512 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 17513 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17514 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17515 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17519 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17520 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17525 soc.cpu.instr_jalr
.sym 17527 soc.cpu.instr_retirq
.sym 17530 soc.cpu.cpu_state[3]
.sym 17531 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17532 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17533 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 17536 soc.cpu.cpu_state[4]
.sym 17537 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17538 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 17539 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 17542 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 17543 soc.cpu.cpu_state[4]
.sym 17544 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17545 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 17548 soc.cpu.is_lui_auipc_jal
.sym 17549 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17550 soc.cpu.reg_pc[18]
.sym 17551 soc.cpu.cpuregs_rs1[18]
.sym 17554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 17555 soc.cpu.cpu_state[4]
.sym 17556 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17557 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 17558 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17560 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 17562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 17563 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 17564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 17565 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 17566 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 17567 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 17568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 17572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17573 soc.cpu.reg_pc[18]
.sym 17577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17578 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17579 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17580 soc.cpu.irq_mask[31]
.sym 17581 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17582 soc.cpu.instr_retirq
.sym 17583 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17584 soc.cpu.cpuregs_rs1[31]
.sym 17585 soc.cpu.cpuregs_rs1[16]
.sym 17586 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17587 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17588 soc.cpu.pcpi_rs2[16]
.sym 17589 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17590 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17591 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 17592 soc.cpu.decoded_imm[21]
.sym 17593 soc.cpu.cpuregs_rs1[17]
.sym 17594 soc.cpu.pcpi_rs2[19]
.sym 17595 soc.cpu.decoded_imm[16]
.sym 17596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 17602 soc.cpu.do_waitirq
.sym 17604 soc.cpu.cpuregs_rs1[17]
.sym 17605 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17606 $PACKER_GND_NET
.sym 17607 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17608 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17609 soc.cpu.reg_pc[17]
.sym 17611 soc.cpu.cpuregs_rs1[16]
.sym 17613 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17614 soc.cpu.is_lui_auipc_jal
.sym 17615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17618 soc.cpu.decoder_trigger
.sym 17619 soc.cpu.reg_pc[16]
.sym 17620 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 17621 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 17623 UART_RX_SB_LUT4_I1_I0[3]
.sym 17624 soc.cpu.cpu_state[3]
.sym 17627 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17629 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 17630 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 17631 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 17635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17636 soc.cpu.is_lui_auipc_jal
.sym 17637 soc.cpu.cpuregs_rs1[16]
.sym 17638 soc.cpu.reg_pc[16]
.sym 17641 UART_RX_SB_LUT4_I1_I0[3]
.sym 17642 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 17643 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 17644 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17647 soc.cpu.cpu_state[3]
.sym 17648 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 17649 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17650 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17653 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17654 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17655 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 17656 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17659 soc.cpu.cpuregs_rs1[17]
.sym 17660 soc.cpu.is_lui_auipc_jal
.sym 17661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17662 soc.cpu.reg_pc[17]
.sym 17666 $PACKER_GND_NET
.sym 17671 soc.cpu.do_waitirq
.sym 17672 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 17673 soc.cpu.decoder_trigger
.sym 17674 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17677 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17678 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17680 soc.cpu.cpu_state[3]
.sym 17681 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17683 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 17684 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 17685 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17686 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 17688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 17689 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17690 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 17691 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 17697 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 17698 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 17699 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 17700 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17701 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17703 soc.cpu.cpu_state[2]
.sym 17704 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17705 $PACKER_VCC_NET
.sym 17706 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 17707 soc.cpu.cpu_state[4]
.sym 17708 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 17709 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 17710 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 17711 soc.cpu.cpu_state[1]
.sym 17712 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 17713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 17714 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 17715 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 17716 soc.cpu.cpu_state[4]
.sym 17717 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17719 soc.cpu.pcpi_rs2[25]
.sym 17725 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17727 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17728 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17730 soc.cpu.cpu_state[1]
.sym 17733 soc.cpu.instr_waitirq
.sym 17734 soc.cpu.decoder_trigger
.sym 17736 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17737 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 17741 UART_RX_SB_LUT4_I1_I0[3]
.sym 17742 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 17743 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 17744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 17745 soc.cpu.do_waitirq
.sym 17747 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17749 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17752 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17754 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17755 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17758 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17760 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 17765 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17767 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17770 UART_RX_SB_LUT4_I1_I0[3]
.sym 17771 soc.cpu.cpu_state[1]
.sym 17772 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17778 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17782 soc.cpu.decoder_trigger
.sym 17784 soc.cpu.do_waitirq
.sym 17785 soc.cpu.instr_waitirq
.sym 17788 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17789 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17790 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17791 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17796 soc.cpu.decoder_trigger
.sym 17797 soc.cpu.instr_waitirq
.sym 17800 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 17801 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17802 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 17803 soc.cpu.decoder_trigger
.sym 17804 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17806 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 17808 soc.cpu.pcpi_rs2[16]
.sym 17809 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 17810 soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 17811 soc.cpu.pcpi_rs2[19]
.sym 17812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]
.sym 17813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 17814 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 17816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17817 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17819 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17821 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 17822 soc.cpu.cpu_state[2]
.sym 17823 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17824 soc.cpu.cpu_state[4]
.sym 17826 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 17827 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 17829 soc.cpu.instr_maskirq
.sym 17830 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17831 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 17832 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 17833 soc.cpu.pcpi_rs2[24]
.sym 17834 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 17836 soc.cpu.decoded_imm[23]
.sym 17837 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17838 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 17839 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17840 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17841 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 17842 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 17848 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17850 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 17851 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 17852 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17853 UART_RX_SB_LUT4_I1_I0[3]
.sym 17856 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17857 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17858 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17859 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17860 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 17861 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17863 soc.cpu.cpu_state[2]
.sym 17865 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17867 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17869 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 17870 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 17871 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 17872 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 17873 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 17875 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17877 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 17879 soc.cpu.cpu_state[3]
.sym 17881 soc.cpu.cpu_state[3]
.sym 17882 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17883 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 17884 UART_RX_SB_LUT4_I1_I0[3]
.sym 17894 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17895 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 17896 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 17900 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17902 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17906 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 17907 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 17911 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 17912 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17913 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17914 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 17917 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17918 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17919 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17920 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 17923 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 17924 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17925 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 17926 soc.cpu.cpu_state[2]
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17930 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 17931 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 17932 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 17933 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 17934 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17935 soc.cpu.pcpi_rs2[25]
.sym 17936 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 17937 soc.cpu.pcpi_rs2[24]
.sym 17939 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17941 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17942 soc.cpu.decoded_imm[18]
.sym 17944 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 17946 soc.cpu.reg_pc[22]
.sym 17948 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17949 soc.cpu.instr_waitirq
.sym 17950 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17951 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17952 soc.cpu.alu_out_q[18]
.sym 17953 soc.cpu.reg_pc[16]
.sym 17954 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 17955 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17956 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 17957 soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O[1]
.sym 17958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 17959 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 17960 soc.cpu.cpu_state[2]
.sym 17961 soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O[1]
.sym 17962 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17963 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17964 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17965 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17972 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 17973 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 17975 UART_RX_SB_LUT4_I1_I0[3]
.sym 17976 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 17978 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17979 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17982 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 17984 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 17986 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 17987 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17988 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 17990 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 17991 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17992 soc.cpu.is_sll_srl_sra
.sym 17993 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 17994 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17995 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 17996 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 17997 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17998 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17999 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18000 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18004 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 18006 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 18010 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 18013 UART_RX_SB_LUT4_I1_I0[3]
.sym 18016 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 18017 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 18018 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 18019 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18022 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18023 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18024 soc.cpu.is_sll_srl_sra
.sym 18025 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 18028 UART_RX_SB_LUT4_I1_I0[3]
.sym 18029 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 18030 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 18031 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18034 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 18035 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18036 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 18040 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18041 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 18042 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 18043 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 18046 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 18047 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 18048 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 18049 UART_RX_SB_LUT4_I1_I0[3]
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18053 soc.cpu.decoded_imm[31]
.sym 18054 soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O[1]
.sym 18055 soc.cpu.decoded_imm[25]
.sym 18056 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 18057 soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O[1]
.sym 18058 soc.cpu.decoded_imm[30]
.sym 18059 soc.cpu.decoded_imm[24]
.sym 18060 soc.cpu.decoded_imm[21]
.sym 18065 soc.cpu.alu_out_q[17]
.sym 18066 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 18067 soc.cpu.pcpi_rs2[26]
.sym 18068 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 18069 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 18070 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 18072 UART_RX_SB_LUT4_I1_I0[3]
.sym 18074 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18075 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 18076 soc.cpu.cpu_state[3]
.sym 18077 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[1]
.sym 18078 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 18079 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18080 soc.cpu.decoded_imm[28]
.sym 18081 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18082 soc.cpu.decoded_imm[24]
.sym 18083 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 18084 soc.cpu.decoded_imm[21]
.sym 18085 soc.cpu.cpuregs_rs1[17]
.sym 18086 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18087 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 18088 soc.cpu.cpuregs_rs1[16]
.sym 18094 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 18095 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18096 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 18098 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 18099 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18102 soc.cpu.is_lui_auipc_jal
.sym 18105 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18106 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 18107 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 18109 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 18110 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 18111 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 18118 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 18120 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18121 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 18122 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 18124 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 18125 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 18127 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 18128 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 18129 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 18130 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18134 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 18136 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 18139 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 18142 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 18145 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 18146 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 18147 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18148 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 18151 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 18152 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 18153 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18154 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18157 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18159 soc.cpu.is_lui_auipc_jal
.sym 18165 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 18166 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 18169 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18170 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18171 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 18172 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18176 soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O[1]
.sym 18177 soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O[1]
.sym 18178 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[1]
.sym 18179 soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O[1]
.sym 18180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[3]
.sym 18181 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 18182 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[1]
.sym 18183 soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O[1]
.sym 18185 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 18188 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 18190 soc.cpu.irq_mask[17]
.sym 18191 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 18193 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18194 soc.cpu.cpuregs_wrdata[17]
.sym 18196 soc.cpu.instr_jalr
.sym 18197 soc.cpu.cpuregs_wrdata[29]
.sym 18198 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 18199 soc.cpu.instr_jalr
.sym 18200 soc.cpu.cpu_state[4]
.sym 18201 soc.cpu.alu_out_q[28]
.sym 18202 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 18203 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 18204 soc.cpu.cpu_state[1]
.sym 18205 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 18206 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 18208 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 18209 soc.cpu.cpu_state[4]
.sym 18211 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 18217 soc.cpu.instr_sll
.sym 18218 soc.cpu.instr_jalr
.sym 18219 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 18221 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 18223 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 18227 soc.cpu.instr_slli
.sym 18228 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 18229 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 18230 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18233 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 18235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 18236 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18237 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18239 UART_RX_SB_LUT4_I1_I0[3]
.sym 18240 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 18245 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18247 soc.cpu.is_alu_reg_imm
.sym 18248 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18250 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 18251 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18253 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 18256 soc.cpu.is_alu_reg_imm
.sym 18258 soc.cpu.instr_jalr
.sym 18259 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 18262 UART_RX_SB_LUT4_I1_I0[3]
.sym 18274 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 18275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 18276 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18280 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18281 soc.cpu.instr_sll
.sym 18282 soc.cpu.instr_slli
.sym 18283 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18286 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 18287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 18288 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18289 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18292 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 18293 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 18294 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 18296 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18299 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 18300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 18301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 18302 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 18303 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 18304 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 18305 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 18306 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 18311 soc.cpu.instr_sll
.sym 18312 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 18313 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18314 soc.cpu.cpuregs_wrdata[25]
.sym 18316 soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
.sym 18318 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 18319 soc.cpu.instr_maskirq
.sym 18320 soc.cpu.alu_out_q[31]
.sym 18321 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 18322 soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
.sym 18323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18325 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 18326 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 18328 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 18329 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 18330 soc.cpu.reg_pc[27]
.sym 18332 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 18333 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 18334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18342 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[3]
.sym 18346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 18348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 18349 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 18351 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 18352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 18353 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 18354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 18355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 18356 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 18359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 18361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 18362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 18363 soc.cpu.cpu_state[4]
.sym 18364 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 18365 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 18367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 18368 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 18369 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18370 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18371 soc.cpu.cpu_state[4]
.sym 18373 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18374 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 18375 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18376 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18379 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 18380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 18381 soc.cpu.cpu_state[4]
.sym 18382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 18385 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18386 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 18387 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 18388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 18392 soc.cpu.cpu_state[4]
.sym 18393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 18394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 18397 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18398 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 18399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 18400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18404 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 18405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 18406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 18409 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18411 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 18412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 18415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 18416 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[3]
.sym 18417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 18418 soc.cpu.cpu_state[4]
.sym 18419 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 18423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
.sym 18424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 18425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 18426 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 18427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 18428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 18429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 18431 soc.cpu.cpuregs_wrdata[19]
.sym 18434 soc.cpu.cpuregs_rs1[18]
.sym 18435 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 18436 soc.cpu.cpuregs_wrdata[18]
.sym 18437 soc.cpu.instr_jalr
.sym 18440 soc.cpu.cpuregs_rs1[20]
.sym 18442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 18443 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 18444 soc.cpu.cpuregs_rs1[21]
.sym 18445 soc.cpu.reg_pc[29]
.sym 18446 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18447 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 18448 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 18449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18450 soc.cpu.cpuregs_wrdata[21]
.sym 18451 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 18453 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18456 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18457 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18464 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 18465 soc.cpu.cpu_state[4]
.sym 18466 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 18470 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18472 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 18474 soc.cpu.reg_op1_SB_DFFE_Q_31_E
.sym 18476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 18478 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 18479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18486 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 18487 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18489 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 18490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 18491 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 18492 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 18496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18497 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 18498 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 18499 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18502 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 18503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18504 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18514 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 18515 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 18516 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18517 soc.cpu.cpu_state[4]
.sym 18520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 18522 soc.cpu.cpu_state[4]
.sym 18523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 18526 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 18527 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 18528 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18532 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18533 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 18534 soc.cpu.cpu_state[4]
.sym 18535 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18538 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 18539 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 18540 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18541 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18542 soc.cpu.reg_op1_SB_DFFE_Q_31_E
.sym 18543 clk$SB_IO_IN_$glb_clk
.sym 18545 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 18546 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
.sym 18547 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 18548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 18549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18551 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 18552 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 18553 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 18554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 18558 soc.cpu.cpuregs_wrdata[26]
.sym 18560 soc.cpu.reg_op1_SB_DFFE_Q_31_E
.sym 18564 soc.cpu.reg_pc[30]
.sym 18565 soc.cpu.is_alu_reg_imm
.sym 18566 soc.cpu.alu_out_q[28]
.sym 18568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 18577 UART_RX_SB_LUT4_I1_I0[3]
.sym 18579 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 18588 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 18590 soc.cpu.cpu_state[4]
.sym 18591 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 18592 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18593 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 18596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 18598 soc.cpu.cpu_state[4]
.sym 18599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 18600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 18602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 18604 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18609 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 18613 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 18614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 18615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18616 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 18617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18619 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 18620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 18621 soc.cpu.cpu_state[4]
.sym 18622 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 18625 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 18626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 18627 soc.cpu.cpu_state[4]
.sym 18628 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 18631 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18632 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 18633 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 18637 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 18638 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18639 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 18640 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 18643 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18644 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 18645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 18649 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 18650 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18651 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18652 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18665 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18666 clk$SB_IO_IN_$glb_clk
.sym 18677 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 18682 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 18683 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 18687 UART_RX_SB_LUT4_I1_I0[3]
.sym 18690 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 18700 soc.cpu.cpu_state[4]
.sym 18701 soc.cpu.cpu_state[4]
.sym 18703 soc.cpu.cpu_state[1]
.sym 18803 soc.cpu.is_lui_auipc_jal
.sym 18891 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 18892 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 18895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 18904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 18905 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 18906 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 18908 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 18909 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 18910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 18912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 18913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 18914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 18915 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 18925 SEG[3]$SB_IO_OUT
.sym 18935 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 18937 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 18938 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 18939 soc.cpu.reg_sh[0]
.sym 18941 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 18943 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18944 soc.cpu.reg_sh[1]
.sym 18946 $PACKER_VCC_NET
.sym 18947 soc.cpu.reg_sh[3]
.sym 18949 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 18952 $PACKER_VCC_NET
.sym 18953 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18960 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 18961 soc.cpu.cpu_state[4]
.sym 18963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18964 soc.cpu.reg_sh[4]
.sym 18965 $nextpnr_ICESTORM_LC_3$O
.sym 18968 soc.cpu.reg_sh[0]
.sym 18971 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 18973 soc.cpu.reg_sh[1]
.sym 18974 $PACKER_VCC_NET
.sym 18977 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 18979 $PACKER_VCC_NET
.sym 18980 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18981 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 18983 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 18985 $PACKER_VCC_NET
.sym 18986 soc.cpu.reg_sh[3]
.sym 18987 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 18990 soc.cpu.reg_sh[4]
.sym 18991 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18992 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18993 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 18997 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 18998 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 18999 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 19003 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 19004 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 19005 soc.cpu.cpu_state[4]
.sym 19008 soc.cpu.cpu_state[4]
.sym 19010 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 19011 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 19013 clk$SB_IO_IN_$glb_clk
.sym 19023 soc.cpu.timer[0]
.sym 19024 soc.cpu.timer[1]
.sym 19026 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19029 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 19030 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 19031 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 19032 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 19033 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 19034 soc.cpu.reg_sh[1]
.sym 19041 soc.memory.wen[1]
.sym 19051 soc.cpu.reg_sh[0]
.sym 19058 soc.memory.rdata_0[2]
.sym 19060 iomem_wdata[31]
.sym 19071 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 19079 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19080 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 19081 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19083 soc.cpu.cpuregs_rs1[0]
.sym 19086 $PACKER_VCC_NET
.sym 19096 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 19098 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 19101 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 19102 soc.cpu.reg_sh[3]
.sym 19105 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 19106 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 19107 soc.cpu.trap_SB_LUT4_I2_O
.sym 19108 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19109 soc.cpu.reg_sh[0]
.sym 19110 soc.cpu.reg_sh[3]
.sym 19111 soc.cpu.reg_sh[4]
.sym 19115 soc.cpu.reg_sh[1]
.sym 19119 $PACKER_VCC_NET
.sym 19120 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 19124 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 19125 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19129 soc.cpu.reg_sh[0]
.sym 19130 soc.cpu.reg_sh[1]
.sym 19131 soc.cpu.reg_sh[4]
.sym 19132 soc.cpu.reg_sh[3]
.sym 19135 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 19136 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 19137 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 19138 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 19142 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 19143 soc.cpu.reg_sh[3]
.sym 19144 $PACKER_VCC_NET
.sym 19153 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 19154 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 19156 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19165 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19166 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 19167 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 19168 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 19175 soc.cpu.trap_SB_LUT4_I2_O
.sym 19176 clk$SB_IO_IN_$glb_clk
.sym 19178 soc.simpleuart.send_bitcnt[1]
.sym 19182 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 19184 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 19189 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 19191 iomem_wdata[5]
.sym 19192 iomem_wdata[11]
.sym 19195 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19197 iomem_wdata[1]
.sym 19199 iomem_addr[9]
.sym 19200 iomem_wdata[15]
.sym 19201 soc.memory.rdata_1[11]
.sym 19202 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 19204 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19205 $PACKER_VCC_NET
.sym 19206 soc.simpleuart.recv_state[1]
.sym 19207 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 19209 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19210 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 19211 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19212 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19221 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 19222 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19223 soc.cpu.cpu_state[4]
.sym 19225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 19228 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 19229 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 19231 soc.cpu.cpu_state[4]
.sym 19233 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19235 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19236 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19237 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19238 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 19239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 19241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19243 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 19244 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19245 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 19247 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19249 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19258 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 19259 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19260 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19261 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 19264 soc.cpu.cpu_state[4]
.sym 19265 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 19266 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 19270 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 19271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19272 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 19276 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19279 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19289 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 19290 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19291 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19294 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 19295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 19296 soc.cpu.cpu_state[4]
.sym 19297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19299 clk$SB_IO_IN_$glb_clk
.sym 19301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 19302 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 19303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 19304 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1]
.sym 19305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[0]
.sym 19306 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 19307 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 19308 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19313 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 19314 iomem_wdata[9]
.sym 19316 iomem_wdata[8]
.sym 19318 iomem_wdata[13]
.sym 19319 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 19321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19322 iomem_wdata[10]
.sym 19324 iomem_wdata[3]
.sym 19325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 19326 soc.cpu.is_lui_auipc_jal
.sym 19328 soc.cpu.reg_sh[0]
.sym 19330 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 19331 soc.cpu.is_lui_auipc_jal
.sym 19332 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 19333 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 19336 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 19342 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 19345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 19346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 19347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 19348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 19349 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 19353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[0]
.sym 19354 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 19355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19356 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 19357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[0]
.sym 19358 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19360 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1]
.sym 19362 soc.cpu.cpu_state[4]
.sym 19364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 19365 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1]
.sym 19368 soc.cpu.cpu_state[4]
.sym 19370 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 19371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[0]
.sym 19372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 19375 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 19377 soc.cpu.cpu_state[4]
.sym 19378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1]
.sym 19381 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 19382 soc.cpu.cpu_state[4]
.sym 19383 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 19384 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 19388 soc.cpu.cpu_state[4]
.sym 19389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[0]
.sym 19390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 19393 soc.cpu.cpu_state[4]
.sym 19394 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 19396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 19399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19400 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19401 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19402 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 19405 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19407 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 19408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 19411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 19412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 19413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[0]
.sym 19414 soc.cpu.cpu_state[4]
.sym 19417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1]
.sym 19420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[0]
.sym 19421 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19422 clk$SB_IO_IN_$glb_clk
.sym 19425 $PACKER_VCC_NET
.sym 19426 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19427 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19428 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19429 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19430 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19431 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19432 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 19439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19440 soc.memory.rdata_0[11]
.sym 19441 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19442 soc.cpu.reg_pc[6]
.sym 19443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 19444 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19447 soc.cpu.reg_pc[1]
.sym 19448 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19449 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 19451 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 19453 soc.cpu.cpuregs_rs1[6]
.sym 19454 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 19456 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 19457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 19458 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19459 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19467 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 19469 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19470 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 19471 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 19475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 19476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 19477 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 19479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 19481 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 19483 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 19484 soc.cpu.cpu_state[4]
.sym 19485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 19487 soc.cpu.cpu_state[4]
.sym 19488 soc.cpu.reg_sh[0]
.sym 19489 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19490 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19491 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19492 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19493 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 19495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 19496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 19498 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 19499 soc.cpu.cpu_state[4]
.sym 19500 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 19501 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19504 soc.cpu.cpu_state[4]
.sym 19505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 19506 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 19507 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19510 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19511 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 19512 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19513 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19516 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19517 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 19519 soc.cpu.cpu_state[4]
.sym 19522 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 19524 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 19525 soc.cpu.cpu_state[4]
.sym 19528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 19529 soc.cpu.cpu_state[4]
.sym 19530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 19531 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19534 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 19535 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 19536 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19537 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19540 soc.cpu.reg_sh[0]
.sym 19541 soc.cpu.cpu_state[4]
.sym 19542 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 19544 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 19545 clk$SB_IO_IN_$glb_clk
.sym 19547 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 19548 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 19549 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 19550 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 19551 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 19552 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 19553 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19554 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 19557 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 19558 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 19559 soc.cpu.count_cycle[0]
.sym 19560 soc.cpu.timer[7]
.sym 19562 iomem_wdata[4]
.sym 19563 soc.cpu.pcpi_rs2[24]
.sym 19564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 19566 soc.cpu.irq_pending[1]
.sym 19568 $PACKER_VCC_NET
.sym 19569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 19571 soc.cpu.timer[6]
.sym 19573 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19575 soc.cpu.cpuregs_rs1[0]
.sym 19576 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19578 iomem_addr[15]
.sym 19579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19580 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19581 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 19582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19588 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19590 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 19591 soc.cpu.mem_la_wdata[2]
.sym 19593 soc.cpu.cpuregs_rs1[0]
.sym 19594 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 19595 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 19596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 19597 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19598 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19599 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19601 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19602 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19603 soc.cpu.is_lui_auipc_jal
.sym 19604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19605 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 19606 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 19607 soc.cpu.cpu_state[4]
.sym 19608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 19609 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 19610 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]
.sym 19611 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 19612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19613 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19615 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 19616 soc.cpu.reg_next_pc[0]
.sym 19618 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19619 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 19621 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]
.sym 19622 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 19623 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19624 soc.cpu.cpu_state[4]
.sym 19629 soc.cpu.mem_la_wdata[2]
.sym 19630 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19633 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 19634 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19635 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 19636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 19640 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 19641 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 19642 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 19647 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 19648 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 19651 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19652 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19654 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19657 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19658 soc.cpu.cpuregs_rs1[0]
.sym 19659 soc.cpu.is_lui_auipc_jal
.sym 19660 soc.cpu.reg_next_pc[0]
.sym 19663 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 19664 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19665 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19666 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 19668 clk$SB_IO_IN_$glb_clk
.sym 19670 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 19671 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 19672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 19673 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 19674 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 19675 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 19676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 19677 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 19678 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 19680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19681 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 19682 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19684 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 19685 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 19686 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 19687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19688 iomem_addr[9]
.sym 19689 soc.cpu.timer[9]
.sym 19690 soc.cpu.irq_pending[0]
.sym 19692 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 19693 soc.cpu.timer[12]
.sym 19694 soc.simpleuart.recv_state[1]
.sym 19695 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 19696 iomem_addr[10]
.sym 19697 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 19698 $PACKER_VCC_NET
.sym 19699 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 19700 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 19701 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 19702 soc.cpu.reg_next_pc[0]
.sym 19703 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 19704 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19705 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 19711 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 19712 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 19713 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 19714 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 19715 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 19716 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19717 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[0]
.sym 19718 soc.cpu.cpu_state[4]
.sym 19719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19720 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 19722 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 19724 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19726 soc.cpu.cpu_state[4]
.sym 19728 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 19730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 19732 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19733 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19734 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 19736 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 19738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19739 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 19740 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 19741 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 19742 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[0]
.sym 19744 soc.cpu.cpu_state[4]
.sym 19745 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 19746 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19747 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 19750 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 19752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19753 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 19757 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 19758 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19762 soc.cpu.cpu_state[4]
.sym 19763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 19764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 19765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[0]
.sym 19768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 19771 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 19775 soc.cpu.cpu_state[4]
.sym 19776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 19777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[0]
.sym 19780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 19781 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 19782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19783 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 19786 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19787 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 19788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 19790 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19791 clk$SB_IO_IN_$glb_clk
.sym 19793 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 19794 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 19795 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 19796 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 19797 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 19798 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 19799 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 19800 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 19803 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 19804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 19805 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19806 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 19808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 19810 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19811 iomem_addr[5]
.sym 19812 soc.cpu.trap_SB_LUT4_I2_O
.sym 19813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19817 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 19818 soc.cpu.timer[28]
.sym 19819 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 19820 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 19821 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19822 soc.cpu.is_lui_auipc_jal
.sym 19823 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 19824 soc.cpu.timer[27]
.sym 19825 soc.cpu.timer[24]
.sym 19826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 19827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 19828 iomem_wdata[17]
.sym 19834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19835 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 19839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 19840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 19841 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[0]
.sym 19842 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 19845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19846 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19847 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 19850 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 19851 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19852 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19853 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 19857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 19858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 19859 soc.cpu.cpu_state[4]
.sym 19860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 19861 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 19862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[0]
.sym 19863 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 19864 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 19865 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 19867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19868 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 19870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 19873 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 19874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 19875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[0]
.sym 19876 soc.cpu.cpu_state[4]
.sym 19879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 19880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 19881 soc.cpu.cpu_state[4]
.sym 19882 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[0]
.sym 19885 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 19886 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 19887 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19888 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 19891 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19892 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 19893 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 19894 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 19897 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 19898 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 19903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 19904 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19905 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19906 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 19909 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 19910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 19911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 19912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 19913 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19914 clk$SB_IO_IN_$glb_clk
.sym 19916 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 19918 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 19919 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 19920 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 19921 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 19922 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 19923 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 19926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 19927 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 19931 soc.cpu.mem_la_wdata[2]
.sym 19932 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 19935 soc.cpu.pcpi_rs2[25]
.sym 19938 soc.cpu.count_cycle[41]
.sym 19939 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 19940 soc.cpu.cpuregs_rs1[6]
.sym 19941 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 19942 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 19943 soc.cpu.trap_SB_LUT4_I2_O
.sym 19946 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 19947 soc.cpu.timer[30]
.sym 19948 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 19949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 19950 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19951 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 19958 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 19959 soc.cpu.trap_SB_LUT4_I2_O
.sym 19962 soc.cpu.mem_la_wdata[3]
.sym 19965 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 19966 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 19974 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 19975 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 19976 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 19977 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19978 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19979 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 19980 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 19982 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 19983 soc.cpu.pcpi_rs2[19]
.sym 19986 soc.cpu.pcpi_rs2[16]
.sym 19988 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 19990 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 19991 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 19992 soc.cpu.pcpi_rs2[16]
.sym 19993 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 19996 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 19997 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 19998 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 19999 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20008 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 20009 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 20010 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 20011 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 20014 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 20015 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 20016 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 20017 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 20032 soc.cpu.mem_la_wdata[3]
.sym 20033 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 20034 soc.cpu.pcpi_rs2[19]
.sym 20035 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 20036 soc.cpu.trap_SB_LUT4_I2_O
.sym 20037 clk$SB_IO_IN_$glb_clk
.sym 20039 soc.cpu.timer[29]
.sym 20042 soc.cpu.timer[20]
.sym 20044 soc.cpu.timer[21]
.sym 20045 soc.cpu.timer[18]
.sym 20049 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 20051 iomem_wdata[16]
.sym 20052 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 20053 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 20054 soc.cpu.count_instr[7]
.sym 20055 soc.cpu.count_cycle[32]
.sym 20058 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 20059 UART_RX_SB_LUT4_I1_O
.sym 20061 iomem_wdata[21]
.sym 20063 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 20064 soc.cpu.pcpi_rs2[30]
.sym 20066 soc.cpu.cpuregs_rs1[0]
.sym 20067 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 20068 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 20070 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 20071 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 20072 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 20074 iomem_addr[15]
.sym 20080 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 20081 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 20084 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 20085 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 20086 soc.cpu.mem_la_wdata[3]
.sym 20088 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 20089 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 20091 soc.cpu.mem_la_wdata[2]
.sym 20093 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 20095 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 20099 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 20101 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 20102 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 20104 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 20106 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 20107 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 20108 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 20109 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 20110 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 20111 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 20112 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 20114 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 20115 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 20118 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 20120 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 20121 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 20122 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 20124 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20126 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 20127 soc.cpu.mem_la_wdata[2]
.sym 20128 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 20130 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 20132 soc.cpu.mem_la_wdata[3]
.sym 20133 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 20136 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 20138 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 20139 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 20142 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 20144 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 20145 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 20146 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 20148 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 20150 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 20151 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 20154 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 20156 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 20157 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 20158 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 20163 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 20164 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 20166 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 20167 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 20168 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 20169 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 20172 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 20173 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 20174 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 20177 iomem_addr[7]
.sym 20179 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 20182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 20184 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 20186 soc.cpu.count_cycle[18]
.sym 20188 soc.cpu.timer[20]
.sym 20189 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20190 $PACKER_VCC_NET
.sym 20191 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 20192 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20193 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 20194 soc.cpu.reg_next_pc[0]
.sym 20195 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 20196 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 20197 soc.cpu.cpuregs_rs1[21]
.sym 20198 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 20205 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 20207 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 20208 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20209 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 20210 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 20216 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 20217 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20220 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 20221 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 20223 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 20224 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20226 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 20227 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 20228 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 20229 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 20230 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 20231 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 20233 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 20234 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 20235 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 20237 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 20238 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 20241 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 20243 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 20244 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 20247 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 20249 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20250 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 20251 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20253 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 20255 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 20256 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20259 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 20261 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 20262 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 20263 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 20265 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 20267 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 20268 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 20269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 20271 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 20273 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 20274 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 20277 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 20279 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 20280 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 20285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 20286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20288 soc.cpu.timer[31]
.sym 20289 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 20291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 20296 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 20297 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 20302 soc.cpu.count_instr[19]
.sym 20304 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20306 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 20309 soc.cpu.is_lui_auipc_jal
.sym 20310 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 20311 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20312 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 20313 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 20314 soc.cpu.timer[28]
.sym 20315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 20316 soc.cpu.timer[24]
.sym 20317 soc.cpu.instr_rdinstrh
.sym 20318 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 20319 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 20320 soc.cpu.timer[27]
.sym 20321 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 20327 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 20330 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 20334 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 20335 soc.cpu.pcpi_rs2[22]
.sym 20336 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 20338 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 20340 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 20341 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 20342 soc.cpu.pcpi_rs2[16]
.sym 20343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 20344 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 20345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 20347 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 20349 soc.cpu.pcpi_rs2[19]
.sym 20350 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20351 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 20352 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 20353 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 20356 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 20357 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 20358 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 20360 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 20361 soc.cpu.pcpi_rs2[16]
.sym 20362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 20364 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 20366 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 20367 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 20370 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 20372 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 20373 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 20374 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 20376 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 20378 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 20379 soc.cpu.pcpi_rs2[19]
.sym 20382 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 20384 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 20385 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 20386 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20388 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 20390 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 20391 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 20394 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 20396 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 20397 soc.cpu.pcpi_rs2[22]
.sym 20398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 20400 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 20402 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 20403 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 20408 soc.cpu.alu_out_q[24]
.sym 20409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 20412 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 20413 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 20415 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 20418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 20419 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20422 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 20426 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 20429 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 20431 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 20432 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 20433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 20434 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 20435 soc.cpu.cpuregs_rs1[16]
.sym 20436 soc.cpu.cpuregs_rs1[6]
.sym 20437 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20438 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20439 soc.cpu.timer[30]
.sym 20440 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20441 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 20442 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 20443 soc.cpu.cpuregs_rs1[22]
.sym 20444 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 20453 soc.cpu.pcpi_rs2[29]
.sym 20457 soc.cpu.pcpi_rs2[24]
.sym 20462 $PACKER_VCC_NET
.sym 20465 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 20466 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 20467 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 20468 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 20469 soc.cpu.pcpi_rs2[25]
.sym 20470 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 20471 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 20473 soc.cpu.pcpi_rs2[26]
.sym 20474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 20476 soc.cpu.pcpi_rs2[30]
.sym 20477 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 20478 soc.cpu.pcpi_rs2[27]
.sym 20479 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 20481 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 20483 soc.cpu.pcpi_rs2[24]
.sym 20484 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 20487 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 20489 soc.cpu.pcpi_rs2[25]
.sym 20490 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 20493 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 20495 soc.cpu.pcpi_rs2[26]
.sym 20496 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 20499 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 20501 soc.cpu.pcpi_rs2[27]
.sym 20502 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 20505 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 20507 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 20508 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 20511 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 20513 soc.cpu.pcpi_rs2[29]
.sym 20514 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 20515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 20517 $nextpnr_ICESTORM_LC_1$I3
.sym 20519 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 20520 soc.cpu.pcpi_rs2[30]
.sym 20523 $nextpnr_ICESTORM_LC_1$COUT
.sym 20525 $PACKER_VCC_NET
.sym 20527 $nextpnr_ICESTORM_LC_1$I3
.sym 20531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 20532 soc.cpu.timer[16]
.sym 20533 soc.cpu.timer[28]
.sym 20534 soc.cpu.timer[24]
.sym 20535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20536 soc.cpu.timer[27]
.sym 20537 soc.cpu.timer[25]
.sym 20538 soc.cpu.timer[19]
.sym 20541 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 20542 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 20547 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 20548 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 20549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 20553 soc.cpu.pcpi_rs2[24]
.sym 20555 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 20556 soc.cpu.count_cycle[31]
.sym 20557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 20558 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 20559 soc.cpu.pcpi_rs2[26]
.sym 20560 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 20561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 20562 soc.cpu.pcpi_rs2[30]
.sym 20563 soc.cpu.pcpi_rs2[30]
.sym 20564 soc.cpu.pcpi_rs2[27]
.sym 20565 soc.cpu.cpuregs_rs1[0]
.sym 20566 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 20567 $nextpnr_ICESTORM_LC_1$COUT
.sym 20576 soc.cpu.alu_out_SB_LUT4_O_9_I1_SB_LUT4_I0_O[3]
.sym 20578 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 20579 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 20581 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 20582 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 20584 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 20586 soc.cpu.pcpi_rs2[30]
.sym 20587 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 20591 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 20594 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 20596 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 20599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 20602 soc.cpu.pcpi_rs2[24]
.sym 20603 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 20604 $nextpnr_ICESTORM_LC_2$I3
.sym 20606 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 20607 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 20614 $nextpnr_ICESTORM_LC_2$I3
.sym 20617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 20618 soc.cpu.pcpi_rs2[30]
.sym 20623 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 20624 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 20625 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 20626 soc.cpu.alu_out_SB_LUT4_O_9_I1_SB_LUT4_I0_O[3]
.sym 20630 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 20631 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 20632 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 20635 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 20636 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 20637 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 20638 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 20641 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 20642 soc.cpu.pcpi_rs2[24]
.sym 20654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20656 soc.cpu.timer[17]
.sym 20657 soc.cpu.timer[30]
.sym 20658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 20660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 20661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20662 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 20664 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 20665 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 20666 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20667 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20668 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 20671 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 20672 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 20675 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 20676 soc.cpu.pcpi_rs2[29]
.sym 20678 soc.cpu.timer[28]
.sym 20679 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 20680 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 20681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 20682 soc.cpu.count_cycle[26]
.sym 20683 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20684 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 20685 soc.cpu.timer[20]
.sym 20686 soc.cpu.count_cycle[18]
.sym 20687 soc.cpu.cpuregs_rs1[30]
.sym 20688 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 20689 soc.cpu.cpuregs_rs1[21]
.sym 20696 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 20698 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 20700 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 20702 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20706 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 20708 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 20710 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 20714 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 20715 soc.cpu.pcpi_rs2[22]
.sym 20716 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 20717 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20718 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 20719 soc.cpu.alu_out_SB_LUT4_O_16_I2[3]
.sym 20720 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 20722 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 20723 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20724 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 20726 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 20728 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20729 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 20730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 20731 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20734 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20735 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20736 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 20737 soc.cpu.pcpi_rs2[22]
.sym 20740 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 20741 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20742 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 20743 soc.cpu.alu_out_SB_LUT4_O_16_I2[3]
.sym 20752 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 20753 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 20754 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 20755 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 20759 soc.cpu.pcpi_rs2[22]
.sym 20761 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 20764 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 20765 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 20766 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 20767 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20770 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 20772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20784 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 20787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 20788 soc.cpu.decoded_imm[25]
.sym 20790 soc.cpu.count_instr[50]
.sym 20796 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20799 soc.cpu.instr_rdinstrh
.sym 20801 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 20802 soc.cpu.cpuregs_rs1[25]
.sym 20803 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 20804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 20805 soc.cpu.is_lui_auipc_jal
.sym 20806 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 20807 soc.cpu.count_cycle[58]
.sym 20808 soc.cpu.instr_rdinstrh
.sym 20809 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20810 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 20811 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 20812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20824 soc.cpu.irq_mask[2]
.sym 20830 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 20831 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 20835 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20836 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 20841 UART_RX_SB_LUT4_I1_I0[3]
.sym 20843 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20844 soc.cpu.irq_pending[1]
.sym 20846 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 20847 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 20849 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 20863 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 20864 soc.cpu.irq_pending[1]
.sym 20865 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 20866 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 20876 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 20878 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20881 UART_RX_SB_LUT4_I1_I0[3]
.sym 20882 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 20883 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 20884 soc.cpu.irq_mask[2]
.sym 20893 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 20894 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20895 UART_RX_SB_LUT4_I1_I0[3]
.sym 20897 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 20898 clk$SB_IO_IN_$glb_clk
.sym 20899 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 20902 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 20904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 20905 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 20906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 20907 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 20910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 20911 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[1]
.sym 20913 soc.cpu.count_instr[58]
.sym 20921 soc.cpu.count_instr[61]
.sym 20922 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 20924 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 20925 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 20926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 20927 soc.cpu.cpuregs_rs1[22]
.sym 20928 soc.cpu.cpuregs_rs1[6]
.sym 20929 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 20930 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 20931 soc.cpu.cpuregs_rs1[16]
.sym 20932 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 20933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 20934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20935 soc.cpu.cpuregs_rs1[17]
.sym 20941 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20943 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 20946 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 20949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 20951 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20954 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 20957 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 20958 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 20960 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 20961 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 20963 soc.cpu.cpu_state[4]
.sym 20964 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 20965 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 20967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 20968 soc.cpu.irq_mask[2]
.sym 20969 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 20970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 20971 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 20974 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 20975 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20976 soc.cpu.cpu_state[4]
.sym 20977 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 20986 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 20987 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 20988 soc.cpu.cpu_state[4]
.sym 20989 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20992 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 20993 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 20994 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20995 soc.cpu.cpu_state[4]
.sym 20998 soc.cpu.cpu_state[4]
.sym 20999 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 21000 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21001 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 21004 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 21005 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 21006 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 21007 soc.cpu.irq_mask[2]
.sym 21010 soc.cpu.cpu_state[4]
.sym 21011 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 21012 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21013 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 21016 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21017 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 21018 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 21019 soc.cpu.cpu_state[4]
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21023 soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 21024 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 21025 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 21026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 21027 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 21028 soc.cpu.cpuregs_rs1[12]
.sym 21029 soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 21030 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 21033 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 21034 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 21036 soc.cpu.alu_out_q[19]
.sym 21038 soc.cpu.cpuregs_wrdata[12]
.sym 21040 soc.cpu.irq_pending[1]
.sym 21041 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21043 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 21044 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 21045 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 21046 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21047 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 21048 soc.cpu.pcpi_rs2[27]
.sym 21049 soc.cpu.cpuregs_rs1[0]
.sym 21050 soc.cpu.pcpi_rs2[26]
.sym 21051 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 21052 soc.cpu.decoded_imm[10]
.sym 21053 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 21054 soc.cpu.pcpi_rs2[30]
.sym 21055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21056 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 21057 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 21058 soc.cpu.decoded_imm[12]
.sym 21065 soc.cpu.decoded_imm[2]
.sym 21066 soc.cpu.decoded_imm[4]
.sym 21067 soc.cpu.decoded_imm[0]
.sym 21068 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 21069 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 21072 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 21074 soc.cpu.decoded_imm[6]
.sym 21075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 21076 soc.cpu.decoded_imm[1]
.sym 21080 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 21083 soc.cpu.decoded_imm[3]
.sym 21084 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 21089 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 21090 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 21091 soc.cpu.decoded_imm[7]
.sym 21093 soc.cpu.decoded_imm[5]
.sym 21096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21098 soc.cpu.decoded_imm[0]
.sym 21099 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 21102 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21104 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 21105 soc.cpu.decoded_imm[1]
.sym 21106 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21108 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 21110 soc.cpu.decoded_imm[2]
.sym 21111 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 21112 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21114 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 21116 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 21117 soc.cpu.decoded_imm[3]
.sym 21118 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 21120 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 21122 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 21123 soc.cpu.decoded_imm[4]
.sym 21124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 21126 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 21128 soc.cpu.decoded_imm[5]
.sym 21129 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 21130 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 21132 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 21134 soc.cpu.decoded_imm[6]
.sym 21135 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 21136 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 21138 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 21140 soc.cpu.decoded_imm[7]
.sym 21141 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 21142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 21146 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 21147 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 21148 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 21149 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 21150 soc.cpu.cpuregs_rs1[13]
.sym 21151 soc.cpu.cpuregs_rs1[1]
.sym 21152 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 21153 soc.cpu.cpuregs_rs1[0]
.sym 21156 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 21158 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 21160 soc.cpu.decoded_imm[4]
.sym 21161 soc.cpu.decoded_imm[0]
.sym 21162 soc.cpu.decoded_imm[6]
.sym 21164 soc.cpu.decoded_imm[1]
.sym 21165 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 21166 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21167 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21168 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 21169 soc.cpu.decoded_imm[2]
.sym 21170 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 21171 soc.cpu.cpuregs_rs1[30]
.sym 21172 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21174 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 21175 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 21176 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 21177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21178 soc.cpu.timer[20]
.sym 21179 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 21182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 21188 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 21190 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 21191 soc.cpu.decoded_imm[15]
.sym 21192 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 21193 soc.cpu.decoded_imm[9]
.sym 21194 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 21196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 21199 soc.cpu.decoded_imm[13]
.sym 21200 soc.cpu.decoded_imm[10]
.sym 21201 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 21205 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 21206 soc.cpu.decoded_imm[14]
.sym 21208 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 21209 soc.cpu.decoded_imm[8]
.sym 21212 soc.cpu.decoded_imm[11]
.sym 21218 soc.cpu.decoded_imm[12]
.sym 21219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 21221 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 21222 soc.cpu.decoded_imm[8]
.sym 21223 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 21225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[10]
.sym 21227 soc.cpu.decoded_imm[9]
.sym 21228 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 21229 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 21231 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[11]
.sym 21233 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 21234 soc.cpu.decoded_imm[10]
.sym 21235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[10]
.sym 21237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[12]
.sym 21239 soc.cpu.decoded_imm[11]
.sym 21240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 21241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[11]
.sym 21243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[13]
.sym 21245 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 21246 soc.cpu.decoded_imm[12]
.sym 21247 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[12]
.sym 21249 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[14]
.sym 21251 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 21252 soc.cpu.decoded_imm[13]
.sym 21253 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[13]
.sym 21255 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[15]
.sym 21257 soc.cpu.decoded_imm[14]
.sym 21258 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 21259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[14]
.sym 21261 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 21263 soc.cpu.decoded_imm[15]
.sym 21264 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 21265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[15]
.sym 21269 soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 21270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 21271 soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 21272 soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 21273 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 21274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 21275 soc.cpu.do_waitirq
.sym 21276 soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 21280 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 21281 soc.cpu.latched_is_lh
.sym 21282 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 21284 soc.cpu.latched_is_lb
.sym 21286 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 21287 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21288 soc.cpu.cpu_state[3]
.sym 21289 soc.cpu.decoded_imm[9]
.sym 21290 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 21293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21294 soc.cpu.cpuregs_rs1[25]
.sym 21295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 21296 soc.cpu.is_lui_auipc_jal
.sym 21297 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21298 soc.cpu.do_waitirq
.sym 21299 soc.cpu.decoded_imm[31]
.sym 21300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21301 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21302 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 21303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 21304 soc.cpu.instr_rdinstrh
.sym 21305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 21313 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21315 soc.cpu.decoded_imm[20]
.sym 21316 soc.cpu.decoded_imm[23]
.sym 21321 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21323 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21329 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 21330 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21331 soc.cpu.decoded_imm[19]
.sym 21332 soc.cpu.decoded_imm[16]
.sym 21334 soc.cpu.decoded_imm[18]
.sym 21335 soc.cpu.decoded_imm[22]
.sym 21336 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 21337 soc.cpu.decoded_imm[21]
.sym 21338 soc.cpu.decoded_imm[17]
.sym 21340 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 21342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[17]
.sym 21344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 21345 soc.cpu.decoded_imm[16]
.sym 21346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 21348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[18]
.sym 21350 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21351 soc.cpu.decoded_imm[17]
.sym 21352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[17]
.sym 21354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[19]
.sym 21356 soc.cpu.decoded_imm[18]
.sym 21357 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[18]
.sym 21360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[20]
.sym 21362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 21363 soc.cpu.decoded_imm[19]
.sym 21364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[19]
.sym 21366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[21]
.sym 21368 soc.cpu.decoded_imm[20]
.sym 21369 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21370 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[20]
.sym 21372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[22]
.sym 21374 soc.cpu.decoded_imm[21]
.sym 21375 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[21]
.sym 21378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[23]
.sym 21380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 21381 soc.cpu.decoded_imm[22]
.sym 21382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[22]
.sym 21384 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 21386 soc.cpu.decoded_imm[23]
.sym 21387 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[23]
.sym 21392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 21393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 21394 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 21395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 21396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]
.sym 21397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 21398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 21399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 21402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 21405 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 21406 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 21407 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 21409 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 21410 soc.cpu.instr_retirq
.sym 21411 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 21413 soc.cpu.decoded_imm[10]
.sym 21414 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 21415 soc.cpu.cpuregs_wrdata[2]
.sym 21416 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 21417 soc.cpu.decoded_imm[19]
.sym 21418 soc.cpu.cpuregs_rs1[16]
.sym 21419 soc.cpu.irq_mask[18]
.sym 21420 soc.cpu.decoded_imm[18]
.sym 21421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 21422 soc.cpu.cpuregs_rs1[17]
.sym 21423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 21424 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 21426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 21427 UART_RX_SB_LUT4_I1_I0[3]
.sym 21428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 21435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 21436 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21437 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 21438 soc.cpu.decoded_imm[27]
.sym 21444 soc.cpu.decoded_imm[26]
.sym 21447 soc.cpu.decoded_imm[28]
.sym 21449 soc.cpu.decoded_imm[30]
.sym 21450 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 21451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 21453 soc.cpu.decoded_imm[24]
.sym 21456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 21457 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 21459 soc.cpu.decoded_imm[31]
.sym 21460 soc.cpu.decoded_imm[29]
.sym 21461 soc.cpu.decoded_imm[25]
.sym 21463 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 21465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[25]
.sym 21467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 21468 soc.cpu.decoded_imm[24]
.sym 21469 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 21471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[26]
.sym 21473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 21474 soc.cpu.decoded_imm[25]
.sym 21475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[25]
.sym 21477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[27]
.sym 21479 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21480 soc.cpu.decoded_imm[26]
.sym 21481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[26]
.sym 21483 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[28]
.sym 21485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 21486 soc.cpu.decoded_imm[27]
.sym 21487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[27]
.sym 21489 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[29]
.sym 21491 soc.cpu.decoded_imm[28]
.sym 21492 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 21493 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[28]
.sym 21495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[30]
.sym 21497 soc.cpu.decoded_imm[29]
.sym 21498 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 21499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[29]
.sym 21501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[31]
.sym 21503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 21504 soc.cpu.decoded_imm[30]
.sym 21505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[30]
.sym 21508 soc.cpu.decoded_imm[31]
.sym 21510 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 21511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[31]
.sym 21515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 21516 soc.cpu.instr_rdcycleh
.sym 21517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 21518 soc.cpu.instr_rdcycle
.sym 21519 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 21521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 21522 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.sym 21525 soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O[1]
.sym 21527 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 21528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 21530 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21531 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 21532 soc.cpu.decoded_imm[26]
.sym 21533 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 21534 soc.cpu.decoded_imm[27]
.sym 21535 soc.cpu.decoded_imm[28]
.sym 21536 soc.cpu.decoded_imm[20]
.sym 21537 soc.cpu.pcpi_rs2[22]
.sym 21538 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 21539 soc.cpu.decoded_imm[10]
.sym 21540 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21541 soc.cpu.cpuregs_rs1[19]
.sym 21542 soc.cpu.pcpi_rs2[26]
.sym 21543 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 21544 soc.cpu.pcpi_rs2[27]
.sym 21545 soc.cpu.instr_retirq
.sym 21546 soc.cpu.instr_retirq
.sym 21547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 21549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 21550 soc.cpu.pcpi_rs2[30]
.sym 21556 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 21557 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 21558 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21560 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]
.sym 21562 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 21563 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 21564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 21567 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 21569 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 21572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 21573 soc.cpu.cpu_state[4]
.sym 21574 soc.cpu.cpu_state[1]
.sym 21575 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 21576 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 21578 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 21580 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21581 soc.cpu.cpu_state[4]
.sym 21582 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21585 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 21586 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21587 UART_RX_SB_LUT4_I1_I0[3]
.sym 21589 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 21590 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21591 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21592 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 21597 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 21598 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21601 soc.cpu.cpu_state[4]
.sym 21602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 21603 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 21604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]
.sym 21607 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21608 soc.cpu.cpu_state[4]
.sym 21609 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 21610 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 21613 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 21614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 21615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 21616 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 21619 soc.cpu.cpu_state[4]
.sym 21620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 21621 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 21622 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 21625 soc.cpu.cpu_state[1]
.sym 21626 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21627 UART_RX_SB_LUT4_I1_I0[3]
.sym 21632 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 21634 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 21635 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21638 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 21639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 21640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 21641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 21642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21645 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 21646 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 21650 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21651 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21652 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 21654 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21655 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 21656 $PACKER_VCC_NET
.sym 21657 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21658 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21659 soc.cpu.instr_rdcycleh
.sym 21661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 21662 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 21663 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21664 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21667 soc.cpu.cpuregs_rs1[21]
.sym 21668 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 21670 soc.cpu.cpuregs_rs1[30]
.sym 21671 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21672 soc.cpu.decoded_imm[30]
.sym 21673 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 21679 soc.cpu.reg_pc[20]
.sym 21680 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 21681 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21682 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21683 soc.cpu.cpu_state[4]
.sym 21685 soc.cpu.decoded_imm[16]
.sym 21686 soc.cpu.reg_pc[22]
.sym 21687 soc.cpu.decoded_imm[19]
.sym 21689 soc.cpu.decoded_imm[13]
.sym 21690 soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 21691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 21692 soc.cpu.decoded_imm[18]
.sym 21694 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 21695 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 21698 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21699 soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O[1]
.sym 21700 soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O[1]
.sym 21701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 21702 soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O[1]
.sym 21703 soc.cpu.cpuregs_rs1[20]
.sym 21705 soc.cpu.cpuregs_rs1[22]
.sym 21706 soc.cpu.is_lui_auipc_jal
.sym 21707 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21709 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 21710 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21712 soc.cpu.is_lui_auipc_jal
.sym 21713 soc.cpu.cpuregs_rs1[22]
.sym 21714 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21715 soc.cpu.reg_pc[22]
.sym 21718 soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O[1]
.sym 21720 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21721 soc.cpu.decoded_imm[16]
.sym 21725 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21726 soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 21727 soc.cpu.decoded_imm[13]
.sym 21730 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 21731 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 21732 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 21733 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 21737 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21738 soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O[1]
.sym 21739 soc.cpu.decoded_imm[19]
.sym 21742 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 21743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 21744 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21745 soc.cpu.cpu_state[4]
.sym 21748 soc.cpu.is_lui_auipc_jal
.sym 21749 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21750 soc.cpu.reg_pc[20]
.sym 21751 soc.cpu.cpuregs_rs1[20]
.sym 21754 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21755 soc.cpu.decoded_imm[18]
.sym 21756 soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O[1]
.sym 21758 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 21762 soc.cpu.pcpi_rs2[26]
.sym 21763 soc.cpu.pcpi_rs2[27]
.sym 21764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 21765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 21766 soc.cpu.pcpi_rs2[30]
.sym 21767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[1]
.sym 21768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 21770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21771 soc.cpu.cpu_state[3]
.sym 21773 soc.cpu.reg_pc[20]
.sym 21775 soc.cpu.decoded_imm[13]
.sym 21776 soc.cpu.decoded_imm[21]
.sym 21777 soc.cpu.cpuregs_wrdata[1]
.sym 21779 soc.cpu.decoded_imm[24]
.sym 21780 soc.cpu.cpu_state[6]
.sym 21781 soc.cpu.decoded_imm[16]
.sym 21782 soc.cpu.cpu_state[3]
.sym 21784 soc.cpu.irq_pending[23]
.sym 21785 soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O[1]
.sym 21786 soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O[1]
.sym 21787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 21788 soc.cpu.irq_mask[30]
.sym 21789 soc.cpu.cpuregs_rs1[20]
.sym 21790 soc.cpu.decoded_imm[31]
.sym 21791 soc.cpu.irq_mask[17]
.sym 21792 soc.cpu.is_lui_auipc_jal
.sym 21793 soc.cpu.cpuregs_rs1[25]
.sym 21794 soc.cpu.decoded_imm[25]
.sym 21795 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21796 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21803 soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O[1]
.sym 21804 soc.cpu.decoded_imm[20]
.sym 21806 soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O[1]
.sym 21809 soc.cpu.decoded_imm[21]
.sym 21810 soc.cpu.decoded_imm[31]
.sym 21811 soc.cpu.decoded_imm[23]
.sym 21812 soc.cpu.decoded_imm[25]
.sym 21816 soc.cpu.decoded_imm[24]
.sym 21817 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 21818 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[1]
.sym 21822 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[1]
.sym 21823 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21824 soc.cpu.decoded_imm[17]
.sym 21826 soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 21829 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21830 soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 21831 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21832 soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O[1]
.sym 21833 soc.cpu.decoded_imm[28]
.sym 21835 soc.cpu.decoded_imm[28]
.sym 21836 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21837 soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O[1]
.sym 21841 soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O[1]
.sym 21842 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21843 soc.cpu.decoded_imm[21]
.sym 21847 soc.cpu.decoded_imm[23]
.sym 21848 soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 21849 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21853 soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 21854 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21855 soc.cpu.decoded_imm[31]
.sym 21860 soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O[1]
.sym 21861 soc.cpu.decoded_imm[17]
.sym 21862 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21866 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21867 soc.cpu.decoded_imm[25]
.sym 21868 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 21871 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[1]
.sym 21873 soc.cpu.decoded_imm[20]
.sym 21874 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21877 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21878 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[1]
.sym 21879 soc.cpu.decoded_imm[24]
.sym 21881 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21884 soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 21885 soc.cpu.irq_mask[17]
.sym 21886 soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O[1]
.sym 21887 soc.cpu.irq_mask[29]
.sym 21888 soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 21889 soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O[1]
.sym 21890 soc.cpu.irq_mask[25]
.sym 21891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[1]
.sym 21898 soc.cpu.decoded_imm[26]
.sym 21899 soc.cpu.cpu_state[2]
.sym 21900 soc.cpu.decoded_imm[20]
.sym 21901 soc.cpu.is_alu_reg_imm
.sym 21902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 21903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 21905 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 21906 soc.cpu.cpu_state[4]
.sym 21907 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21908 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 21909 soc.cpu.cpuregs_rs1[16]
.sym 21910 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 21911 soc.cpu.irq_mask[18]
.sym 21912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 21913 soc.cpu.cpuregs_rs1[17]
.sym 21914 UART_RX_SB_LUT4_I1_I0[3]
.sym 21915 soc.cpu.cpuregs_rs1[27]
.sym 21916 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 21917 soc.cpu.cpuregs_rs1[18]
.sym 21918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21919 soc.cpu.cpuregs_rs1[29]
.sym 21925 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21927 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 21928 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 21929 soc.cpu.mem_rdata_q[24]
.sym 21930 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 21931 soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
.sym 21932 UART_RX_SB_LUT4_I1_I0[3]
.sym 21933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21934 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 21935 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 21938 soc.cpu.instr_maskirq
.sym 21939 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 21944 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21945 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 21948 soc.cpu.cpu_state[2]
.sym 21952 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21954 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 21955 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 21956 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21961 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 21964 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 21965 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 21966 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 21967 soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
.sym 21970 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 21971 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21976 soc.cpu.cpu_state[2]
.sym 21977 soc.cpu.instr_maskirq
.sym 21978 UART_RX_SB_LUT4_I1_I0[3]
.sym 21982 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 21983 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 21984 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 21985 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 21988 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 21989 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21990 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21991 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21994 soc.cpu.mem_rdata_q[24]
.sym 21995 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21996 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21997 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 22000 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 22001 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 22002 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 22003 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22004 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22006 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 22007 soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O[1]
.sym 22008 soc.cpu.irq_mask[30]
.sym 22009 soc.cpu.irq_mask[26]
.sym 22010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[1]
.sym 22011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 22012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22013 soc.cpu.irq_mask[27]
.sym 22014 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 22019 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 22020 soc.cpu.irq_mask[25]
.sym 22021 soc.cpu.decoded_imm[30]
.sym 22022 soc.cpu.decoded_imm[23]
.sym 22023 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 22025 soc.cpu.mem_rdata_q[24]
.sym 22026 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22027 soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
.sym 22028 soc.cpu.irq_mask[17]
.sym 22029 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 22030 soc.cpu.cpuregs_wrdata[31]
.sym 22031 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 22032 soc.cpu.cpuregs_rs1[26]
.sym 22033 soc.cpu.cpuregs_rs1[19]
.sym 22034 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 22035 soc.cpu.instr_retirq
.sym 22036 soc.cpu.irq_mask[27]
.sym 22037 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 22038 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 22039 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 22040 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 22041 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 22042 soc.cpu.instr_retirq
.sym 22048 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 22052 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 22053 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 22054 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 22056 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 22058 soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
.sym 22059 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 22060 soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
.sym 22062 soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
.sym 22064 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22065 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 22066 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 22067 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 22068 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 22070 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 22073 soc.cpu.cpu_state[4]
.sym 22076 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 22077 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 22078 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22079 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 22081 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 22082 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 22083 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 22084 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22087 soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
.sym 22088 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 22089 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 22090 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22093 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 22094 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 22095 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22096 soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
.sym 22099 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 22100 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22101 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 22102 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 22105 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22106 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 22107 soc.cpu.cpu_state[4]
.sym 22108 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 22111 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 22112 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 22113 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 22114 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22117 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22118 soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
.sym 22119 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 22120 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 22123 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 22124 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 22125 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 22126 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 22130 soc.cpu.cpuregs_rs1[21]
.sym 22131 soc.cpu.irq_mask[18]
.sym 22132 soc.cpu.cpuregs_rs1[17]
.sym 22133 soc.cpu.cpuregs_rs1[27]
.sym 22134 soc.cpu.cpuregs_rs1[18]
.sym 22135 soc.cpu.cpuregs_rs1[29]
.sym 22136 soc.cpu.cpuregs_rs1[20]
.sym 22137 soc.cpu.cpuregs_rs1[19]
.sym 22142 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 22143 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 22144 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 22145 soc.cpu.cpuregs_wrdata[21]
.sym 22146 soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
.sym 22151 soc.cpu.irq_mask[30]
.sym 22152 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 22153 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22154 soc.cpu.cpuregs_rs1[30]
.sym 22155 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 22157 soc.cpu.reg_pc[21]
.sym 22160 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 22161 soc.cpu.cpuregs_wrdata[17]
.sym 22162 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 22163 soc.cpu.cpuregs_rs1[21]
.sym 22164 soc.cpu.irq_mask[28]
.sym 22165 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 22173 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 22175 soc.cpu.reg_pc[29]
.sym 22177 soc.cpu.cpuregs_wrdata[17]
.sym 22178 soc.cpu.cpuregs_wrdata[18]
.sym 22180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 22181 soc.cpu.cpuregs_wrdata[19]
.sym 22183 soc.cpu.cpu_state[4]
.sym 22187 soc.cpu.cpuregs_wrdata[21]
.sym 22188 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22189 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 22190 soc.cpu.cpuregs_rs1[27]
.sym 22191 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 22192 soc.cpu.cpuregs_rs1[29]
.sym 22196 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22197 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22201 soc.cpu.reg_pc[27]
.sym 22202 soc.cpu.is_lui_auipc_jal
.sym 22206 soc.cpu.cpuregs_wrdata[21]
.sym 22210 soc.cpu.cpuregs_rs1[27]
.sym 22211 soc.cpu.is_lui_auipc_jal
.sym 22212 soc.cpu.reg_pc[27]
.sym 22213 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22216 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 22217 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22218 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 22219 soc.cpu.cpu_state[4]
.sym 22222 soc.cpu.cpuregs_wrdata[18]
.sym 22228 soc.cpu.is_lui_auipc_jal
.sym 22229 soc.cpu.cpuregs_rs1[29]
.sym 22230 soc.cpu.reg_pc[29]
.sym 22231 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22234 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22235 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 22236 soc.cpu.cpu_state[4]
.sym 22237 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 22243 soc.cpu.cpuregs_wrdata[19]
.sym 22247 soc.cpu.cpuregs_wrdata[17]
.sym 22251 clk$SB_IO_IN_$glb_clk
.sym 22253 soc.cpu.cpuregs_rs1[26]
.sym 22254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 22255 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 22256 soc.cpu.irq_mask[28]
.sym 22257 soc.cpu.irq_mask[19]
.sym 22258 soc.cpu.irq_mask[24]
.sym 22259 soc.cpu.cpuregs_rs1[30]
.sym 22260 soc.cpu.cpuregs_rs1[24]
.sym 22263 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 22265 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 22266 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 22268 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 22269 soc.cpu.decoded_imm[28]
.sym 22270 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 22272 soc.cpu.cpuregs_rs1[16]
.sym 22273 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 22274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 22275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22276 soc.cpu.cpuregs_rs1[17]
.sym 22277 soc.cpu.cpuregs_rs1[25]
.sym 22280 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22281 soc.cpu.reg_pc[28]
.sym 22282 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 22283 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22284 soc.cpu.cpuregs_wrdata[25]
.sym 22285 soc.cpu.cpuregs_rs1[20]
.sym 22287 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 22288 soc.cpu.is_lui_auipc_jal
.sym 22294 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 22295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
.sym 22296 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 22299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 22300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 22301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 22302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 22303 soc.cpu.cpu_state[4]
.sym 22304 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 22307 soc.cpu.cpu_state[1]
.sym 22309 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22310 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 22311 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 22312 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 22315 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 22316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 22317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 22318 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 22319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 22320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 22322 UART_RX_SB_LUT4_I1_I0[3]
.sym 22324 soc.cpu.cpu_state[3]
.sym 22325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 22327 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 22328 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 22329 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 22330 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 22333 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22334 soc.cpu.cpu_state[4]
.sym 22335 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 22336 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 22339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 22341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 22342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 22345 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 22347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 22348 soc.cpu.cpu_state[4]
.sym 22351 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22352 UART_RX_SB_LUT4_I1_I0[3]
.sym 22353 soc.cpu.cpu_state[1]
.sym 22354 soc.cpu.cpu_state[3]
.sym 22357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
.sym 22358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 22359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 22360 soc.cpu.cpu_state[4]
.sym 22363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 22364 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22365 soc.cpu.cpu_state[4]
.sym 22366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 22369 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 22370 soc.cpu.cpu_state[4]
.sym 22371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 22372 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22373 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22376 soc.cpu.cpuregs_rs1[28]
.sym 22377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 22378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 22379 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 22380 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 22381 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 22382 soc.cpu.cpuregs_rs1[25]
.sym 22383 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 22384 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 22388 soc.cpu.alu_out_q[28]
.sym 22389 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 22390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 22391 soc.cpu.cpu_state[1]
.sym 22392 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 22397 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 22401 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 22403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 22405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 22407 UART_RX_SB_LUT4_I1_I0[3]
.sym 22418 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 22419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 22421 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 22422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 22424 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 22426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 22427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 22428 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 22430 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 22431 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22432 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22433 soc.cpu.cpuregs_rs1[28]
.sym 22434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 22435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 22436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 22437 soc.cpu.cpu_state[4]
.sym 22438 soc.cpu.cpu_state[4]
.sym 22440 soc.cpu.cpu_state[1]
.sym 22441 soc.cpu.reg_pc[28]
.sym 22442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
.sym 22443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 22445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 22446 soc.cpu.is_lui_auipc_jal
.sym 22447 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 22448 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 22450 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 22452 soc.cpu.cpu_state[4]
.sym 22453 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 22456 soc.cpu.cpu_state[4]
.sym 22457 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22458 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 22459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 22462 soc.cpu.cpuregs_rs1[28]
.sym 22463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22464 soc.cpu.is_lui_auipc_jal
.sym 22465 soc.cpu.reg_pc[28]
.sym 22468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 22469 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 22470 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 22471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 22474 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 22475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 22476 soc.cpu.cpu_state[4]
.sym 22477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 22480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 22481 soc.cpu.cpu_state[4]
.sym 22482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 22483 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
.sym 22486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 22487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 22488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 22489 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 22492 soc.cpu.cpu_state[1]
.sym 22493 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 22495 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 22496 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22497 clk$SB_IO_IN_$glb_clk
.sym 22501 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 22504 soc.cpu.is_lui_auipc_jal
.sym 22511 soc.cpu.reg_pc[25]
.sym 22513 soc.cpu.reg_pc[26]
.sym 22514 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 22517 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 22519 soc.cpu.reg_pc[27]
.sym 22522 soc.cpu.cpuregs_wrdata[28]
.sym 22525 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 22630 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 22631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22633 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22634 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 22637 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 22697 SEG[3]$SB_IO_OUT
.sym 22712 SEG[3]$SB_IO_OUT
.sym 22740 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 22746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 22764 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 22770 soc.memory.rdata_0[6]
.sym 22775 soc.memory.rdata_0[5]
.sym 22778 soc.memory.rdata_0[2]
.sym 22781 soc.memory.rdata_1[6]
.sym 22787 soc.memory.rdata_1[5]
.sym 22789 soc.memory.rdata_1[2]
.sym 22790 iomem_addr[16]
.sym 22797 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 22798 soc.memory.rdata_1[5]
.sym 22799 soc.memory.rdata_0[5]
.sym 22800 iomem_addr[16]
.sym 22803 soc.memory.rdata_0[2]
.sym 22804 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 22805 iomem_addr[16]
.sym 22806 soc.memory.rdata_1[2]
.sym 22821 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 22822 soc.memory.rdata_1[6]
.sym 22823 soc.memory.rdata_0[6]
.sym 22824 iomem_addr[16]
.sym 22858 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 22861 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 22862 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 22863 soc.memory.rdata_0[14]
.sym 22864 soc.memory.rdata_0[15]
.sym 22865 DBG[1]$SB_IO_OUT
.sym 22867 soc.memory.rdata_0[5]
.sym 22868 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 22869 soc.simpleuart.recv_state[1]
.sym 22870 soc.memory.rdata_0[6]
.sym 22871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 22872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 22873 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 22888 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22893 soc.cpu.cpuregs_rs1[1]
.sym 22897 $PACKER_VCC_NET
.sym 22904 soc.cpu.timer[0]
.sym 22906 soc.cpu.timer[1]
.sym 22909 soc.cpu.cpu_state[2]
.sym 22911 iomem_addr[16]
.sym 22931 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 22941 soc.cpu.cpuregs_rs1[2]
.sym 22943 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22944 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 22947 soc.cpu.timer[0]
.sym 22949 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 22950 soc.cpu.cpuregs_rs1[1]
.sym 22951 soc.cpu.cpuregs_rs1[0]
.sym 22984 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 22985 soc.cpu.cpuregs_rs1[0]
.sym 22986 soc.cpu.timer[0]
.sym 22987 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 22990 soc.cpu.cpuregs_rs1[1]
.sym 22991 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 22992 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 22993 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23002 soc.cpu.cpuregs_rs1[2]
.sym 23003 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 23004 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23005 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23007 clk$SB_IO_IN_$glb_clk
.sym 23008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23019 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 23020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 23021 iomem_wdata[1]
.sym 23029 soc.cpu.cpuregs_rs1[2]
.sym 23030 iomem_addr[2]
.sym 23031 soc.cpu.timer[0]
.sym 23032 iomem_wdata[31]
.sym 23034 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 23035 $PACKER_VCC_NET
.sym 23036 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23037 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23038 soc.cpu.timer[0]
.sym 23040 soc.cpu.timer[1]
.sym 23041 soc.simpleuart.recv_state[2]
.sym 23042 soc.simpleuart.recv_state[3]
.sym 23043 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 23051 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 23054 soc.cpu.timer[0]
.sym 23055 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 23061 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 23062 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23063 soc.cpu.timer[1]
.sym 23076 $PACKER_VCC_NET
.sym 23077 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 23079 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 23080 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 23083 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 23084 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 23086 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 23107 soc.cpu.timer[1]
.sym 23108 $PACKER_VCC_NET
.sym 23109 soc.cpu.timer[0]
.sym 23119 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 23120 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 23121 soc.cpu.timer[0]
.sym 23122 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23129 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 23130 clk$SB_IO_IN_$glb_clk
.sym 23131 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23142 soc.cpu.timer[16]
.sym 23143 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 23144 soc.simpleuart.send_bitcnt[1]
.sym 23145 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 23146 gpio_in[0]
.sym 23148 iomem_wdata[12]
.sym 23149 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 23150 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 23151 iomem_wdata[7]
.sym 23152 iomem_wdata[31]
.sym 23153 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 23155 iomem_addr[4]
.sym 23158 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23160 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 23163 $PACKER_VCC_NET
.sym 23165 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 23166 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 23167 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23175 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 23176 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23177 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 23178 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 23179 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 23181 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 23182 soc.cpu.reg_pc[6]
.sym 23183 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 23184 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 23185 soc.cpu.reg_pc[1]
.sym 23186 soc.cpu.cpu_state[2]
.sym 23187 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 23188 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 23189 soc.cpu.is_lui_auipc_jal
.sym 23190 soc.cpu.cpu_state[4]
.sym 23191 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23192 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 23193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[0]
.sym 23194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 23196 soc.cpu.is_lui_auipc_jal
.sym 23197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23198 soc.cpu.cpuregs_rs1[6]
.sym 23199 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23200 soc.cpu.cpuregs_rs1[1]
.sym 23201 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 23202 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 23203 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 23204 soc.cpu.cpu_state[4]
.sym 23206 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 23207 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 23208 soc.cpu.cpu_state[4]
.sym 23209 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23212 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 23213 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 23214 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 23215 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 23218 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23219 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 23220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 23221 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 23224 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23225 soc.cpu.cpuregs_rs1[1]
.sym 23226 soc.cpu.reg_pc[1]
.sym 23227 soc.cpu.is_lui_auipc_jal
.sym 23230 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 23231 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 23232 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 23233 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23236 soc.cpu.is_lui_auipc_jal
.sym 23237 soc.cpu.reg_pc[6]
.sym 23238 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23239 soc.cpu.cpuregs_rs1[6]
.sym 23242 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[0]
.sym 23243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 23244 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 23245 soc.cpu.cpu_state[4]
.sym 23250 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 23251 soc.cpu.cpu_state[2]
.sym 23252 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 23253 clk$SB_IO_IN_$glb_clk
.sym 23265 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 23266 soc.cpu.cpuregs_rs1[26]
.sym 23268 soc.cpu.timer[6]
.sym 23271 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 23272 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 23273 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 23274 soc.cpu.cpuregs_rs1[0]
.sym 23275 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23277 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23279 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 23281 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23282 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 23283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23284 soc.cpu.timer[11]
.sym 23285 soc.cpu.timer[15]
.sym 23286 soc.cpu.cpuregs_rs1[1]
.sym 23287 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 23288 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 23289 $PACKER_VCC_NET
.sym 23290 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 23297 $PACKER_VCC_NET
.sym 23299 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23300 soc.cpu.timer[7]
.sym 23301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23305 $PACKER_VCC_NET
.sym 23308 soc.cpu.timer[0]
.sym 23309 soc.cpu.timer[4]
.sym 23310 soc.cpu.timer[1]
.sym 23316 soc.cpu.timer[6]
.sym 23317 soc.cpu.timer[5]
.sym 23328 $nextpnr_ICESTORM_LC_20$O
.sym 23330 soc.cpu.timer[0]
.sym 23334 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23336 $PACKER_VCC_NET
.sym 23337 soc.cpu.timer[1]
.sym 23340 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 23342 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23343 $PACKER_VCC_NET
.sym 23344 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23346 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 23348 $PACKER_VCC_NET
.sym 23349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23350 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 23352 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 23354 $PACKER_VCC_NET
.sym 23355 soc.cpu.timer[4]
.sym 23356 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 23358 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 23360 $PACKER_VCC_NET
.sym 23361 soc.cpu.timer[5]
.sym 23362 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 23364 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 23366 $PACKER_VCC_NET
.sym 23367 soc.cpu.timer[6]
.sym 23368 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 23370 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23372 soc.cpu.timer[7]
.sym 23373 $PACKER_VCC_NET
.sym 23374 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 23388 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 23389 soc.cpu.cpuregs_rs1[28]
.sym 23390 iomem_wdata[24]
.sym 23391 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 23392 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 23393 iomem_addr[11]
.sym 23394 $PACKER_VCC_NET
.sym 23396 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 23397 soc.cpu.timer[4]
.sym 23399 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 23400 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 23401 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 23402 soc.cpu.timer[18]
.sym 23403 soc.cpu.timer[5]
.sym 23404 soc.cpu.timer[19]
.sym 23405 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 23407 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 23408 iomem_addr[16]
.sym 23409 soc.cpu.cpu_state[2]
.sym 23410 soc.cpu.cpu_state[2]
.sym 23413 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 23414 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23420 $PACKER_VCC_NET
.sym 23421 soc.cpu.timer[13]
.sym 23423 soc.cpu.timer[12]
.sym 23425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23427 soc.cpu.timer[9]
.sym 23428 $PACKER_VCC_NET
.sym 23433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23444 soc.cpu.timer[11]
.sym 23445 soc.cpu.timer[15]
.sym 23451 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 23453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23454 $PACKER_VCC_NET
.sym 23455 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23457 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 23459 $PACKER_VCC_NET
.sym 23460 soc.cpu.timer[9]
.sym 23461 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 23463 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 23465 $PACKER_VCC_NET
.sym 23466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23467 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 23469 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 23471 soc.cpu.timer[11]
.sym 23472 $PACKER_VCC_NET
.sym 23473 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 23475 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 23477 $PACKER_VCC_NET
.sym 23478 soc.cpu.timer[12]
.sym 23479 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 23481 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 23483 soc.cpu.timer[13]
.sym 23484 $PACKER_VCC_NET
.sym 23485 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 23487 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 23489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23490 $PACKER_VCC_NET
.sym 23491 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 23493 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 23495 $PACKER_VCC_NET
.sym 23496 soc.cpu.timer[15]
.sym 23497 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 23511 soc.cpu.cpuregs_rs1[27]
.sym 23512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23513 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 23514 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 23515 soc.cpu.timer[13]
.sym 23516 soc.cpu.irq_pending[0]
.sym 23517 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 23518 iomem_wdata[17]
.sym 23519 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 23520 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23522 iomem_wdata[20]
.sym 23523 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 23524 iomem_wdata[14]
.sym 23525 soc.cpu.timer[31]
.sym 23526 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 23527 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23528 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23529 soc.simpleuart.recv_state[2]
.sym 23532 $PACKER_VCC_NET
.sym 23533 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 23535 soc.simpleuart.recv_state[3]
.sym 23536 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 23537 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 23560 soc.cpu.timer[17]
.sym 23561 $PACKER_VCC_NET
.sym 23562 soc.cpu.timer[18]
.sym 23564 soc.cpu.timer[19]
.sym 23567 soc.cpu.timer[16]
.sym 23568 soc.cpu.timer[20]
.sym 23569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23571 $PACKER_VCC_NET
.sym 23572 soc.cpu.timer[21]
.sym 23573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 23574 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 23576 $PACKER_VCC_NET
.sym 23577 soc.cpu.timer[16]
.sym 23578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 23580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 23582 soc.cpu.timer[17]
.sym 23583 $PACKER_VCC_NET
.sym 23584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 23586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 23588 $PACKER_VCC_NET
.sym 23589 soc.cpu.timer[18]
.sym 23590 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 23592 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 23594 soc.cpu.timer[19]
.sym 23595 $PACKER_VCC_NET
.sym 23596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 23598 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 23600 soc.cpu.timer[20]
.sym 23601 $PACKER_VCC_NET
.sym 23602 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 23604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 23606 $PACKER_VCC_NET
.sym 23607 soc.cpu.timer[21]
.sym 23608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 23610 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 23612 $PACKER_VCC_NET
.sym 23613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 23614 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 23616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 23618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23619 $PACKER_VCC_NET
.sym 23620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 23634 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 23635 soc.cpu.cpuregs_rs1[18]
.sym 23636 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 23637 soc.cpu.cpuregs_rs1[6]
.sym 23638 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 23639 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23640 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 23641 soc.cpu.alu_out_q[2]
.sym 23645 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 23646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23647 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 23648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 23649 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23650 soc.cpu.instr_rdinstr
.sym 23651 soc.cpu.cpuregs_rs1[12]
.sym 23652 soc.cpu.alu_out_q[4]
.sym 23653 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 23654 soc.cpu.timer[20]
.sym 23655 soc.cpu.instr_rdcycleh
.sym 23656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23657 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 23658 soc.cpu.timer[21]
.sym 23659 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 23660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 23665 $PACKER_VCC_NET
.sym 23667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23673 $PACKER_VCC_NET
.sym 23681 soc.cpu.timer[28]
.sym 23682 soc.cpu.timer[24]
.sym 23684 soc.cpu.timer[30]
.sym 23685 soc.cpu.timer[31]
.sym 23687 soc.cpu.timer[27]
.sym 23690 soc.cpu.timer[29]
.sym 23694 soc.cpu.timer[25]
.sym 23697 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 23699 soc.cpu.timer[24]
.sym 23700 $PACKER_VCC_NET
.sym 23701 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 23703 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 23705 soc.cpu.timer[25]
.sym 23706 $PACKER_VCC_NET
.sym 23707 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 23709 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 23711 $PACKER_VCC_NET
.sym 23712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23713 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 23715 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 23717 soc.cpu.timer[27]
.sym 23718 $PACKER_VCC_NET
.sym 23719 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 23721 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 23723 $PACKER_VCC_NET
.sym 23724 soc.cpu.timer[28]
.sym 23725 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 23727 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 23729 soc.cpu.timer[29]
.sym 23730 $PACKER_VCC_NET
.sym 23731 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 23733 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 23735 soc.cpu.timer[30]
.sym 23736 $PACKER_VCC_NET
.sym 23737 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 23740 $PACKER_VCC_NET
.sym 23741 soc.cpu.timer[31]
.sym 23743 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 23757 soc.cpu.cpuregs_rs1[29]
.sym 23758 soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 23759 soc.cpu.pcpi_rs2[30]
.sym 23765 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 23767 soc.cpu.mem_la_wdata[2]
.sym 23770 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 23771 soc.cpu.timer[17]
.sym 23772 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 23773 soc.cpu.cpuregs_rs1[1]
.sym 23775 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 23776 soc.cpu.timer[29]
.sym 23777 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23779 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 23780 soc.cpu.timer[25]
.sym 23781 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 23788 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 23789 soc.simpleuart.recv_state[1]
.sym 23790 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 23791 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 23792 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 23793 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 23794 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 23795 soc.cpu.count_cycle[32]
.sym 23796 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 23797 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 23798 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 23799 UART_RX_SB_LUT4_I1_O
.sym 23800 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 23801 soc.simpleuart.recv_state[2]
.sym 23802 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 23803 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 23804 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 23805 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 23807 soc.simpleuart.recv_state[3]
.sym 23808 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 23809 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23810 soc.cpu.instr_rdinstr
.sym 23811 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 23813 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 23814 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 23815 soc.cpu.instr_rdcycleh
.sym 23816 soc.cpu.count_instr[0]
.sym 23817 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 23819 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 23821 soc.simpleuart.recv_state[2]
.sym 23822 soc.simpleuart.recv_state[1]
.sym 23823 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 23824 soc.simpleuart.recv_state[3]
.sym 23833 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 23834 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 23835 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 23836 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 23839 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 23840 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 23841 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 23842 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 23845 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 23846 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 23847 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 23848 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 23851 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 23852 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 23853 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 23854 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 23857 soc.cpu.instr_rdinstr
.sym 23858 soc.cpu.count_cycle[32]
.sym 23859 soc.cpu.instr_rdcycleh
.sym 23860 soc.cpu.count_instr[0]
.sym 23863 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23864 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 23865 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 23866 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 23867 UART_RX_SB_LUT4_I1_O
.sym 23868 clk$SB_IO_IN_$glb_clk
.sym 23869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23880 soc.cpu.timer[19]
.sym 23881 soc.cpu.cpuregs_rs1[20]
.sym 23882 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 23883 soc.cpu.count_cycle[18]
.sym 23884 iomem_addr[10]
.sym 23885 iomem_wdata[17]
.sym 23886 soc.cpu.count_instr[5]
.sym 23887 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 23889 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 23891 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 23892 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 23894 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 23895 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 23896 soc.cpu.timer[21]
.sym 23897 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 23898 soc.cpu.timer[18]
.sym 23899 iomem_addr[16]
.sym 23900 soc.cpu.timer[19]
.sym 23901 soc.cpu.cpu_state[2]
.sym 23903 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 23904 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 23905 soc.cpu.decoded_imm[2]
.sym 23917 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23918 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 23920 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23921 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 23923 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 23925 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23930 soc.cpu.cpuregs_rs1[18]
.sym 23934 soc.cpu.cpuregs_rs1[20]
.sym 23938 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23940 soc.cpu.cpuregs_rs1[29]
.sym 23942 soc.cpu.cpuregs_rs1[21]
.sym 23944 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23945 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23946 soc.cpu.cpuregs_rs1[29]
.sym 23947 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 23962 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 23963 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23964 soc.cpu.cpuregs_rs1[20]
.sym 23965 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23974 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 23975 soc.cpu.cpuregs_rs1[21]
.sym 23976 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23977 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23980 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23981 soc.cpu.cpuregs_rs1[18]
.sym 23982 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23983 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 23992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24002 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 24003 soc.cpu.cpuregs_rs1[19]
.sym 24004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24005 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 24006 soc.cpu.is_lui_auipc_jal
.sym 24008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 24009 soc.cpu.count_instr[13]
.sym 24010 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 24012 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 24014 iomem_addr[8]
.sym 24019 soc.cpu.cpuregs_raddr2[2]
.sym 24020 $PACKER_VCC_NET
.sym 24021 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24023 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24024 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24025 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 24027 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 24028 soc.cpu.timer[31]
.sym 24034 soc.cpu.timer[29]
.sym 24035 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24037 soc.cpu.timer[31]
.sym 24038 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 24039 soc.cpu.timer[21]
.sym 24040 soc.cpu.timer[30]
.sym 24042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 24043 soc.cpu.timer[17]
.sym 24044 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 24045 soc.cpu.timer[20]
.sym 24047 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 24048 soc.cpu.timer[18]
.sym 24050 soc.cpu.timer[25]
.sym 24051 soc.cpu.timer[28]
.sym 24052 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 24053 soc.cpu.timer[24]
.sym 24054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 24057 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24058 soc.cpu.decoded_imm[1]
.sym 24059 soc.cpu.timer[16]
.sym 24060 soc.cpu.timer[19]
.sym 24062 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24063 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 24065 soc.cpu.timer[27]
.sym 24073 soc.cpu.timer[21]
.sym 24074 soc.cpu.timer[20]
.sym 24075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 24076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 24079 soc.cpu.timer[27]
.sym 24080 soc.cpu.timer[24]
.sym 24081 soc.cpu.timer[25]
.sym 24082 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24091 soc.cpu.timer[30]
.sym 24092 soc.cpu.timer[31]
.sym 24093 soc.cpu.timer[29]
.sym 24094 soc.cpu.timer[28]
.sym 24097 soc.cpu.timer[19]
.sym 24098 soc.cpu.timer[16]
.sym 24099 soc.cpu.timer[18]
.sym 24100 soc.cpu.timer[17]
.sym 24104 soc.cpu.decoded_imm[1]
.sym 24105 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 24106 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24109 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 24110 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 24111 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24112 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 24113 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24126 soc.cpu.timer[31]
.sym 24127 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24133 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 24136 soc.cpu.timer[30]
.sym 24138 soc.cpu.count_instr[16]
.sym 24139 soc.cpu.trap_SB_LUT4_I2_O
.sym 24140 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 24141 soc.cpu.instr_rdinstr
.sym 24142 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 24143 soc.cpu.count_cycle[29]
.sym 24144 soc.cpu.cpuregs_raddr2[4]
.sym 24145 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 24146 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 24147 soc.cpu.instr_rdcycleh
.sym 24148 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24149 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24150 soc.cpu.cpuregs_rs1[12]
.sym 24151 soc.cpu.count_cycle[57]
.sym 24157 soc.cpu.instr_rdinstr
.sym 24158 soc.cpu.count_cycle[61]
.sym 24159 soc.cpu.count_cycle[29]
.sym 24162 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24163 soc.cpu.instr_rdcycleh
.sym 24164 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24167 soc.cpu.count_instr[29]
.sym 24168 soc.cpu.count_cycle[25]
.sym 24172 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 24173 soc.cpu.cpuregs_rs1[23]
.sym 24174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24175 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24176 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 24178 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24179 soc.cpu.cpuregs_raddr2[2]
.sym 24180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24181 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24183 soc.cpu.cpuregs_rs1[31]
.sym 24184 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24185 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 24186 soc.cpu.count_instr[25]
.sym 24190 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24191 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24192 soc.cpu.cpuregs_rs1[23]
.sym 24193 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24197 soc.cpu.count_cycle[25]
.sym 24198 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24202 soc.cpu.count_instr[25]
.sym 24203 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 24204 soc.cpu.instr_rdinstr
.sym 24205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24208 soc.cpu.cpuregs_rs1[31]
.sym 24209 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24210 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 24211 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24214 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 24216 soc.cpu.cpuregs_raddr2[2]
.sym 24217 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24227 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24228 soc.cpu.count_cycle[29]
.sym 24229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24232 soc.cpu.count_instr[29]
.sym 24233 soc.cpu.instr_rdinstr
.sym 24234 soc.cpu.count_cycle[61]
.sym 24235 soc.cpu.instr_rdcycleh
.sym 24237 clk$SB_IO_IN_$glb_clk
.sym 24238 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24249 soc.cpu.cpuregs_raddr2[1]
.sym 24250 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 24251 soc.cpu.count_cycle[31]
.sym 24252 soc.cpu.pcpi_rs2[27]
.sym 24254 soc.cpu.count_cycle[25]
.sym 24255 soc.cpu.count_instr[29]
.sym 24258 iomem_addr[15]
.sym 24259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 24261 soc.cpu.count_instr[24]
.sym 24262 soc.cpu.count_cycle[61]
.sym 24263 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 24264 soc.cpu.timer[25]
.sym 24265 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 24266 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 24267 soc.cpu.timer[17]
.sym 24268 soc.cpu.timer[29]
.sym 24269 soc.cpu.cpuregs_rs1[1]
.sym 24271 soc.cpu.count_instr[18]
.sym 24272 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 24273 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 24274 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 24281 soc.cpu.count_cycle[50]
.sym 24285 soc.cpu.pcpi_rs2[24]
.sym 24286 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 24290 soc.cpu.cpuregs_raddr2[3]
.sym 24291 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24292 soc.cpu.instr_rdinstrh
.sym 24293 soc.cpu.instr_rdinstr
.sym 24295 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 24296 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24297 soc.cpu.count_instr[18]
.sym 24300 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 24301 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 24302 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 24303 soc.cpu.count_instr[57]
.sym 24304 soc.cpu.cpuregs_raddr2[4]
.sym 24306 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 24307 soc.cpu.instr_rdcycleh
.sym 24309 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 24310 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 24311 soc.cpu.count_cycle[57]
.sym 24313 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 24314 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 24315 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 24316 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 24319 soc.cpu.instr_rdinstrh
.sym 24320 soc.cpu.instr_rdcycleh
.sym 24321 soc.cpu.count_instr[57]
.sym 24322 soc.cpu.count_cycle[57]
.sym 24331 soc.cpu.count_instr[18]
.sym 24332 soc.cpu.instr_rdinstr
.sym 24333 soc.cpu.count_cycle[50]
.sym 24334 soc.cpu.instr_rdcycleh
.sym 24337 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24338 soc.cpu.cpuregs_raddr2[3]
.sym 24339 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 24343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 24344 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 24345 soc.cpu.pcpi_rs2[24]
.sym 24346 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24355 soc.cpu.cpuregs_raddr2[4]
.sym 24356 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 24358 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24372 soc.cpu.timer[24]
.sym 24373 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 24374 soc.cpu.count_instr[36]
.sym 24375 soc.cpu.count_cycle[50]
.sym 24376 iomem_addr[12]
.sym 24378 soc.cpu.count_instr[37]
.sym 24379 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24380 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 24381 soc.cpu.count_cycle[26]
.sym 24382 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 24383 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 24385 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 24386 soc.cpu.timer[18]
.sym 24388 soc.cpu.cpu_state[2]
.sym 24389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24390 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 24391 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 24392 soc.cpu.timer[19]
.sym 24393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 24394 soc.cpu.count_instr[26]
.sym 24395 soc.cpu.count_instr[63]
.sym 24396 soc.cpu.timer[21]
.sym 24397 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 24405 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24406 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 24410 soc.cpu.cpuregs_rs1[22]
.sym 24411 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24413 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24415 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 24416 soc.cpu.cpuregs_rs1[25]
.sym 24418 soc.cpu.cpuregs_rs1[16]
.sym 24419 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24420 soc.cpu.cpuregs_rs1[27]
.sym 24421 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 24422 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 24424 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24425 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 24426 soc.cpu.cpuregs_rs1[24]
.sym 24428 soc.cpu.cpuregs_rs1[19]
.sym 24431 soc.cpu.cpuregs_rs1[26]
.sym 24432 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24433 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 24434 soc.cpu.cpuregs_rs1[28]
.sym 24436 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24437 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24438 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24439 soc.cpu.cpuregs_rs1[22]
.sym 24442 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 24443 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24444 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24445 soc.cpu.cpuregs_rs1[16]
.sym 24448 soc.cpu.cpuregs_rs1[28]
.sym 24449 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 24450 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24451 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24454 soc.cpu.cpuregs_rs1[24]
.sym 24455 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24456 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24457 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24460 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24461 soc.cpu.cpuregs_rs1[26]
.sym 24462 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 24463 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24466 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24467 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 24468 soc.cpu.cpuregs_rs1[27]
.sym 24469 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24472 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24473 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 24474 soc.cpu.cpuregs_rs1[25]
.sym 24475 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24478 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24479 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24480 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 24481 soc.cpu.cpuregs_rs1[19]
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24484 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24495 soc.cpu.timer[30]
.sym 24496 soc.cpu.pcpi_rs2[27]
.sym 24498 soc.cpu.count_cycle[58]
.sym 24501 soc.cpu.timer[16]
.sym 24504 soc.cpu.cpuregs_rs1[25]
.sym 24507 soc.cpu.count_instr[40]
.sym 24511 soc.cpu.cpuregs_raddr2[0]
.sym 24512 soc.cpu.cpuregs_rs1[24]
.sym 24513 $PACKER_VCC_NET
.sym 24516 soc.cpu.timer[27]
.sym 24517 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24518 soc.cpu.timer[25]
.sym 24519 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 24520 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 24527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24528 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24530 soc.cpu.count_instr[50]
.sym 24531 soc.cpu.count_cycle[31]
.sym 24532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 24533 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24535 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 24536 soc.cpu.cpuregs_rs1[17]
.sym 24538 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24539 soc.cpu.instr_rdinstrh
.sym 24540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 24541 soc.cpu.count_cycle[63]
.sym 24542 soc.cpu.cpuregs_rs1[30]
.sym 24543 soc.cpu.count_cycle[18]
.sym 24544 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 24545 soc.cpu.count_instr[31]
.sym 24547 soc.cpu.instr_rdinstr
.sym 24549 soc.cpu.instr_maskirq
.sym 24550 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 24551 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 24553 soc.cpu.instr_rdcycleh
.sym 24555 soc.cpu.count_instr[63]
.sym 24556 soc.cpu.timer[21]
.sym 24557 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24559 soc.cpu.instr_rdinstrh
.sym 24560 soc.cpu.instr_rdinstr
.sym 24561 soc.cpu.count_instr[63]
.sym 24562 soc.cpu.count_instr[31]
.sym 24565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24566 soc.cpu.instr_rdcycleh
.sym 24568 soc.cpu.count_cycle[63]
.sym 24571 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 24572 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24573 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24574 soc.cpu.cpuregs_rs1[17]
.sym 24577 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24578 soc.cpu.cpuregs_rs1[30]
.sym 24579 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 24583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 24584 soc.cpu.instr_maskirq
.sym 24585 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24586 soc.cpu.count_cycle[18]
.sym 24589 soc.cpu.count_cycle[31]
.sym 24590 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24592 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 24595 soc.cpu.instr_rdinstrh
.sym 24596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 24597 soc.cpu.count_instr[50]
.sym 24601 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 24603 soc.cpu.timer[21]
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24607 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24619 soc.cpu.cpuregs_rs1[21]
.sym 24622 soc.cpu.cpuregs_rs1[17]
.sym 24626 soc.cpu.count_instr[54]
.sym 24629 soc.cpu.count_cycle[63]
.sym 24630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 24632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24633 soc.cpu.instr_rdinstr
.sym 24634 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 24635 soc.cpu.instr_maskirq
.sym 24636 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 24637 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 24638 soc.cpu.reg_pc[12]
.sym 24639 soc.cpu.instr_rdcycleh
.sym 24642 soc.cpu.cpuregs_rs1[12]
.sym 24643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24649 soc.cpu.instr_rdinstr
.sym 24651 soc.cpu.count_instr[61]
.sym 24653 soc.cpu.count_instr[58]
.sym 24654 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 24655 soc.cpu.decoded_imm[0]
.sym 24657 soc.cpu.count_cycle[26]
.sym 24658 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24659 soc.cpu.timer[17]
.sym 24662 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24663 soc.cpu.instr_rdcycleh
.sym 24666 soc.cpu.count_instr[26]
.sym 24668 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 24670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24673 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 24674 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 24676 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 24677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24679 soc.cpu.instr_rdinstrh
.sym 24680 soc.cpu.count_cycle[58]
.sym 24688 soc.cpu.instr_rdinstrh
.sym 24689 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 24690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24691 soc.cpu.count_instr[61]
.sym 24695 soc.cpu.timer[17]
.sym 24697 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 24706 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24707 soc.cpu.count_cycle[26]
.sym 24708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 24709 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 24712 soc.cpu.count_instr[26]
.sym 24713 soc.cpu.instr_rdinstr
.sym 24714 soc.cpu.instr_rdinstrh
.sym 24715 soc.cpu.count_instr[58]
.sym 24719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 24720 soc.cpu.count_cycle[58]
.sym 24721 soc.cpu.instr_rdcycleh
.sym 24725 soc.cpu.decoded_imm[0]
.sym 24726 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 24727 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24728 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24742 soc.cpu.cpuregs_rs1[26]
.sym 24747 soc.cpu.pcpi_rs2[26]
.sym 24748 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 24749 soc.cpu.irq_pending[1]
.sym 24750 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 24751 soc.cpu.decoded_imm[0]
.sym 24752 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 24754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24755 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 24756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24757 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 24758 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 24759 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 24760 soc.cpu.timer[29]
.sym 24761 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 24763 soc.cpu.cpuregs_rs1[10]
.sym 24764 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 24765 soc.cpu.cpuregs_rs1[1]
.sym 24766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 24772 soc.cpu.is_lui_auipc_jal
.sym 24774 soc.cpu.cpuregs_rs1[10]
.sym 24777 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 24778 soc.cpu.cpuregs_wrdata[12]
.sym 24780 soc.cpu.is_lui_auipc_jal
.sym 24781 soc.cpu.timer[28]
.sym 24783 soc.cpu.cpuregs_raddr2[0]
.sym 24784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24785 soc.cpu.cpuregs_rs1[12]
.sym 24790 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24794 soc.cpu.reg_pc[10]
.sym 24796 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 24798 soc.cpu.reg_pc[12]
.sym 24802 soc.cpu.cpuregs_raddr2[1]
.sym 24803 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 24805 soc.cpu.reg_pc[10]
.sym 24806 soc.cpu.is_lui_auipc_jal
.sym 24807 soc.cpu.cpuregs_rs1[10]
.sym 24808 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24817 soc.cpu.cpuregs_wrdata[12]
.sym 24829 soc.cpu.cpuregs_rs1[12]
.sym 24830 soc.cpu.reg_pc[12]
.sym 24831 soc.cpu.is_lui_auipc_jal
.sym 24832 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24836 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 24837 soc.cpu.cpuregs_raddr2[1]
.sym 24838 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24843 soc.cpu.timer[28]
.sym 24844 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 24848 soc.cpu.cpuregs_raddr2[0]
.sym 24849 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 24850 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 24852 clk$SB_IO_IN_$glb_clk
.sym 24865 soc.cpu.cpuregs_rs1[28]
.sym 24866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24867 soc.cpu.reg_next_pc[0]
.sym 24869 soc.cpu.cpu_state[0]
.sym 24870 soc.cpu.alu_out_q[0]
.sym 24871 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24872 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24874 soc.cpu.irq_mask[2]
.sym 24875 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 24876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24877 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 24878 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 24879 soc.cpu.cpu_state[2]
.sym 24880 soc.cpu.reg_pc[10]
.sym 24881 soc.cpu.alu_out_q[20]
.sym 24882 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 24883 soc.cpu.timer[18]
.sym 24884 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 24885 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 24886 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 24887 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 24888 soc.cpu.reg_pc[13]
.sym 24889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24895 soc.cpu.reg_pc[13]
.sym 24897 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 24898 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 24899 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 24900 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 24902 soc.cpu.decoded_imm[6]
.sym 24903 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 24905 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 24906 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 24907 soc.cpu.cpuregs_rs1[13]
.sym 24908 soc.cpu.is_lui_auipc_jal
.sym 24909 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24911 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 24912 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 24913 soc.cpu.decoded_imm[12]
.sym 24914 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 24915 soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 24916 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24917 soc.cpu.cpuregs_raddr2[2]
.sym 24918 soc.cpu.cpuregs_raddr2[4]
.sym 24919 soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 24920 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 24921 soc.cpu.cpuregs_raddr2[3]
.sym 24922 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 24924 soc.cpu.cpuregs_raddr2[1]
.sym 24925 soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 24926 soc.cpu.cpuregs_raddr2[0]
.sym 24928 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 24929 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 24930 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 24931 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 24934 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 24935 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 24936 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 24937 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 24941 soc.cpu.decoded_imm[6]
.sym 24942 soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 24943 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24946 soc.cpu.cpuregs_rs1[13]
.sym 24947 soc.cpu.reg_pc[13]
.sym 24948 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24949 soc.cpu.is_lui_auipc_jal
.sym 24952 soc.cpu.cpuregs_raddr2[1]
.sym 24953 soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 24954 soc.cpu.cpuregs_raddr2[0]
.sym 24958 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 24959 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 24960 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 24961 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 24965 soc.cpu.cpuregs_raddr2[3]
.sym 24966 soc.cpu.cpuregs_raddr2[2]
.sym 24967 soc.cpu.cpuregs_raddr2[4]
.sym 24970 soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 24971 soc.cpu.decoded_imm[12]
.sym 24972 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24974 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24977 soc.cpu.cpuregs.regs.1.0_RDATA[0]
.sym 24978 soc.cpu.cpuregs.regs.1.0_RDATA_1[0]
.sym 24979 soc.cpu.cpuregs.regs.1.0_RDATA_2[0]
.sym 24980 soc.cpu.cpuregs.regs.1.0_RDATA_3[0]
.sym 24981 soc.cpu.cpuregs.regs.1.0_RDATA_4[0]
.sym 24982 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 24983 soc.cpu.cpuregs.regs.1.0_RDATA_6[0]
.sym 24984 soc.cpu.cpuregs.regs.1.0_RDATA_7[0]
.sym 24985 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 24987 soc.cpu.cpuregs_rs1[27]
.sym 24989 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 24990 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 24991 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 24993 soc.cpu.is_lui_auipc_jal
.sym 24994 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 24996 soc.cpu.decoded_imm[5]
.sym 24997 soc.cpu.cpuregs_rs1[2]
.sym 24998 soc.cpu.decoded_imm[11]
.sym 24999 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 25000 soc.cpu.latched_store
.sym 25001 $PACKER_VCC_NET
.sym 25002 soc.cpu.do_waitirq
.sym 25003 soc.cpu.cpuregs_raddr2[2]
.sym 25004 soc.cpu.cpuregs_rs1[24]
.sym 25005 $PACKER_VCC_NET
.sym 25006 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25007 soc.cpu.cpuregs_wrdata[3]
.sym 25008 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 25009 soc.cpu.timer[27]
.sym 25010 soc.cpu.timer[25]
.sym 25011 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 25012 soc.cpu.cpuregs_raddr2[0]
.sym 25018 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 25019 soc.cpu.decoded_imm[10]
.sym 25020 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 25021 soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 25022 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25025 soc.cpu.decoded_imm[8]
.sym 25028 soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 25029 soc.cpu.decoded_imm[9]
.sym 25030 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25032 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 25033 soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 25034 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25036 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 25037 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25039 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25041 soc.cpu.cpuregs.regs.1.0_RDATA_7[0]
.sym 25042 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 25043 soc.cpu.decoded_imm[15]
.sym 25044 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 25045 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25046 soc.cpu.cpuregs.regs.1.0_RDATA_4[0]
.sym 25047 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 25049 soc.cpu.cpuregs.regs.1.0_RDATA_15[1]
.sym 25051 soc.cpu.decoded_imm[9]
.sym 25052 soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 25053 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25058 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25059 soc.cpu.decoded_imm[10]
.sym 25060 soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 25063 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 25064 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25065 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 25066 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25070 soc.cpu.decoded_imm[15]
.sym 25071 soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 25072 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25075 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25076 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 25077 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25078 soc.cpu.cpuregs.regs.1.0_RDATA_4[0]
.sym 25081 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 25082 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25083 soc.cpu.cpuregs.regs.1.0_RDATA_7[0]
.sym 25084 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25087 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25088 soc.cpu.decoded_imm[8]
.sym 25089 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 25093 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 25094 soc.cpu.cpuregs.regs.1.0_RDATA_15[1]
.sym 25095 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25096 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25097 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 25098 clk$SB_IO_IN_$glb_clk
.sym 25100 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 25101 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 25102 soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.sym 25103 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 25104 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 25105 soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
.sym 25106 soc.cpu.cpuregs.regs.1.0_RDATA_14[0]
.sym 25107 soc.cpu.cpuregs.regs.1.0_RDATA_15[1]
.sym 25110 soc.cpu.irq_mask[28]
.sym 25111 soc.cpu.cpuregs_rs1[18]
.sym 25112 soc.cpu.cpuregs_rs1[6]
.sym 25113 soc.cpu.decoded_imm[11]
.sym 25114 UART_RX_SB_LUT4_I1_I0[3]
.sym 25115 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 25116 soc.cpu.cpuregs_rs1[22]
.sym 25118 soc.cpu.cpuregs_wrdata[3]
.sym 25119 soc.cpu.latched_is_lb
.sym 25120 soc.cpu.decoded_imm[14]
.sym 25121 soc.cpu.decoded_imm[8]
.sym 25123 soc.cpu.decoded_imm[7]
.sym 25124 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25125 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25126 soc.cpu.instr_rdcycleh
.sym 25127 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 25128 soc.cpu.cpuregs_waddr[2]
.sym 25129 soc.cpu.instr_rdinstr
.sym 25130 soc.cpu.cpuregs_waddr[0]
.sym 25131 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 25132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25133 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 25134 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 25135 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 25141 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 25142 soc.cpu.instr_retirq
.sym 25143 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 25145 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 25149 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25150 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25151 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 25153 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 25155 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 25156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 25157 soc.cpu.cpuregs.regs.0.0_RDATA[0]
.sym 25158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 25159 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 25162 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25163 soc.cpu.timer[31]
.sym 25164 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 25165 soc.cpu.instr_maskirq
.sym 25166 soc.cpu.cpuregs_rs1[31]
.sym 25168 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 25170 soc.cpu.irq_mask[31]
.sym 25171 soc.cpu.cpuregs.regs.0.0_RDATA_6[0]
.sym 25172 soc.cpu.cpuregs.regs.0.0_RDATA_7[0]
.sym 25174 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 25175 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 25176 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25177 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25180 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25181 soc.cpu.timer[31]
.sym 25182 soc.cpu.instr_maskirq
.sym 25183 soc.cpu.irq_mask[31]
.sym 25186 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25187 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25188 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 25189 soc.cpu.cpuregs.regs.0.0_RDATA_6[0]
.sym 25192 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 25193 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25194 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25195 soc.cpu.cpuregs.regs.0.0_RDATA[0]
.sym 25198 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25199 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 25200 soc.cpu.cpuregs.regs.0.0_RDATA_7[0]
.sym 25201 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25204 soc.cpu.instr_retirq
.sym 25205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 25206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 25207 soc.cpu.cpuregs_rs1[31]
.sym 25210 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 25216 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 25217 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25218 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25219 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25222 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 25223 soc.cpu.cpuregs.regs.0.0_RDATA[0]
.sym 25224 soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
.sym 25225 soc.cpu.cpuregs.regs.0.0_RDATA_2[0]
.sym 25226 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 25227 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 25228 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 25229 soc.cpu.cpuregs.regs.0.0_RDATA_6[0]
.sym 25230 soc.cpu.cpuregs.regs.0.0_RDATA_7[0]
.sym 25233 soc.cpu.cpuregs_rs1[29]
.sym 25237 soc.cpu.cpuregs_wrdata[8]
.sym 25238 soc.cpu.cpuregs_wrdata[12]
.sym 25239 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 25240 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25242 soc.cpu.decoded_imm[12]
.sym 25243 soc.cpu.cpuregs_wrdata[10]
.sym 25244 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 25245 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 25246 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 25247 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 25248 soc.cpu.reg_pc[19]
.sym 25249 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25250 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25251 soc.cpu.instr_maskirq
.sym 25252 soc.cpu.timer[29]
.sym 25253 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 25255 soc.cpu.cpuregs_waddr[1]
.sym 25256 soc.cpu.cpuregs_wrdata[9]
.sym 25258 soc.cpu.alu_out_q[26]
.sym 25264 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 25265 soc.cpu.instr_rdcycleh
.sym 25266 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25267 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25268 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 25269 soc.cpu.instr_maskirq
.sym 25270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 25271 soc.cpu.instr_rdinstrh
.sym 25272 soc.cpu.reg_pc[19]
.sym 25273 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 25275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 25276 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 25277 soc.cpu.cpuregs_rs1[25]
.sym 25278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 25279 soc.cpu.is_lui_auipc_jal
.sym 25280 soc.cpu.timer[25]
.sym 25281 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 25282 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 25283 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 25285 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 25286 soc.cpu.cpuregs_rs1[19]
.sym 25287 soc.cpu.cpu_state[4]
.sym 25288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25289 soc.cpu.instr_rdinstr
.sym 25290 soc.cpu.instr_retirq
.sym 25291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25292 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]
.sym 25293 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25294 soc.cpu.irq_mask[25]
.sym 25295 soc.cpu.cpu_state[4]
.sym 25297 soc.cpu.timer[25]
.sym 25298 soc.cpu.irq_mask[25]
.sym 25299 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25300 soc.cpu.instr_maskirq
.sym 25303 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 25304 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 25305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 25306 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 25309 soc.cpu.instr_rdinstr
.sym 25310 soc.cpu.instr_rdcycleh
.sym 25312 soc.cpu.instr_rdinstrh
.sym 25315 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 25316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 25317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 25318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 25321 soc.cpu.cpu_state[4]
.sym 25322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 25323 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 25324 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 25327 soc.cpu.instr_retirq
.sym 25328 soc.cpu.cpuregs_rs1[25]
.sym 25329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25333 soc.cpu.cpuregs_rs1[19]
.sym 25334 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25335 soc.cpu.is_lui_auipc_jal
.sym 25336 soc.cpu.reg_pc[19]
.sym 25339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]
.sym 25340 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 25341 soc.cpu.cpu_state[4]
.sym 25342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 25343 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25346 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 25347 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 25348 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 25349 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 25350 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 25351 soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.sym 25352 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 25353 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 25355 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25356 soc.cpu.timer[19]
.sym 25357 soc.cpu.cpuregs_rs1[20]
.sym 25358 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 25359 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 25361 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25362 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25363 soc.cpu.timer[20]
.sym 25364 soc.cpu.cpuregs_rs1[21]
.sym 25367 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 25369 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 25370 soc.cpu.cpuregs_wrdata[2]
.sym 25372 soc.cpu.cpuregs_wrdata[13]
.sym 25373 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 25374 soc.cpu.cpuregs_wrdata[6]
.sym 25375 soc.cpu.timer[18]
.sym 25376 soc.cpu.irq_mask[24]
.sym 25377 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 25378 soc.cpu.cpu_state[2]
.sym 25379 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25380 soc.cpu.irq_mask[25]
.sym 25381 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 25388 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 25389 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 25391 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25392 soc.cpu.mem_rdata_q[24]
.sym 25393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25394 soc.cpu.irq_mask[24]
.sym 25396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25398 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25401 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 25402 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25403 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25405 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25406 soc.cpu.instr_rdcycle
.sym 25407 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 25408 soc.cpu.cpuregs_rs1[29]
.sym 25409 soc.cpu.timer[24]
.sym 25410 soc.cpu.cpuregs_rs1[24]
.sym 25411 soc.cpu.instr_maskirq
.sym 25412 soc.cpu.timer[29]
.sym 25413 soc.cpu.irq_mask[29]
.sym 25416 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 25417 soc.cpu.instr_retirq
.sym 25418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25421 soc.cpu.cpuregs_rs1[29]
.sym 25422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25423 soc.cpu.instr_retirq
.sym 25427 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25429 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25433 soc.cpu.cpuregs_rs1[24]
.sym 25434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25435 soc.cpu.instr_retirq
.sym 25438 soc.cpu.mem_rdata_q[24]
.sym 25439 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 25440 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 25441 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25444 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 25445 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 25447 soc.cpu.instr_rdcycle
.sym 25450 soc.cpu.irq_mask[24]
.sym 25451 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25452 soc.cpu.instr_maskirq
.sym 25453 soc.cpu.timer[24]
.sym 25456 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25457 soc.cpu.instr_maskirq
.sym 25458 soc.cpu.timer[29]
.sym 25459 soc.cpu.irq_mask[29]
.sym 25463 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25465 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 25466 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25479 soc.cpu.cpuregs_rs1[19]
.sym 25480 soc.cpu.cpuregs_rs1[30]
.sym 25481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 25482 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25483 soc.cpu.instr_rdinstrh
.sym 25484 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 25485 soc.cpu.cpuregs_wrdata[10]
.sym 25486 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 25487 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25488 soc.cpu.mem_rdata_q[24]
.sym 25489 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 25490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 25491 soc.cpu.decoded_imm[25]
.sym 25492 soc.cpu.decoded_imm[31]
.sym 25493 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 25494 soc.cpu.cpuregs_waddr[4]
.sym 25495 soc.cpu.decoded_imm[29]
.sym 25496 soc.cpu.cpuregs_rs1[24]
.sym 25497 soc.cpu.timer[27]
.sym 25498 $PACKER_VCC_NET
.sym 25499 soc.cpu.irq_mask[29]
.sym 25500 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 25501 soc.cpu.decoded_imm[27]
.sym 25502 soc.cpu.pcpi_rs2[27]
.sym 25503 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25504 soc.cpu.decoded_imm[24]
.sym 25511 soc.cpu.cpuregs_rs1[17]
.sym 25512 soc.cpu.instr_retirq
.sym 25513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 25514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25518 soc.cpu.cpuregs_rs1[18]
.sym 25520 soc.cpu.irq_mask[18]
.sym 25521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25523 soc.cpu.instr_maskirq
.sym 25525 soc.cpu.cpuregs_wrdata[1]
.sym 25526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25527 soc.cpu.irq_mask[28]
.sym 25528 soc.cpu.irq_mask[17]
.sym 25530 soc.cpu.cpuregs_rs1[28]
.sym 25531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25532 soc.cpu.cpuregs_wrdata[13]
.sym 25534 soc.cpu.instr_maskirq
.sym 25535 soc.cpu.timer[18]
.sym 25538 soc.cpu.cpu_state[2]
.sym 25539 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25543 soc.cpu.cpuregs_wrdata[13]
.sym 25549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25550 soc.cpu.instr_retirq
.sym 25551 soc.cpu.cpu_state[2]
.sym 25552 soc.cpu.cpuregs_rs1[28]
.sym 25555 soc.cpu.timer[18]
.sym 25556 soc.cpu.irq_mask[18]
.sym 25557 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25558 soc.cpu.instr_maskirq
.sym 25561 soc.cpu.cpuregs_rs1[17]
.sym 25562 soc.cpu.instr_retirq
.sym 25563 soc.cpu.cpu_state[2]
.sym 25564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25569 soc.cpu.irq_mask[17]
.sym 25570 soc.cpu.instr_maskirq
.sym 25573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 25574 soc.cpu.instr_retirq
.sym 25575 soc.cpu.cpuregs_rs1[18]
.sym 25576 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25579 soc.cpu.instr_maskirq
.sym 25580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25582 soc.cpu.irq_mask[28]
.sym 25586 soc.cpu.cpuregs_wrdata[1]
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25604 soc.cpu.decoded_imm[18]
.sym 25605 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 25608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 25609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 25613 soc.cpu.decoded_imm[19]
.sym 25614 soc.cpu.cpuregs_rs1[18]
.sym 25615 soc.cpu.cpuregs_rs1[17]
.sym 25616 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 25617 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25618 soc.cpu.pcpi_rs2[30]
.sym 25619 soc.cpu.cpuregs_waddr[2]
.sym 25621 soc.cpu.cpuregs_wrdata[21]
.sym 25622 soc.cpu.cpuregs_waddr[0]
.sym 25623 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25625 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 25626 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 25627 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25635 soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O[1]
.sym 25636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 25637 soc.cpu.irq_mask[27]
.sym 25638 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25639 soc.cpu.instr_retirq
.sym 25640 soc.cpu.decoded_imm[26]
.sym 25643 soc.cpu.instr_retirq
.sym 25646 soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O[1]
.sym 25647 soc.cpu.cpu_state[2]
.sym 25648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25649 soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O[1]
.sym 25650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25651 soc.cpu.irq_mask[30]
.sym 25652 soc.cpu.cpuregs_rs1[27]
.sym 25653 soc.cpu.cpuregs_rs1[30]
.sym 25654 soc.cpu.timer[30]
.sym 25656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 25657 soc.cpu.timer[27]
.sym 25660 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 25661 soc.cpu.decoded_imm[27]
.sym 25662 soc.cpu.decoded_imm[30]
.sym 25663 soc.cpu.instr_maskirq
.sym 25664 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25668 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25669 soc.cpu.cpu_state[2]
.sym 25672 soc.cpu.decoded_imm[26]
.sym 25674 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25675 soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O[1]
.sym 25679 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25680 soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O[1]
.sym 25681 soc.cpu.decoded_imm[27]
.sym 25684 soc.cpu.timer[30]
.sym 25685 soc.cpu.irq_mask[30]
.sym 25686 soc.cpu.instr_maskirq
.sym 25687 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25690 soc.cpu.cpuregs_rs1[30]
.sym 25691 soc.cpu.instr_retirq
.sym 25693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 25697 soc.cpu.decoded_imm[30]
.sym 25698 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25699 soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O[1]
.sym 25703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 25704 soc.cpu.irq_mask[27]
.sym 25705 soc.cpu.instr_maskirq
.sym 25708 soc.cpu.timer[27]
.sym 25709 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25710 soc.cpu.cpuregs_rs1[27]
.sym 25711 soc.cpu.instr_retirq
.sym 25712 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25715 soc.cpu.cpuregs.regs.0.1_RDATA[0]
.sym 25716 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 25717 soc.cpu.cpuregs.regs.0.1_RDATA_2[0]
.sym 25718 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 25719 soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
.sym 25720 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 25721 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 25722 soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
.sym 25724 soc.cpu.cpuregs_raddr2[1]
.sym 25728 soc.cpu.decoded_imm[10]
.sym 25729 soc.cpu.instr_retirq
.sym 25731 soc.cpu.instr_retirq
.sym 25733 soc.cpu.irq_mask[27]
.sym 25734 soc.cpu.instr_retirq
.sym 25735 soc.cpu.instr_retirq
.sym 25736 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 25737 soc.cpu.irq_pending[31]
.sym 25738 soc.cpu.cpu_state[2]
.sym 25739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25741 soc.cpu.cpuregs_wrdata[19]
.sym 25743 soc.cpu.cpuregs_rs1[17]
.sym 25744 soc.cpu.irq_mask[19]
.sym 25745 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 25746 soc.cpu.alu_out_q[26]
.sym 25747 soc.cpu.cpuregs_waddr[1]
.sym 25748 soc.cpu.cpuregs_rs1[22]
.sym 25749 soc.cpu.instr_maskirq
.sym 25750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[1]
.sym 25757 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25760 soc.cpu.cpuregs_rs1[25]
.sym 25761 soc.cpu.cpuregs_rs1[17]
.sym 25767 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25769 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25772 soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
.sym 25773 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 25774 soc.cpu.cpuregs.regs.0.1_RDATA_2[0]
.sym 25775 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 25776 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 25777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25778 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 25780 soc.cpu.cpuregs.regs.0.1_RDATA[0]
.sym 25782 soc.cpu.cpuregs_rs1[29]
.sym 25784 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 25785 soc.cpu.cpuregs_rs1[26]
.sym 25787 soc.cpu.instr_retirq
.sym 25789 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25790 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25791 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 25792 soc.cpu.cpuregs.regs.0.1_RDATA[0]
.sym 25795 soc.cpu.cpuregs_rs1[17]
.sym 25801 soc.cpu.cpuregs.regs.0.1_RDATA_2[0]
.sym 25802 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25803 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25804 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 25809 soc.cpu.cpuregs_rs1[29]
.sym 25813 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 25814 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25815 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25816 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 25819 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25820 soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
.sym 25821 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 25822 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25825 soc.cpu.cpuregs_rs1[25]
.sym 25831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25832 soc.cpu.cpuregs_rs1[26]
.sym 25833 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25834 soc.cpu.instr_retirq
.sym 25835 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25837 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25838 soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
.sym 25839 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 25840 soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
.sym 25841 soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
.sym 25842 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 25843 soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
.sym 25844 soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
.sym 25845 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 25846 soc.cpu.decoded_imm[22]
.sym 25850 soc.cpu.cpuregs_wrdata[17]
.sym 25851 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 25852 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 25853 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 25855 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 25856 soc.cpu.alu_out_q[23]
.sym 25857 soc.cpu.pcpi_rs2[22]
.sym 25858 soc.cpu.irq_mask[29]
.sym 25859 soc.cpu.cpuregs_wrdata[27]
.sym 25860 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25861 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25862 soc.cpu.cpuregs_wrdata[23]
.sym 25863 soc.cpu.cpuregs_rs1[20]
.sym 25864 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 25865 soc.cpu.irq_mask[29]
.sym 25866 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 25870 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 25871 soc.cpu.irq_mask[25]
.sym 25872 soc.cpu.irq_mask[24]
.sym 25879 soc.cpu.cpuregs_rs1[21]
.sym 25882 soc.cpu.cpuregs_rs1[27]
.sym 25884 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25885 soc.cpu.is_lui_auipc_jal
.sym 25886 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25892 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 25893 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25894 soc.cpu.cpuregs_rs1[19]
.sym 25895 soc.cpu.cpuregs_rs1[26]
.sym 25897 soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
.sym 25899 soc.cpu.cpuregs_rs1[30]
.sym 25900 soc.cpu.instr_retirq
.sym 25901 soc.cpu.timer[19]
.sym 25902 soc.cpu.reg_pc[21]
.sym 25904 soc.cpu.irq_mask[19]
.sym 25905 soc.cpu.irq_mask[26]
.sym 25906 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25907 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 25909 soc.cpu.instr_maskirq
.sym 25912 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 25913 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 25914 soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
.sym 25915 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 25921 soc.cpu.cpuregs_rs1[30]
.sym 25924 soc.cpu.cpuregs_rs1[26]
.sym 25931 soc.cpu.irq_mask[19]
.sym 25932 soc.cpu.instr_maskirq
.sym 25933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 25937 soc.cpu.irq_mask[26]
.sym 25939 soc.cpu.instr_maskirq
.sym 25942 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 25943 soc.cpu.cpuregs_rs1[19]
.sym 25944 soc.cpu.instr_retirq
.sym 25945 soc.cpu.timer[19]
.sym 25949 soc.cpu.cpuregs_rs1[27]
.sym 25954 soc.cpu.reg_pc[21]
.sym 25955 soc.cpu.cpuregs_rs1[21]
.sym 25956 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25957 soc.cpu.is_lui_auipc_jal
.sym 25958 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25961 soc.cpu.cpuregs.regs.1.1_RDATA[0]
.sym 25962 soc.cpu.cpuregs.regs.1.1_RDATA_1[0]
.sym 25963 soc.cpu.cpuregs.regs.1.1_RDATA_2[0]
.sym 25964 soc.cpu.cpuregs.regs.1.1_RDATA_3[0]
.sym 25965 soc.cpu.cpuregs.regs.1.1_RDATA_4[0]
.sym 25966 soc.cpu.cpuregs.regs.1.1_RDATA_5[0]
.sym 25967 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 25968 soc.cpu.cpuregs.regs.1.1_RDATA_7[0]
.sym 25973 soc.cpu.cpuregs_wrdata[25]
.sym 25974 soc.cpu.cpuregs_wrdata[20]
.sym 25975 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 25976 soc.cpu.irq_pending[20]
.sym 25977 soc.cpu.irq_mask[30]
.sym 25978 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 25979 soc.cpu.irq_mask[26]
.sym 25980 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25982 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25983 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25984 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 25985 soc.cpu.cpuregs_waddr[4]
.sym 25986 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25987 soc.cpu.decoded_imm[29]
.sym 25988 soc.cpu.cpuregs_rs1[24]
.sym 25989 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 25990 $PACKER_VCC_NET
.sym 25992 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 25993 soc.cpu.cpuregs_waddr[1]
.sym 25994 soc.cpu.irq_mask[27]
.sym 25996 soc.cpu.cpuregs_wrdata[24]
.sym 26002 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26004 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26005 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 26006 soc.cpu.cpuregs_rs1[18]
.sym 26009 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26010 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 26014 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 26016 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 26017 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 26019 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 26021 soc.cpu.cpuregs.regs.1.1_RDATA_3[0]
.sym 26022 soc.cpu.cpuregs.regs.1.1_RDATA_4[0]
.sym 26023 soc.cpu.cpuregs.regs.1.1_RDATA_13[0]
.sym 26024 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 26025 soc.cpu.cpuregs.regs.1.1_RDATA_7[0]
.sym 26027 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26028 soc.cpu.cpuregs.regs.1.1_RDATA_2[0]
.sym 26029 soc.cpu.cpuregs.regs.1.1_RDATA_11[0]
.sym 26031 soc.cpu.cpuregs.regs.1.1_RDATA_5[0]
.sym 26035 soc.cpu.cpuregs.regs.1.1_RDATA_5[0]
.sym 26036 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26037 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26038 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 26042 soc.cpu.cpuregs_rs1[18]
.sym 26047 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 26048 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26049 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26050 soc.cpu.cpuregs.regs.1.1_RDATA_7[0]
.sym 26053 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26054 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 26055 soc.cpu.cpuregs.regs.1.1_RDATA_2[0]
.sym 26056 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26059 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26060 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 26061 soc.cpu.cpuregs.regs.1.1_RDATA_11[0]
.sym 26062 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26065 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26066 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26067 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 26068 soc.cpu.cpuregs.regs.1.1_RDATA_4[0]
.sym 26071 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26072 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 26073 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26074 soc.cpu.cpuregs.regs.1.1_RDATA_13[0]
.sym 26077 soc.cpu.cpuregs.regs.1.1_RDATA_3[0]
.sym 26078 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26079 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 26080 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26081 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26083 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 26084 soc.cpu.cpuregs.regs.1.1_RDATA_8[0]
.sym 26085 soc.cpu.cpuregs.regs.1.1_RDATA_9[0]
.sym 26086 soc.cpu.cpuregs.regs.1.1_RDATA_10[0]
.sym 26087 soc.cpu.cpuregs.regs.1.1_RDATA_11[0]
.sym 26088 soc.cpu.cpuregs.regs.1.1_RDATA_12[0]
.sym 26089 soc.cpu.cpuregs.regs.1.1_RDATA_13[0]
.sym 26090 soc.cpu.cpuregs.regs.1.1_RDATA_14[0]
.sym 26091 soc.cpu.cpuregs.regs.1.1_RDATA_15[0]
.sym 26096 soc.cpu.cpuregs_rs1[16]
.sym 26097 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 26098 soc.cpu.irq_mask[16]
.sym 26099 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 26100 soc.cpu.irq_mask[18]
.sym 26101 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 26103 soc.cpu.cpuregs_wrdata[25]
.sym 26104 soc.cpu.cpuregs_rs1[22]
.sym 26109 soc.cpu.reg_pc[24]
.sym 26111 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 26112 soc.cpu.cpuregs_wrdata[21]
.sym 26114 soc.cpu.cpuregs_waddr[0]
.sym 26116 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 26118 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26119 soc.cpu.cpuregs_wrdata[31]
.sym 26125 soc.cpu.cpuregs_rs1[28]
.sym 26127 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26129 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26130 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 26132 soc.cpu.cpuregs_rs1[19]
.sym 26133 soc.cpu.reg_pc[24]
.sym 26137 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 26138 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 26139 soc.cpu.cpuregs_rs1[30]
.sym 26140 soc.cpu.cpuregs_rs1[24]
.sym 26141 soc.cpu.cpuregs.regs.1.1_RDATA_8[0]
.sym 26143 soc.cpu.is_lui_auipc_jal
.sym 26144 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26146 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26147 soc.cpu.cpuregs.regs.1.1_RDATA_14[0]
.sym 26151 soc.cpu.cpuregs.regs.1.1_RDATA_10[0]
.sym 26154 soc.cpu.reg_pc[30]
.sym 26158 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26159 soc.cpu.cpuregs.regs.1.1_RDATA_10[0]
.sym 26160 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 26161 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26165 soc.cpu.cpuregs_rs1[24]
.sym 26166 soc.cpu.reg_pc[24]
.sym 26167 soc.cpu.is_lui_auipc_jal
.sym 26170 soc.cpu.reg_pc[30]
.sym 26171 soc.cpu.cpuregs_rs1[30]
.sym 26172 soc.cpu.is_lui_auipc_jal
.sym 26173 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26177 soc.cpu.cpuregs_rs1[28]
.sym 26185 soc.cpu.cpuregs_rs1[19]
.sym 26191 soc.cpu.cpuregs_rs1[24]
.sym 26194 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26195 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 26196 soc.cpu.cpuregs.regs.1.1_RDATA_8[0]
.sym 26197 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26200 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26201 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26202 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 26203 soc.cpu.cpuregs.regs.1.1_RDATA_14[0]
.sym 26204 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26205 clk$SB_IO_IN_$glb_clk
.sym 26206 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 26220 soc.cpu.is_alu_reg_imm
.sym 26221 soc.cpu.irq_mask[24]
.sym 26222 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 26223 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26224 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 26225 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 26227 soc.cpu.irq_mask[28]
.sym 26229 soc.cpu.irq_mask[19]
.sym 26230 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 26231 soc.cpu.cpuregs_wrdata[20]
.sym 26232 soc.cpu.cpuregs_waddr[2]
.sym 26236 soc.cpu.irq_mask[19]
.sym 26248 soc.cpu.cpuregs_rs1[26]
.sym 26251 soc.cpu.cpuregs_wrdata[25]
.sym 26252 soc.cpu.cpuregs_wrdata[28]
.sym 26253 soc.cpu.reg_pc[25]
.sym 26254 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26255 soc.cpu.reg_pc[26]
.sym 26256 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26259 soc.cpu.cpuregs_wrdata[27]
.sym 26260 soc.cpu.cpuregs.regs.1.1_RDATA_12[0]
.sym 26261 soc.cpu.is_lui_auipc_jal
.sym 26266 soc.cpu.cpuregs_wrdata[24]
.sym 26268 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 26270 soc.cpu.cpuregs_rs1[25]
.sym 26276 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 26278 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26279 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 26281 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 26282 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26283 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26284 soc.cpu.cpuregs.regs.1.1_RDATA_12[0]
.sym 26287 soc.cpu.reg_pc[26]
.sym 26288 soc.cpu.cpuregs_rs1[26]
.sym 26289 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26290 soc.cpu.is_lui_auipc_jal
.sym 26293 soc.cpu.cpuregs_rs1[25]
.sym 26294 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 26295 soc.cpu.is_lui_auipc_jal
.sym 26296 soc.cpu.reg_pc[25]
.sym 26300 soc.cpu.cpuregs_wrdata[27]
.sym 26307 soc.cpu.cpuregs_wrdata[28]
.sym 26312 soc.cpu.cpuregs_wrdata[24]
.sym 26317 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 26318 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 26319 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 26320 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 26325 soc.cpu.cpuregs_wrdata[25]
.sym 26328 clk$SB_IO_IN_$glb_clk
.sym 26345 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 26346 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 26347 soc.cpu.cpuregs_wrdata[27]
.sym 26349 soc.cpu.irq_mask[28]
.sym 26351 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 26352 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 26353 soc.cpu.reg_pc[21]
.sym 26356 soc.cpu.is_lui_auipc_jal
.sym 26374 UART_RX_SB_LUT4_I1_I0[3]
.sym 26379 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 26394 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 26417 UART_RX_SB_LUT4_I1_I0[3]
.sym 26419 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 26436 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 26451 clk$SB_IO_IN_$glb_clk
.sym 26461 soc.cpu.reg_pc[28]
.sym 26466 SEG[1]$SB_IO_OUT
.sym 26527 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26528 $PACKER_VCC_NET
.sym 26544 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26548 $PACKER_VCC_NET
.sym 26554 SEG[6]$SB_IO_OUT
.sym 26555 SEG[3]$SB_IO_OUT
.sym 26556 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 26560 SEG[2]$SB_IO_OUT
.sym 26631 iomem_wdata[5]
.sym 26633 iomem_wdata[1]
.sym 26672 iomem_wdata[6]
.sym 26675 soc.simpleuart.recv_state[3]
.sym 26676 $PACKER_VCC_NET
.sym 26677 iomem_addr[16]
.sym 26678 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 26682 soc.simpleuart.recv_state[2]
.sym 26687 soc.memory.rdata_1[14]
.sym 26698 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 26708 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 26710 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 26714 iomem_wdata[1]
.sym 26721 COLHI$SB_IO_OUT
.sym 26723 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 26767 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 26768 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 26769 iomem_wdata[9]
.sym 26770 iomem_wdata[13]
.sym 26771 iomem_wdata[0]
.sym 26772 iomem_wdata[12]
.sym 26773 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 26774 iomem_wdata[8]
.sym 26814 iomem_wdata[15]
.sym 26820 iomem_wdata[5]
.sym 26822 iomem_wdata[0]
.sym 26824 iomem_wdata[28]
.sym 26826 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 26828 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 26830 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 26869 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 26870 soc.simpleuart.send_pattern[3]
.sym 26871 soc.simpleuart.send_pattern[4]
.sym 26872 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 26873 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 26874 UART_TX$SB_IO_OUT
.sym 26875 soc.simpleuart.send_pattern[1]
.sym 26876 soc.simpleuart.send_pattern[2]
.sym 26912 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 26914 iomem_wdata[13]
.sym 26915 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 26916 iomem_wdata[8]
.sym 26917 $PACKER_VCC_NET
.sym 26919 soc.cpu.cpuregs_rs1[1]
.sym 26920 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 26921 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 26922 iomem_wdata[9]
.sym 26923 iomem_wdata[9]
.sym 26924 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 26925 iomem_wdata[13]
.sym 26926 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 26927 iomem_wdata[0]
.sym 26928 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 26929 iomem_wdata[28]
.sym 26930 soc.cpu.is_lui_auipc_jal
.sym 26931 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 26971 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 26972 iomem_wdata[28]
.sym 26973 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 26974 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 26975 iomem_wdata[24]
.sym 26976 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 26977 iomem_wdata[25]
.sym 26978 iomem_wdata[4]
.sym 27013 soc.cpu.timer[5]
.sym 27015 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 27016 soc.cpu.instr_maskirq
.sym 27017 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 27018 soc.cpu.timer[1]
.sym 27021 soc.cpu.cpu_state[2]
.sym 27022 soc.cpu.timer[0]
.sym 27023 iomem_wdata[3]
.sym 27024 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 27025 soc.cpu.cpuregs_rs1[7]
.sym 27026 soc.cpu.cpuregs_rs1[10]
.sym 27028 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27029 soc.cpu.cpuregs_rs1[13]
.sym 27030 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 27031 soc.cpu.timer[13]
.sym 27034 iomem_wdata[2]
.sym 27073 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 27074 soc.cpu.timer[13]
.sym 27075 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 27076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 27077 soc.cpu.timer[9]
.sym 27078 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 27079 soc.cpu.timer[12]
.sym 27080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 27115 soc.cpu.timer[1]
.sym 27116 iomem_wdata[25]
.sym 27117 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 27118 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27119 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 27120 iomem_wdata[4]
.sym 27122 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27124 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 27126 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 27127 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 27128 soc.cpu.instr_retirq
.sym 27129 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 27130 soc.cpu.cpuregs_rs1[11]
.sym 27131 soc.cpu.cpuregs_rs1[3]
.sym 27132 soc.cpu.reg_pc[11]
.sym 27133 soc.cpu.cpuregs_rs1[4]
.sym 27134 soc.cpu.cpuregs_rs1[11]
.sym 27136 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 27137 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 27138 COLHI$SB_IO_OUT
.sym 27175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 27176 soc.cpu.timer[15]
.sym 27177 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 27178 soc.cpu.timer[11]
.sym 27179 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 27180 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 27181 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 27217 $PACKER_VCC_NET
.sym 27218 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 27220 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 27221 soc.cpu.cpuregs_rs1[12]
.sym 27222 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 27223 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 27225 soc.cpu.cpu_state[4]
.sym 27228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]
.sym 27230 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 27231 $PACKER_VCC_NET
.sym 27233 soc.cpu.cpu_state[2]
.sym 27234 soc.cpu.count_instr[34]
.sym 27235 soc.cpu.mem_la_wdata[3]
.sym 27236 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27239 soc.cpu.cpuregs_rs1[9]
.sym 27240 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 27277 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27278 soc.cpu.mem_la_wdata[3]
.sym 27279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27280 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 27281 soc.cpu.instr_rdinstr_SB_LUT4_I1_O[2]
.sym 27282 soc.cpu.instr_retirq_SB_LUT4_I2_O[2]
.sym 27283 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 27284 soc.cpu.mem_la_wdata[2]
.sym 27319 soc.cpu.alu_out_q[7]
.sym 27321 UART_RX_SB_LUT4_I1_I0[3]
.sym 27322 soc.cpu.timer[11]
.sym 27323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 27324 soc.cpu.cpuregs_rs1[1]
.sym 27325 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 27326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 27328 soc.cpu.timer[15]
.sym 27329 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 27330 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27332 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 27333 soc.cpu.is_lui_auipc_jal
.sym 27334 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 27335 soc.cpu.decoded_imm[4]
.sym 27336 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 27337 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 27338 soc.cpu.mem_la_wdata[2]
.sym 27339 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 27340 soc.cpu.is_lui_auipc_jal
.sym 27341 UART_RX_SB_LUT4_I1_I0[3]
.sym 27342 soc.cpu.mem_la_wdata[3]
.sym 27380 soc.cpu.count_instr[1]
.sym 27381 soc.cpu.count_instr[2]
.sym 27382 soc.cpu.count_instr[3]
.sym 27383 soc.cpu.count_instr[4]
.sym 27384 soc.cpu.count_instr[5]
.sym 27385 soc.cpu.count_instr[6]
.sym 27386 soc.cpu.count_instr[7]
.sym 27423 soc.cpu.decoded_imm[2]
.sym 27424 soc.cpu.cpu_state[2]
.sym 27425 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 27426 soc.cpu.alu_out_q[14]
.sym 27427 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 27429 soc.cpu.cpu_state[2]
.sym 27430 soc.cpu.mem_la_wdata[3]
.sym 27431 soc.cpu.cpu_state[4]
.sym 27433 soc.cpu.cpuregs_rs1[7]
.sym 27434 soc.cpu.cpuregs_rs1[10]
.sym 27435 soc.cpu.instr_rdinstr
.sym 27438 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 27439 soc.cpu.count_instr[9]
.sym 27440 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 27441 soc.cpu.cpuregs_rs1[13]
.sym 27442 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 27443 soc.cpu.cpuregs_rs1[8]
.sym 27444 soc.cpu.decoded_imm[3]
.sym 27481 soc.cpu.count_instr[8]
.sym 27482 soc.cpu.count_instr[9]
.sym 27483 soc.cpu.count_instr[10]
.sym 27484 soc.cpu.count_instr[11]
.sym 27485 soc.cpu.count_instr[12]
.sym 27486 soc.cpu.count_instr[13]
.sym 27487 soc.cpu.count_instr[14]
.sym 27488 soc.cpu.count_instr[15]
.sym 27524 soc.cpu.count_instr[6]
.sym 27526 soc.cpu.alu_out_q[13]
.sym 27527 iomem_wdata[19]
.sym 27531 soc.cpu.count_cycle[23]
.sym 27533 iomem_wdata[16]
.sym 27535 soc.cpu.reg_pc[11]
.sym 27536 soc.cpu.instr_retirq
.sym 27537 soc.cpu.cpuregs_rs1[11]
.sym 27540 soc.cpu.count_instr[14]
.sym 27541 soc.cpu.cpuregs_rs1[4]
.sym 27542 soc.cpu.count_instr[41]
.sym 27543 soc.cpu.cpuregs_rs1[3]
.sym 27544 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 27545 soc.cpu.cpuregs_rs1[11]
.sym 27583 soc.cpu.count_instr[16]
.sym 27584 soc.cpu.count_instr[17]
.sym 27585 soc.cpu.count_instr[18]
.sym 27586 soc.cpu.count_instr[19]
.sym 27587 soc.cpu.count_instr[20]
.sym 27588 soc.cpu.count_instr[21]
.sym 27589 soc.cpu.count_instr[22]
.sym 27590 soc.cpu.count_instr[23]
.sym 27622 iomem_wdata[11]
.sym 27624 soc.cpu.decoded_imm[2]
.sym 27625 soc.cpu.instr_rdinstr
.sym 27626 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 27628 soc.cpu.instr_rdcycleh
.sym 27629 soc.cpu.count_cycle[29]
.sym 27631 soc.cpu.cpuregs_rs1[12]
.sym 27632 soc.cpu.alu_out_q[4]
.sym 27633 soc.cpu.instr_rdcycleh
.sym 27637 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 27638 soc.cpu.count_instr[20]
.sym 27639 soc.cpu.cpuregs_rs1[9]
.sym 27641 soc.cpu.cpu_state[2]
.sym 27642 soc.cpu.count_instr[34]
.sym 27644 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27646 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 27647 $PACKER_VCC_NET
.sym 27648 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 27685 soc.cpu.count_instr[24]
.sym 27686 soc.cpu.count_instr[25]
.sym 27687 soc.cpu.count_instr[26]
.sym 27688 soc.cpu.count_instr[27]
.sym 27689 soc.cpu.count_instr[28]
.sym 27690 soc.cpu.count_instr[29]
.sym 27691 soc.cpu.count_instr[30]
.sym 27692 soc.cpu.count_instr[31]
.sym 27733 soc.cpu.alu_out_q[1]
.sym 27738 soc.cpu.count_instr[18]
.sym 27740 soc.cpu.is_lui_auipc_jal
.sym 27741 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 27743 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 27744 soc.cpu.alu_out_q[9]
.sym 27745 soc.cpu.count_instr[21]
.sym 27746 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 27747 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 27748 soc.cpu.count_instr[44]
.sym 27749 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 27787 soc.cpu.count_instr[32]
.sym 27788 soc.cpu.count_instr[33]
.sym 27789 soc.cpu.count_instr[34]
.sym 27790 soc.cpu.count_instr[35]
.sym 27791 soc.cpu.count_instr[36]
.sym 27792 soc.cpu.count_instr[37]
.sym 27793 soc.cpu.count_instr[38]
.sym 27794 soc.cpu.count_instr[39]
.sym 27830 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 27831 soc.cpu.alu_out_q[8]
.sym 27834 soc.cpu.cpu_state[2]
.sym 27835 iomem_addr[16]
.sym 27840 soc.cpu.count_instr[26]
.sym 27841 soc.cpu.cpuregs_rs1[7]
.sym 27842 soc.cpu.cpuregs_rs1[10]
.sym 27843 soc.cpu.instr_rdinstr
.sym 27845 soc.cpu.count_instr[28]
.sym 27846 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 27848 soc.cpu.count_instr[39]
.sym 27849 soc.cpu.cpuregs_rs1[13]
.sym 27851 soc.cpu.count_instr[31]
.sym 27889 soc.cpu.count_instr[40]
.sym 27890 soc.cpu.count_instr[41]
.sym 27891 soc.cpu.count_instr[42]
.sym 27892 soc.cpu.count_instr[43]
.sym 27893 soc.cpu.count_instr[44]
.sym 27894 soc.cpu.count_instr[45]
.sym 27895 soc.cpu.count_instr[46]
.sym 27896 soc.cpu.count_instr[47]
.sym 27931 soc.cpu.alu_out_q[10]
.sym 27932 soc.cpu.count_instr[38]
.sym 27934 soc.cpu.count_instr[35]
.sym 27936 soc.cpu.cpuregs_raddr2[2]
.sym 27937 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 27943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 27944 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 27945 soc.cpu.cpuregs_rs1[11]
.sym 27946 soc.cpu.count_instr[45]
.sym 27947 soc.cpu.reg_pc[11]
.sym 27949 soc.cpu.cpuregs_rs1[4]
.sym 27950 soc.cpu.cpuregs_rs1[23]
.sym 27951 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 27952 soc.cpu.cpuregs_rs1[31]
.sym 27953 soc.cpu.instr_rdinstr
.sym 27954 soc.cpu.count_instr[41]
.sym 27991 soc.cpu.count_instr[48]
.sym 27992 soc.cpu.count_instr[49]
.sym 27993 soc.cpu.count_instr[50]
.sym 27994 soc.cpu.count_instr[51]
.sym 27995 soc.cpu.count_instr[52]
.sym 27996 soc.cpu.count_instr[53]
.sym 27997 soc.cpu.count_instr[54]
.sym 27998 soc.cpu.count_instr[55]
.sym 28031 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 28033 soc.cpu.cpuregs_raddr2[4]
.sym 28034 soc.cpu.count_instr[46]
.sym 28035 soc.cpu.count_cycle[57]
.sym 28036 soc.cpu.count_instr[43]
.sym 28038 soc.cpu.alu_out_q[12]
.sym 28041 soc.cpu.instr_rdcycleh
.sym 28042 soc.cpu.reg_pc[12]
.sym 28043 soc.cpu.instr_rdcycleh
.sym 28044 soc.cpu.count_instr[42]
.sym 28046 soc.cpu.cpuregs_rs1[9]
.sym 28047 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28048 soc.cpu.count_instr[53]
.sym 28050 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 28051 soc.cpu.count_instr[57]
.sym 28052 soc.cpu.count_instr[55]
.sym 28055 $PACKER_VCC_NET
.sym 28056 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 28093 soc.cpu.count_instr[56]
.sym 28094 soc.cpu.count_instr[57]
.sym 28095 soc.cpu.count_instr[58]
.sym 28096 soc.cpu.count_instr[59]
.sym 28097 soc.cpu.count_instr[60]
.sym 28098 soc.cpu.count_instr[61]
.sym 28099 soc.cpu.count_instr[62]
.sym 28100 soc.cpu.count_instr[63]
.sym 28149 soc.cpu.count_instr[21]
.sym 28150 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 28151 soc.cpu.count_instr[52]
.sym 28153 soc.cpu.alu_out_q[9]
.sym 28154 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 28155 soc.cpu.is_lui_auipc_jal
.sym 28156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 28158 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 28195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28200 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 28201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28202 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28238 soc.cpu.latched_stalu
.sym 28239 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 28240 soc.cpu.instr_maskirq
.sym 28242 soc.cpu.count_instr[63]
.sym 28243 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 28244 soc.cpu.cpu_state[2]
.sym 28245 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 28247 soc.cpu.irq_mask[2]
.sym 28248 soc.cpu.cpu_state[4]
.sym 28249 soc.cpu.cpuregs_rs1[7]
.sym 28250 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 28251 soc.cpu.cpuregs_wrdata[7]
.sym 28252 soc.cpu.cpuregs_wrdata[4]
.sym 28253 soc.cpu.count_instr[28]
.sym 28254 soc.cpu.cpuregs_rs1[10]
.sym 28255 soc.cpu.instr_rdinstr
.sym 28256 soc.cpu.cpuregs_rs1[13]
.sym 28257 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 28258 soc.cpu.cpuregs_wrdata[5]
.sym 28259 soc.cpu.instr_rdinstr
.sym 28260 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 28297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 28298 soc.cpu.cpuregs_rs1[3]
.sym 28299 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 28300 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 28301 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 28302 soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 28303 soc.cpu.cpuregs_rs1[7]
.sym 28304 soc.cpu.cpuregs_rs1[2]
.sym 28336 soc.cpu.cpuregs_wrdata[12]
.sym 28337 soc.cpu.cpuregs_wrdata[12]
.sym 28339 soc.cpu.alu_out_q[16]
.sym 28342 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28343 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 28344 soc.cpu.cpuregs_raddr2[0]
.sym 28346 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 28348 soc.cpu.cpuregs_wrdata[3]
.sym 28350 soc.cpu.reg_pc[14]
.sym 28351 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 28352 soc.cpu.cpuregs_rs1[31]
.sym 28353 soc.cpu.cpuregs_rs1[11]
.sym 28354 soc.cpu.cpuregs_wrdata[14]
.sym 28355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[0]
.sym 28356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 28357 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 28358 soc.cpu.reg_pc[15]
.sym 28359 soc.cpu.cpuregs_wrdata[13]
.sym 28361 soc.cpu.cpuregs_rs1[4]
.sym 28362 soc.cpu.cpuregs_rs1[23]
.sym 28399 soc.cpu.cpuregs_rs1[15]
.sym 28400 soc.cpu.cpuregs_rs1[8]
.sym 28401 soc.cpu.cpuregs_rs1[10]
.sym 28402 soc.cpu.cpuregs_rs1[4]
.sym 28403 soc.cpu.cpuregs_rs1[6]
.sym 28404 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 28405 soc.cpu.cpuregs_rs1[9]
.sym 28406 soc.cpu.cpuregs_rs1[11]
.sym 28437 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 28440 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 28441 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 28442 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 28443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 28444 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 28445 soc.cpu.cpuregs_raddr2[4]
.sym 28446 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 28447 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 28448 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 28449 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 28450 soc.cpu.decoded_imm[3]
.sym 28451 soc.cpu.decoded_imm[7]
.sym 28452 soc.cpu.instr_maskirq
.sym 28454 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 28455 soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
.sym 28456 $PACKER_VCC_NET
.sym 28457 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28458 soc.cpu.cpuregs_rs1[9]
.sym 28459 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 28460 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 28461 soc.cpu.alu_out_q[27]
.sym 28462 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 28463 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 28464 soc.cpu.alu_out_q[29]
.sym 28469 soc.cpu.cpuregs_wrdata[1]
.sym 28470 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 28471 $PACKER_VCC_NET
.sym 28474 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28476 soc.cpu.cpuregs_wrdata[9]
.sym 28477 soc.cpu.cpuregs_wrdata[11]
.sym 28478 soc.cpu.cpuregs_wrdata[3]
.sym 28480 soc.cpu.cpuregs_wrdata[7]
.sym 28482 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28485 soc.cpu.cpuregs_wrdata[5]
.sym 28488 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 28491 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 28493 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 28495 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28497 soc.cpu.cpuregs_wrdata[13]
.sym 28498 $PACKER_VCC_NET
.sym 28499 soc.cpu.cpuregs_wrdata[15]
.sym 28500 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 28501 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 28502 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 28503 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 28504 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 28505 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 28506 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 28507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28508 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 28509 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28510 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28511 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28512 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28513 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28514 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28515 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28516 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28517 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 28518 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 28520 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 28521 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 28522 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 28528 clk$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 soc.cpu.cpuregs_wrdata[5]
.sym 28532 soc.cpu.cpuregs_wrdata[13]
.sym 28533 soc.cpu.cpuregs_wrdata[3]
.sym 28534 soc.cpu.cpuregs_wrdata[11]
.sym 28535 soc.cpu.cpuregs_wrdata[7]
.sym 28536 soc.cpu.cpuregs_wrdata[15]
.sym 28537 soc.cpu.cpuregs_wrdata[1]
.sym 28538 soc.cpu.cpuregs_wrdata[9]
.sym 28539 soc.cpu.cpuregs_wrdata[1]
.sym 28543 soc.cpu.decoded_imm[5]
.sym 28544 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 28545 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 28546 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 28547 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 28548 soc.cpu.decoded_imm[1]
.sym 28549 soc.cpu.decoded_imm[0]
.sym 28551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[7]
.sym 28552 soc.cpu.cpuregs_wrdata[9]
.sym 28553 soc.cpu.cpuregs_wrdata[11]
.sym 28554 soc.cpu.cpuregs_rs1[10]
.sym 28555 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 28556 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 28557 soc.cpu.cpuregs_wrdata[0]
.sym 28558 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 28559 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 28560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 28561 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28562 soc.cpu.is_lui_auipc_jal
.sym 28563 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 28564 soc.cpu.instr_maskirq
.sym 28565 soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.sym 28566 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 28574 soc.cpu.cpuregs_wrdata[10]
.sym 28575 $PACKER_VCC_NET
.sym 28577 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28578 soc.cpu.cpuregs_wrdata[8]
.sym 28580 soc.cpu.cpuregs_waddr[3]
.sym 28581 soc.cpu.cpuregs_wrdata[14]
.sym 28582 soc.cpu.cpuregs_wrdata[0]
.sym 28583 soc.cpu.cpuregs_waddr[4]
.sym 28584 soc.cpu.cpuregs_wrdata[6]
.sym 28585 soc.cpu.cpuregs_wrdata[12]
.sym 28591 soc.cpu.cpuregs_waddr[1]
.sym 28592 soc.cpu.cpuregs_waddr[2]
.sym 28594 soc.cpu.cpuregs_waddr[0]
.sym 28595 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28596 soc.cpu.cpuregs_wrdata[2]
.sym 28598 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 28602 soc.cpu.cpuregs_wrdata[4]
.sym 28603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 28604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 28605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 28606 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 28607 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 28608 soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 28609 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 28610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.sym 28611 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28612 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28613 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28614 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28615 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28616 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28617 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28618 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28619 soc.cpu.cpuregs_waddr[0]
.sym 28620 soc.cpu.cpuregs_waddr[1]
.sym 28622 soc.cpu.cpuregs_waddr[2]
.sym 28623 soc.cpu.cpuregs_waddr[3]
.sym 28624 soc.cpu.cpuregs_waddr[4]
.sym 28630 clk$SB_IO_IN_$glb_clk
.sym 28631 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 28632 soc.cpu.cpuregs_wrdata[0]
.sym 28633 soc.cpu.cpuregs_wrdata[8]
.sym 28634 soc.cpu.cpuregs_wrdata[4]
.sym 28635 soc.cpu.cpuregs_wrdata[12]
.sym 28636 soc.cpu.cpuregs_wrdata[2]
.sym 28637 soc.cpu.cpuregs_wrdata[10]
.sym 28638 soc.cpu.cpuregs_wrdata[6]
.sym 28639 soc.cpu.cpuregs_wrdata[14]
.sym 28640 $PACKER_VCC_NET
.sym 28644 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 28645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[12]
.sym 28646 soc.cpu.cpuregs_wrdata[2]
.sym 28647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28648 soc.cpu.reg_pc[13]
.sym 28649 soc.cpu.alu_out_q[20]
.sym 28650 soc.cpu.reg_pc[10]
.sym 28651 soc.cpu.cpuregs_waddr[4]
.sym 28652 soc.cpu.cpuregs_wrdata[6]
.sym 28653 soc.cpu.decoded_imm[22]
.sym 28654 soc.cpu.reg_out[16]
.sym 28655 soc.cpu.decoded_imm[17]
.sym 28656 soc.cpu.cpuregs_wrdata[13]
.sym 28658 soc.cpu.irq_mask[21]
.sym 28659 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 28660 soc.cpu.cpuregs_wrdata[9]
.sym 28662 soc.cpu.irq_mask[20]
.sym 28663 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 28664 soc.cpu.cpuregs_wrdata[7]
.sym 28665 soc.cpu.cpuregs_wrdata[15]
.sym 28666 soc.cpu.cpuregs_wrdata[5]
.sym 28667 soc.cpu.instr_rdinstr
.sym 28668 soc.cpu.cpuregs_wrdata[4]
.sym 28674 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 28675 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 28677 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 28678 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 28679 soc.cpu.cpuregs_wrdata[7]
.sym 28681 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 28682 soc.cpu.cpuregs_wrdata[1]
.sym 28683 soc.cpu.cpuregs_wrdata[11]
.sym 28686 $PACKER_VCC_NET
.sym 28688 soc.cpu.cpuregs_wrdata[3]
.sym 28689 soc.cpu.cpuregs_wrdata[5]
.sym 28690 soc.cpu.cpuregs_wrdata[15]
.sym 28691 $PACKER_VCC_NET
.sym 28694 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28697 soc.cpu.cpuregs_wrdata[9]
.sym 28702 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28703 soc.cpu.cpuregs_wrdata[13]
.sym 28705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 28706 soc.cpu.instr_rdinstrh
.sym 28707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28708 soc.cpu.instr_rdinstr
.sym 28709 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 28710 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 28711 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 28713 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28714 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28715 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28716 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28717 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28718 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28719 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28720 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28721 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 28722 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 28724 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 28725 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 28726 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 28732 clk$SB_IO_IN_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 soc.cpu.cpuregs_wrdata[5]
.sym 28736 soc.cpu.cpuregs_wrdata[13]
.sym 28737 soc.cpu.cpuregs_wrdata[3]
.sym 28738 soc.cpu.cpuregs_wrdata[11]
.sym 28739 soc.cpu.cpuregs_wrdata[7]
.sym 28740 soc.cpu.cpuregs_wrdata[15]
.sym 28741 soc.cpu.cpuregs_wrdata[1]
.sym 28742 soc.cpu.cpuregs_wrdata[9]
.sym 28748 soc.cpu.cpuregs_wrdata[1]
.sym 28749 soc.cpu.cpuregs_raddr2[0]
.sym 28750 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 28751 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 28752 soc.cpu.cpuregs_raddr2[2]
.sym 28753 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 28754 soc.cpu.decoded_imm[17]
.sym 28755 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 28756 soc.cpu.reg_pc[18]
.sym 28757 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 28758 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 28759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[0]
.sym 28760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 28761 soc.cpu.irq_mask[16]
.sym 28762 soc.cpu.cpuregs_rs1[23]
.sym 28763 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 28764 soc.cpu.cpuregs_wrdata[8]
.sym 28765 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 28766 soc.cpu.reg_pc[18]
.sym 28767 soc.cpu.cpuregs_rs1[31]
.sym 28768 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 28769 soc.cpu.irq_mask[31]
.sym 28770 soc.cpu.cpuregs_wrdata[14]
.sym 28776 soc.cpu.cpuregs_wrdata[14]
.sym 28777 soc.cpu.cpuregs_waddr[3]
.sym 28779 soc.cpu.cpuregs_waddr[1]
.sym 28780 soc.cpu.cpuregs_waddr[2]
.sym 28782 soc.cpu.cpuregs_wrdata[10]
.sym 28786 soc.cpu.cpuregs_wrdata[0]
.sym 28787 soc.cpu.cpuregs_wrdata[8]
.sym 28789 soc.cpu.cpuregs_waddr[0]
.sym 28791 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28795 $PACKER_VCC_NET
.sym 28796 soc.cpu.cpuregs_waddr[4]
.sym 28798 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28800 soc.cpu.cpuregs_wrdata[2]
.sym 28802 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 28804 soc.cpu.cpuregs_wrdata[6]
.sym 28805 soc.cpu.cpuregs_wrdata[12]
.sym 28806 soc.cpu.cpuregs_wrdata[4]
.sym 28807 soc.cpu.irq_pending[21]
.sym 28808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 28809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 28810 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 28811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28812 soc.cpu.irq_pending[22]
.sym 28813 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 28814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28815 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28816 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28817 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28818 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28819 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28820 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28821 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28822 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28823 soc.cpu.cpuregs_waddr[0]
.sym 28824 soc.cpu.cpuregs_waddr[1]
.sym 28826 soc.cpu.cpuregs_waddr[2]
.sym 28827 soc.cpu.cpuregs_waddr[3]
.sym 28828 soc.cpu.cpuregs_waddr[4]
.sym 28834 clk$SB_IO_IN_$glb_clk
.sym 28835 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 28836 soc.cpu.cpuregs_wrdata[0]
.sym 28837 soc.cpu.cpuregs_wrdata[8]
.sym 28838 soc.cpu.cpuregs_wrdata[4]
.sym 28839 soc.cpu.cpuregs_wrdata[12]
.sym 28840 soc.cpu.cpuregs_wrdata[2]
.sym 28841 soc.cpu.cpuregs_wrdata[10]
.sym 28842 soc.cpu.cpuregs_wrdata[6]
.sym 28843 soc.cpu.cpuregs_wrdata[14]
.sym 28844 $PACKER_VCC_NET
.sym 28845 soc.cpu.decoded_imm[2]
.sym 28849 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 28850 soc.cpu.reg_pc[28]
.sym 28851 soc.cpu.cpuregs_waddr[3]
.sym 28852 soc.cpu.instr_rdinstr
.sym 28853 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 28854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 28855 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 28856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 28857 soc.cpu.cpuregs_waddr[0]
.sym 28858 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 28859 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28860 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 28861 soc.cpu.alu_out_q[29]
.sym 28862 soc.cpu.alu_out_q[27]
.sym 28863 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 28864 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28865 $PACKER_VCC_NET
.sym 28866 soc.cpu.irq_mask[17]
.sym 28867 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 28868 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 28869 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 28870 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 28871 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 28872 $PACKER_VCC_NET
.sym 28909 soc.cpu.irq_pending[31]
.sym 28910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[3]
.sym 28911 soc.cpu.irq_pending[25]
.sym 28912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[3]
.sym 28913 soc.cpu.irq_pending[29]
.sym 28914 soc.cpu.irq_pending[17]
.sym 28915 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 28916 soc.cpu.irq_pending[27]
.sym 28951 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 28952 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 28953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[1]
.sym 28954 soc.cpu.cpu_state[3]
.sym 28955 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 28956 soc.cpu.cpu_state[3]
.sym 28958 soc.cpu.instr_maskirq
.sym 28959 soc.cpu.cpu_state[3]
.sym 28960 soc.cpu.reg_pc[19]
.sym 28962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 28964 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28965 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 28967 soc.cpu.cpuregs_wrdata[25]
.sym 28968 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 28969 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 28970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28971 soc.cpu.cpuregs_wrdata[28]
.sym 28972 soc.cpu.instr_maskirq
.sym 28973 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28974 soc.cpu.is_lui_auipc_jal
.sym 29011 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 29012 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29013 soc.cpu.decoded_imm[27]
.sym 29014 soc.cpu.decoded_imm[20]
.sym 29015 soc.cpu.decoded_imm[26]
.sym 29016 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 29017 soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O[1]
.sym 29018 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 29053 soc.cpu.cpuregs_rs1[20]
.sym 29054 soc.cpu.irq_mask[25]
.sym 29055 soc.cpu.decoded_imm[17]
.sym 29056 soc.cpu.irq_mask[24]
.sym 29057 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 29058 soc.cpu.cpu_state[2]
.sym 29060 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 29061 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 29062 soc.cpu.irq_mask[29]
.sym 29063 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 29064 UART_RX_SB_LUT4_I1_I0[3]
.sym 29065 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 29066 soc.cpu.irq_mask[21]
.sym 29067 soc.cpu.cpuregs_wrdata[18]
.sym 29068 soc.cpu.cpuregs_rs1[21]
.sym 29069 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 29070 soc.cpu.irq_mask[20]
.sym 29072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 29073 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 29074 soc.cpu.reg_pc[22]
.sym 29075 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 29076 soc.cpu.irq_mask[22]
.sym 29085 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 29086 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 29087 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 29088 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 29090 soc.cpu.cpuregs_wrdata[21]
.sym 29091 soc.cpu.cpuregs_wrdata[27]
.sym 29094 $PACKER_VCC_NET
.sym 29095 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 29098 soc.cpu.cpuregs_wrdata[31]
.sym 29099 $PACKER_VCC_NET
.sym 29101 soc.cpu.cpuregs_wrdata[23]
.sym 29105 soc.cpu.cpuregs_wrdata[25]
.sym 29106 soc.cpu.cpuregs_wrdata[17]
.sym 29107 soc.cpu.cpuregs_wrdata[29]
.sym 29108 soc.cpu.cpuregs_wrdata[19]
.sym 29110 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29111 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29113 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 29114 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 29115 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 29116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29117 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 29118 soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O[1]
.sym 29119 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 29120 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 29121 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29122 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29123 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29124 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29125 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29126 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29127 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29128 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29129 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 29130 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 29132 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 29133 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 29134 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 29140 clk$SB_IO_IN_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29143 soc.cpu.cpuregs_wrdata[21]
.sym 29144 soc.cpu.cpuregs_wrdata[29]
.sym 29145 soc.cpu.cpuregs_wrdata[19]
.sym 29146 soc.cpu.cpuregs_wrdata[27]
.sym 29147 soc.cpu.cpuregs_wrdata[23]
.sym 29148 soc.cpu.cpuregs_wrdata[31]
.sym 29149 soc.cpu.cpuregs_wrdata[17]
.sym 29150 soc.cpu.cpuregs_wrdata[25]
.sym 29155 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 29157 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 29158 soc.cpu.reg_pc[17]
.sym 29159 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29160 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 29161 soc.cpu.alu_out_q[23]
.sym 29162 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 29163 soc.cpu.pcpi_rs2[29]
.sym 29164 soc.cpu.cpuregs_waddr[4]
.sym 29165 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 29166 soc.cpu.decoded_imm[27]
.sym 29167 soc.cpu.cpuregs_wrdata[22]
.sym 29168 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 29169 soc.cpu.cpuregs_wrdata[26]
.sym 29170 soc.cpu.cpuregs_rs1[23]
.sym 29173 soc.cpu.irq_mask[16]
.sym 29174 soc.cpu.cpuregs_rs1[31]
.sym 29176 soc.cpu.cpuregs_wrdata[16]
.sym 29177 soc.cpu.irq_mask[31]
.sym 29178 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 29184 soc.cpu.cpuregs_waddr[2]
.sym 29185 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 29186 soc.cpu.cpuregs_wrdata[26]
.sym 29187 soc.cpu.cpuregs_wrdata[20]
.sym 29191 soc.cpu.cpuregs_wrdata[30]
.sym 29192 soc.cpu.cpuregs_wrdata[22]
.sym 29196 soc.cpu.cpuregs_waddr[3]
.sym 29197 soc.cpu.cpuregs_waddr[0]
.sym 29199 soc.cpu.cpuregs_wrdata[16]
.sym 29200 soc.cpu.cpuregs_wrdata[28]
.sym 29202 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29203 soc.cpu.cpuregs_waddr[1]
.sym 29205 soc.cpu.cpuregs_wrdata[18]
.sym 29206 soc.cpu.cpuregs_wrdata[24]
.sym 29210 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29211 soc.cpu.cpuregs_waddr[4]
.sym 29212 $PACKER_VCC_NET
.sym 29215 soc.cpu.irq_mask[21]
.sym 29216 soc.cpu.irq_mask[16]
.sym 29217 soc.cpu.irq_mask[20]
.sym 29218 soc.cpu.irq_mask[31]
.sym 29219 soc.cpu.cpuregs_rs1[16]
.sym 29220 soc.cpu.irq_mask[22]
.sym 29221 soc.cpu.irq_mask[23]
.sym 29222 soc.cpu.cpuregs_rs1[22]
.sym 29223 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29224 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29225 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29226 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29227 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29228 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29229 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29230 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29231 soc.cpu.cpuregs_waddr[0]
.sym 29232 soc.cpu.cpuregs_waddr[1]
.sym 29234 soc.cpu.cpuregs_waddr[2]
.sym 29235 soc.cpu.cpuregs_waddr[3]
.sym 29236 soc.cpu.cpuregs_waddr[4]
.sym 29242 clk$SB_IO_IN_$glb_clk
.sym 29243 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 29244 soc.cpu.cpuregs_wrdata[16]
.sym 29245 soc.cpu.cpuregs_wrdata[24]
.sym 29246 soc.cpu.cpuregs_wrdata[20]
.sym 29247 soc.cpu.cpuregs_wrdata[28]
.sym 29248 soc.cpu.cpuregs_wrdata[18]
.sym 29249 soc.cpu.cpuregs_wrdata[26]
.sym 29250 soc.cpu.cpuregs_wrdata[22]
.sym 29251 soc.cpu.cpuregs_wrdata[30]
.sym 29252 $PACKER_VCC_NET
.sym 29254 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 29255 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 29258 soc.cpu.cpu_state[1]
.sym 29259 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 29260 soc.cpu.cpuregs_wrdata[21]
.sym 29261 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 29262 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 29263 soc.cpu.cpuregs_wrdata[31]
.sym 29264 soc.cpu.cpuregs_waddr[3]
.sym 29265 soc.cpu.cpuregs_waddr[0]
.sym 29267 soc.cpu.cpuregs_wrdata[30]
.sym 29268 soc.cpu.cpuregs_waddr[2]
.sym 29269 soc.cpu.cpuregs_wrdata[17]
.sym 29270 soc.cpu.alu_out_q[27]
.sym 29271 soc.cpu.cpuregs_waddr[3]
.sym 29272 soc.cpu.cpuregs_waddr[0]
.sym 29273 soc.cpu.cpuregs_wrdata[29]
.sym 29274 soc.cpu.cpuregs_wrdata[27]
.sym 29275 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 29276 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29277 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 29278 $PACKER_VCC_NET
.sym 29279 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 29280 $PACKER_VCC_NET
.sym 29286 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 29287 soc.cpu.cpuregs_wrdata[19]
.sym 29289 soc.cpu.cpuregs_wrdata[23]
.sym 29290 soc.cpu.cpuregs_wrdata[29]
.sym 29291 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29293 soc.cpu.cpuregs_wrdata[25]
.sym 29294 soc.cpu.cpuregs_wrdata[17]
.sym 29297 soc.cpu.cpuregs_wrdata[27]
.sym 29299 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29301 soc.cpu.cpuregs_wrdata[21]
.sym 29302 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 29303 $PACKER_VCC_NET
.sym 29305 $PACKER_VCC_NET
.sym 29307 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 29308 soc.cpu.cpuregs_wrdata[31]
.sym 29309 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 29316 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 29317 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 29318 soc.cpu.cpuregs_rs1[23]
.sym 29319 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 29320 soc.cpu.cpuregs_rs1[31]
.sym 29321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 29322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 29323 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 29324 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 29325 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29326 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29327 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29328 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29329 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29330 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29331 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29332 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29333 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 29334 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 29336 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 29337 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 29338 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 29344 clk$SB_IO_IN_$glb_clk
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29347 soc.cpu.cpuregs_wrdata[21]
.sym 29348 soc.cpu.cpuregs_wrdata[29]
.sym 29349 soc.cpu.cpuregs_wrdata[19]
.sym 29350 soc.cpu.cpuregs_wrdata[27]
.sym 29351 soc.cpu.cpuregs_wrdata[23]
.sym 29352 soc.cpu.cpuregs_wrdata[31]
.sym 29353 soc.cpu.cpuregs_wrdata[17]
.sym 29354 soc.cpu.cpuregs_wrdata[25]
.sym 29359 soc.cpu.alu_out_q[26]
.sym 29360 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 29361 soc.cpu.cpuregs_wrdata[19]
.sym 29362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 29363 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 29364 soc.cpu.cpuregs_rs1[22]
.sym 29365 soc.cpu.cpuregs_waddr[1]
.sym 29367 soc.cpu.cpuregs_waddr[2]
.sym 29368 soc.cpu.cpuregs_wrdata[20]
.sym 29369 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 29370 soc.cpu.irq_mask[20]
.sym 29371 soc.cpu.cpuregs_wrdata[28]
.sym 29374 soc.cpu.is_lui_auipc_jal
.sym 29375 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 29377 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 29380 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29381 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29390 soc.cpu.cpuregs_wrdata[30]
.sym 29391 soc.cpu.cpuregs_waddr[1]
.sym 29394 soc.cpu.cpuregs_wrdata[24]
.sym 29396 soc.cpu.cpuregs_wrdata[22]
.sym 29398 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 29399 soc.cpu.cpuregs_waddr[4]
.sym 29403 soc.cpu.cpuregs_wrdata[16]
.sym 29406 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29407 soc.cpu.cpuregs_wrdata[20]
.sym 29408 soc.cpu.cpuregs_waddr[2]
.sym 29409 soc.cpu.cpuregs_waddr[3]
.sym 29410 soc.cpu.cpuregs_waddr[0]
.sym 29414 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29415 soc.cpu.cpuregs_wrdata[26]
.sym 29416 $PACKER_VCC_NET
.sym 29417 soc.cpu.cpuregs_wrdata[28]
.sym 29418 soc.cpu.cpuregs_wrdata[18]
.sym 29419 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29420 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 29421 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[1]
.sym 29422 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29423 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 29425 soc.cpu.cpuregs_wrdata[28]
.sym 29427 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29428 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29429 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29430 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29431 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29432 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29433 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29434 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29435 soc.cpu.cpuregs_waddr[0]
.sym 29436 soc.cpu.cpuregs_waddr[1]
.sym 29438 soc.cpu.cpuregs_waddr[2]
.sym 29439 soc.cpu.cpuregs_waddr[3]
.sym 29440 soc.cpu.cpuregs_waddr[4]
.sym 29446 clk$SB_IO_IN_$glb_clk
.sym 29447 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 29448 soc.cpu.cpuregs_wrdata[16]
.sym 29449 soc.cpu.cpuregs_wrdata[24]
.sym 29450 soc.cpu.cpuregs_wrdata[20]
.sym 29451 soc.cpu.cpuregs_wrdata[28]
.sym 29452 soc.cpu.cpuregs_wrdata[18]
.sym 29453 soc.cpu.cpuregs_wrdata[26]
.sym 29454 soc.cpu.cpuregs_wrdata[22]
.sym 29455 soc.cpu.cpuregs_wrdata[30]
.sym 29456 $PACKER_VCC_NET
.sym 29462 soc.cpu.cpuregs_wrdata[23]
.sym 29463 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 29464 soc.cpu.cpuregs_wrdata[30]
.sym 29465 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 29466 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 29467 UART_RX_SB_LUT4_I1_I0[3]
.sym 29468 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 29471 soc.cpu.is_lui_auipc_jal
.sym 29472 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 29479 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 29484 soc.cpu.cpuregs_wrdata[18]
.sym 29563 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 29564 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 29565 soc.cpu.decoded_imm[29]
.sym 29569 soc.cpu.cpuregs_waddr[1]
.sym 29570 soc.cpu.cpuregs_wrdata[24]
.sym 29571 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 29572 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[0]
.sym 29573 soc.cpu.irq_mask[27]
.sym 29574 soc.cpu.reg_out[28]
.sym 29578 soc.cpu.cpuregs_wrdata[16]
.sym 29581 soc.cpu.alu_out_q[28]
.sym 29662 soc.cpu.reg_pc[28]
.sym 29665 soc.cpu.cpuregs_waddr[0]
.sym 29668 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29669 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29670 soc.cpu.reg_pc[24]
.sym 29697 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 29717 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 29728 SEG[6]$SB_IO_OUT
.sym 29731 SEG[2]$SB_IO_OUT
.sym 29744 SEG[2]$SB_IO_OUT
.sym 29746 SEG[6]$SB_IO_OUT
.sym 29754 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29755 DBG[2]$SB_IO_OUT
.sym 29756 gpio_out[5]
.sym 29757 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29758 SEG[4]$SB_IO_OUT
.sym 29759 gpio_out[6]
.sym 29760 DBG[1]$SB_IO_OUT
.sym 29767 soc.cpu.cpuregs_rs1[8]
.sym 29769 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 29771 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 29775 soc.cpu.instr_rdinstrh
.sym 29788 COLHI$SB_IO_OUT
.sym 29795 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29796 iomem_addr[16]
.sym 29799 soc.memory.rdata_1[14]
.sym 29809 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29812 soc.memory.rdata_0[14]
.sym 29817 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 29820 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29823 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29834 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29835 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 29836 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29837 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29840 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29841 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29842 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 29843 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29846 iomem_addr[16]
.sym 29847 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29848 soc.memory.rdata_0[14]
.sym 29849 soc.memory.rdata_1[14]
.sym 29870 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29871 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29872 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29873 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 29892 soc.cpu.count_instr[32]
.sym 29893 iomem_wdata[0]
.sym 29897 iomem_wdata[28]
.sym 29902 gpio_out_SB_DFFESR_Q_9_E
.sym 29903 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29911 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 29919 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 29920 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29922 soc.cpu.irq_mask[0]
.sym 29931 iomem_wdata[5]
.sym 29933 soc.cpu.trap_SB_LUT4_I2_O
.sym 29936 SEG[3]$SB_IO_OUT
.sym 29938 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29940 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29942 soc.cpu.cpuregs_rs1[7]
.sym 29944 soc.cpu.trap_SB_LUT4_I2_O
.sym 29945 iomem_wdata[9]
.sym 29960 soc.cpu.trap_SB_LUT4_I2_O
.sym 29968 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 29974 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 30003 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 30016 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 30037 soc.cpu.trap_SB_LUT4_I2_O
.sym 30038 clk$SB_IO_IN_$glb_clk
.sym 30040 soc.cpu.irq_mask[0]
.sym 30043 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 30050 soc.cpu.count_instr[33]
.sym 30052 iomem_wdata[28]
.sym 30055 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 30058 iomem_wdata[5]
.sym 30059 iomem_wdata[0]
.sym 30061 soc.memory.rdata_1[15]
.sym 30063 DBG[0]$SB_IO_OUT
.sym 30064 soc.cpu.timer[7]
.sym 30065 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 30066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30069 soc.simpleuart.send_pattern[5]
.sym 30070 soc.cpu.cpuregs_rs1[2]
.sym 30075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 30082 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 30084 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 30085 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 30090 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 30094 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 30096 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 30097 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 30099 soc.cpu.trap_SB_LUT4_I2_O
.sym 30101 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 30104 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30105 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 30106 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 30109 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30111 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 30112 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30114 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 30115 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30116 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 30117 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30120 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 30121 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30122 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30123 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 30126 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 30128 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 30129 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30132 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30133 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 30134 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 30140 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 30144 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 30145 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30147 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 30150 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 30151 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30152 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 30153 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30156 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30157 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 30158 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 30160 soc.cpu.trap_SB_LUT4_I2_O
.sym 30161 clk$SB_IO_IN_$glb_clk
.sym 30163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 30164 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 30165 soc.cpu.timer[6]
.sym 30166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 30167 soc.cpu.timer[5]
.sym 30168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 30169 soc.cpu.timer[7]
.sym 30170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30171 iomem_wdata[0]
.sym 30174 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30177 iomem_wdata[12]
.sym 30179 iomem_wdata[2]
.sym 30180 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 30181 soc.memory.wen[0]
.sym 30182 soc.memory.wen[1]
.sym 30183 soc.cpu.cpuregs_rs1[7]
.sym 30186 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 30187 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 30188 iomem_wdata[25]
.sym 30189 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 30190 iomem_wdata[4]
.sym 30191 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 30192 iomem_wdata[11]
.sym 30194 iomem_wdata[28]
.sym 30196 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30197 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 30198 soc.cpu.reg_pc[4]
.sym 30204 soc.cpu.cpuregs_rs1[4]
.sym 30205 soc.cpu.reg_pc[4]
.sym 30206 soc.cpu.timer[0]
.sym 30207 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30208 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 30209 iomem_wdata[3]
.sym 30210 soc.simpleuart.send_pattern[1]
.sym 30212 iomem_wdata[1]
.sym 30213 soc.simpleuart.send_pattern[3]
.sym 30214 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30216 iomem_wdata[0]
.sym 30217 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 30218 soc.cpu.timer[1]
.sym 30219 soc.simpleuart.send_pattern[2]
.sym 30220 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 30222 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 30223 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30226 soc.cpu.is_lui_auipc_jal
.sym 30228 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30229 soc.simpleuart.send_pattern[5]
.sym 30230 soc.simpleuart.send_pattern[4]
.sym 30233 iomem_wdata[2]
.sym 30234 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30238 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30239 soc.cpu.timer[0]
.sym 30240 soc.cpu.timer[1]
.sym 30243 soc.simpleuart.send_pattern[4]
.sym 30245 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30246 iomem_wdata[2]
.sym 30250 iomem_wdata[3]
.sym 30251 soc.simpleuart.send_pattern[5]
.sym 30252 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30255 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30256 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 30257 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30258 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 30261 soc.cpu.cpuregs_rs1[4]
.sym 30262 soc.cpu.reg_pc[4]
.sym 30263 soc.cpu.is_lui_auipc_jal
.sym 30264 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30267 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30268 soc.simpleuart.send_pattern[1]
.sym 30274 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30275 soc.simpleuart.send_pattern[2]
.sym 30276 iomem_wdata[0]
.sym 30279 iomem_wdata[1]
.sym 30281 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30282 soc.simpleuart.send_pattern[3]
.sym 30283 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 30284 clk$SB_IO_IN_$glb_clk
.sym 30285 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 30286 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 30287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 30288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 30289 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 30290 soc.cpu.timer[4]
.sym 30291 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 30292 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30293 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 30298 soc.cpu.cpuregs_rs1[4]
.sym 30299 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 30300 UART_TX$SB_IO_OUT
.sym 30302 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30305 soc.cpu.cpuregs_rs1[3]
.sym 30306 soc.cpu.instr_retirq
.sym 30309 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30310 soc.cpu.timer[6]
.sym 30311 soc.cpu.timer[12]
.sym 30312 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 30314 soc.cpu.cpuregs_rs1[3]
.sym 30316 iomem_wdata[4]
.sym 30318 soc.cpu.cpuregs_rs1[3]
.sym 30319 soc.cpu.irq_mask[0]
.sym 30320 soc.cpu.cpuregs_rs1[6]
.sym 30321 soc.cpu.cpuregs_rs1[4]
.sym 30327 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 30328 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 30329 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30331 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 30332 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30333 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30334 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30335 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30336 soc.cpu.timer[6]
.sym 30337 soc.cpu.instr_maskirq
.sym 30338 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 30339 soc.cpu.timer[5]
.sym 30340 soc.cpu.timer[1]
.sym 30341 soc.cpu.timer[7]
.sym 30343 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30344 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30347 soc.cpu.timer[4]
.sym 30348 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 30349 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 30351 soc.cpu.pcpi_rs2[25]
.sym 30352 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30354 soc.cpu.trap_SB_LUT4_I2_O
.sym 30355 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30357 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 30358 soc.cpu.pcpi_rs2[24]
.sym 30360 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30361 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30362 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30363 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30366 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30367 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 30368 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 30369 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30372 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30373 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30378 soc.cpu.timer[7]
.sym 30379 soc.cpu.timer[4]
.sym 30380 soc.cpu.timer[5]
.sym 30381 soc.cpu.timer[6]
.sym 30384 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 30385 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30386 soc.cpu.pcpi_rs2[24]
.sym 30387 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30390 soc.cpu.instr_maskirq
.sym 30391 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 30392 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 30393 soc.cpu.timer[1]
.sym 30396 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 30397 soc.cpu.pcpi_rs2[25]
.sym 30398 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 30399 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30404 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 30406 soc.cpu.trap_SB_LUT4_I2_O
.sym 30407 clk$SB_IO_IN_$glb_clk
.sym 30409 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 30410 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 30411 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 30412 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30413 iomem_wdata[30]
.sym 30414 iomem_wdata[20]
.sym 30415 iomem_wdata[14]
.sym 30416 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 30421 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 30422 $PACKER_VCC_NET
.sym 30424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 30427 soc.cpu.cpuregs_rs1[9]
.sym 30428 soc.cpu.cpu_state[2]
.sym 30429 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30430 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 30431 iomem_wdata[24]
.sym 30432 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 30433 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 30434 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 30435 soc.cpu.cpuregs_rs1[9]
.sym 30436 soc.cpu.trap_SB_LUT4_I2_O
.sym 30437 soc.cpu.pcpi_rs2[25]
.sym 30438 soc.cpu.cpuregs_rs1[7]
.sym 30440 soc.cpu.trap_SB_LUT4_I2_O
.sym 30441 soc.cpu.reg_pc[1]
.sym 30442 soc.cpu.cpuregs_rs1[14]
.sym 30443 soc.cpu.instr_retirq_SB_LUT4_I2_O[2]
.sym 30444 soc.cpu.reg_pc[6]
.sym 30450 soc.cpu.cpuregs_rs1[13]
.sym 30451 soc.cpu.timer[13]
.sym 30452 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30453 soc.cpu.timer[11]
.sym 30454 soc.cpu.timer[9]
.sym 30455 soc.cpu.cpuregs_rs1[10]
.sym 30456 soc.cpu.timer[12]
.sym 30458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30459 soc.cpu.timer[15]
.sym 30460 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30461 soc.cpu.cpuregs_rs1[9]
.sym 30464 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 30465 soc.cpu.cpuregs_rs1[12]
.sym 30466 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 30468 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 30469 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30470 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 30473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30474 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 30477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30479 soc.cpu.cpuregs_rs1[8]
.sym 30480 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 30483 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 30484 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 30485 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 30486 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 30489 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30490 soc.cpu.cpuregs_rs1[13]
.sym 30491 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 30492 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30496 soc.cpu.timer[11]
.sym 30497 soc.cpu.timer[9]
.sym 30498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30501 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30502 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30503 soc.cpu.cpuregs_rs1[10]
.sym 30504 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 30507 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 30508 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30509 soc.cpu.cpuregs_rs1[9]
.sym 30510 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30513 soc.cpu.timer[13]
.sym 30514 soc.cpu.timer[12]
.sym 30515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30516 soc.cpu.timer[15]
.sym 30519 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 30520 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30521 soc.cpu.cpuregs_rs1[12]
.sym 30522 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30525 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 30526 soc.cpu.cpuregs_rs1[8]
.sym 30527 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30528 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30530 clk$SB_IO_IN_$glb_clk
.sym 30531 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30533 soc.cpu.count_cycle[1]
.sym 30534 soc.cpu.count_cycle[2]
.sym 30535 soc.cpu.count_cycle[3]
.sym 30536 soc.cpu.count_cycle[4]
.sym 30537 soc.cpu.count_cycle[5]
.sym 30538 soc.cpu.count_cycle[6]
.sym 30539 soc.cpu.count_cycle[7]
.sym 30541 iomem_wdata[20]
.sym 30543 COLHI$SB_IO_OUT
.sym 30545 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 30546 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 30547 UART_RX_SB_LUT4_I1_I0[3]
.sym 30548 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 30549 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 30550 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 30552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30553 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 30554 soc.cpu.timer[9]
.sym 30555 iomem_wdata[13]
.sym 30556 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 30557 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 30559 soc.cpu.mem_la_wdata[2]
.sym 30560 soc.cpu.count_cycle[0]
.sym 30561 soc.cpu.cpuregs_rs1[2]
.sym 30562 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 30563 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 30564 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 30567 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 30573 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30574 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 30575 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30576 soc.cpu.cpuregs_rs1[11]
.sym 30577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30578 soc.cpu.instr_retirq
.sym 30579 soc.cpu.cpuregs_rs1[1]
.sym 30580 UART_RX_SB_LUT4_I1_I0[3]
.sym 30581 soc.cpu.cpuregs_rs1[15]
.sym 30582 soc.cpu.reg_pc[11]
.sym 30585 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 30587 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 30588 soc.cpu.cpuregs_rs1[11]
.sym 30590 soc.cpu.instr_rdinstrh
.sym 30591 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 30593 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 30594 soc.cpu.is_lui_auipc_jal
.sym 30595 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 30598 soc.cpu.count_cycle[1]
.sym 30599 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30600 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30602 soc.cpu.cpuregs_rs1[14]
.sym 30603 soc.cpu.count_instr[33]
.sym 30606 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30607 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30608 soc.cpu.cpuregs_rs1[14]
.sym 30609 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 30612 soc.cpu.cpuregs_rs1[15]
.sym 30613 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30614 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30615 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 30618 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30619 soc.cpu.instr_rdinstrh
.sym 30620 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 30621 soc.cpu.count_instr[33]
.sym 30624 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30625 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30626 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 30627 soc.cpu.cpuregs_rs1[11]
.sym 30630 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 30633 UART_RX_SB_LUT4_I1_I0[3]
.sym 30636 soc.cpu.instr_retirq
.sym 30637 soc.cpu.cpuregs_rs1[1]
.sym 30638 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30639 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30642 soc.cpu.count_cycle[1]
.sym 30644 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30645 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 30648 soc.cpu.is_lui_auipc_jal
.sym 30649 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30650 soc.cpu.cpuregs_rs1[11]
.sym 30651 soc.cpu.reg_pc[11]
.sym 30653 clk$SB_IO_IN_$glb_clk
.sym 30654 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30655 soc.cpu.count_cycle[8]
.sym 30656 soc.cpu.count_cycle[9]
.sym 30657 soc.cpu.count_cycle[10]
.sym 30658 soc.cpu.count_cycle[11]
.sym 30659 soc.cpu.count_cycle[12]
.sym 30660 soc.cpu.count_cycle[13]
.sym 30661 soc.cpu.count_cycle[14]
.sym 30662 soc.cpu.count_cycle[15]
.sym 30663 soc.cpu.cpuregs_rs1[15]
.sym 30665 soc.cpu.cpuregs_rs1[3]
.sym 30666 soc.cpu.cpuregs_rs1[15]
.sym 30668 soc.cpu.cpuregs_rs1[7]
.sym 30671 soc.cpu.timer[15]
.sym 30673 soc.cpu.cpuregs_rs1[8]
.sym 30675 soc.cpu.timer[11]
.sym 30676 soc.cpu.timer[13]
.sym 30677 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 30679 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 30680 soc.cpu.instr_rdcycleh
.sym 30681 soc.cpu.instr_rdinstr
.sym 30682 iomem_wdata[28]
.sym 30683 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 30684 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 30685 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 30686 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 30687 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 30688 iomem_wdata[11]
.sym 30689 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 30690 soc.cpu.reg_pc[4]
.sym 30696 soc.cpu.instr_rdcycleh
.sym 30697 soc.cpu.count_instr[34]
.sym 30698 soc.cpu.count_instr[2]
.sym 30699 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30704 soc.cpu.instr_rdcycleh
.sym 30705 soc.cpu.count_instr[1]
.sym 30707 soc.cpu.instr_rdinstr
.sym 30711 soc.cpu.decoded_imm[2]
.sym 30712 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 30713 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 30714 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 30715 soc.cpu.count_instr[32]
.sym 30716 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 30717 soc.cpu.count_cycle[41]
.sym 30718 soc.cpu.instr_rdinstrh
.sym 30719 soc.cpu.count_cycle[33]
.sym 30721 soc.cpu.count_cycle[34]
.sym 30722 soc.cpu.count_instr[9]
.sym 30723 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 30724 soc.cpu.instr_rdinstr_SB_LUT4_I1_O[2]
.sym 30725 soc.cpu.decoded_imm[4]
.sym 30726 soc.cpu.instr_rdinstr
.sym 30727 soc.cpu.decoded_imm[3]
.sym 30729 soc.cpu.count_instr[1]
.sym 30730 soc.cpu.instr_rdinstr
.sym 30731 soc.cpu.instr_rdcycleh
.sym 30732 soc.cpu.count_cycle[33]
.sym 30735 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30736 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 30738 soc.cpu.decoded_imm[3]
.sym 30741 soc.cpu.instr_rdcycleh
.sym 30742 soc.cpu.count_cycle[41]
.sym 30743 soc.cpu.instr_rdinstr
.sym 30744 soc.cpu.count_instr[9]
.sym 30747 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 30749 soc.cpu.count_instr[32]
.sym 30750 soc.cpu.instr_rdinstrh
.sym 30753 soc.cpu.count_instr[2]
.sym 30754 soc.cpu.count_instr[34]
.sym 30755 soc.cpu.instr_rdinstrh
.sym 30756 soc.cpu.instr_rdinstr
.sym 30759 soc.cpu.instr_rdinstr_SB_LUT4_I1_O[2]
.sym 30760 soc.cpu.count_cycle[34]
.sym 30761 soc.cpu.instr_rdcycleh
.sym 30765 soc.cpu.decoded_imm[4]
.sym 30766 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30767 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 30772 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 30773 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30774 soc.cpu.decoded_imm[2]
.sym 30775 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 30776 clk$SB_IO_IN_$glb_clk
.sym 30778 soc.cpu.count_cycle[16]
.sym 30779 soc.cpu.count_cycle[17]
.sym 30780 soc.cpu.count_cycle[18]
.sym 30781 soc.cpu.count_cycle[19]
.sym 30782 soc.cpu.count_cycle[20]
.sym 30783 soc.cpu.count_cycle[21]
.sym 30784 soc.cpu.count_cycle[22]
.sym 30785 soc.cpu.count_cycle[23]
.sym 30788 soc.cpu.cpuregs_rs1[8]
.sym 30794 soc.cpu.mem_la_wdata[3]
.sym 30795 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 30796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30798 soc.cpu.count_instr[41]
.sym 30799 soc.cpu.instr_retirq
.sym 30800 soc.cpu.cpuregs_rs1[11]
.sym 30802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[5]
.sym 30803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[4]
.sym 30804 soc.cpu.cpuregs_rs1[4]
.sym 30805 soc.cpu.count_cycle[33]
.sym 30806 soc.cpu.instr_rdinstrh
.sym 30807 soc.cpu.count_cycle[34]
.sym 30808 soc.cpu.cpuregs_rs1[4]
.sym 30809 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 30810 soc.cpu.cpuregs_rs1[3]
.sym 30811 soc.cpu.cpuregs_rs1[6]
.sym 30812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 30813 soc.cpu.count_instr[11]
.sym 30821 soc.cpu.count_instr[0]
.sym 30829 soc.cpu.count_instr[0]
.sym 30834 soc.cpu.count_instr[7]
.sym 30836 soc.cpu.count_instr[1]
.sym 30837 soc.cpu.count_instr[2]
.sym 30838 soc.cpu.count_instr[3]
.sym 30839 soc.cpu.count_instr[4]
.sym 30840 soc.cpu.count_instr[5]
.sym 30849 soc.cpu.count_instr[6]
.sym 30851 $nextpnr_ICESTORM_LC_10$O
.sym 30853 soc.cpu.count_instr[0]
.sym 30857 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30860 soc.cpu.count_instr[1]
.sym 30861 soc.cpu.count_instr[0]
.sym 30863 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30866 soc.cpu.count_instr[2]
.sym 30867 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30869 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30872 soc.cpu.count_instr[3]
.sym 30873 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30875 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30878 soc.cpu.count_instr[4]
.sym 30879 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30881 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30884 soc.cpu.count_instr[5]
.sym 30885 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30887 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30889 soc.cpu.count_instr[6]
.sym 30891 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30893 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30895 soc.cpu.count_instr[7]
.sym 30897 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30898 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 30899 clk$SB_IO_IN_$glb_clk
.sym 30900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30901 soc.cpu.count_cycle[24]
.sym 30902 soc.cpu.count_cycle[25]
.sym 30903 soc.cpu.count_cycle[26]
.sym 30904 soc.cpu.count_cycle[27]
.sym 30905 soc.cpu.count_cycle[28]
.sym 30906 soc.cpu.count_cycle[29]
.sym 30907 soc.cpu.count_cycle[30]
.sym 30908 soc.cpu.count_cycle[31]
.sym 30910 soc.cpu.count_cycle[21]
.sym 30911 soc.cpu.count_cycle[21]
.sym 30912 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 30913 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 30915 soc.cpu.alu_out_q[6]
.sym 30916 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 30917 soc.cpu.count_instr[0]
.sym 30918 iomem_wdata[19]
.sym 30919 iomem_wdata[22]
.sym 30920 soc.cpu.cpu_state[2]
.sym 30921 soc.cpu.count_instr[3]
.sym 30923 soc.cpu.count_instr[4]
.sym 30925 soc.cpu.cpuregs_rs1[7]
.sym 30926 soc.cpu.cpuregs_rs1[14]
.sym 30927 soc.cpu.cpuregs_rs1[9]
.sym 30928 soc.cpu.count_cycle[41]
.sym 30929 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 30930 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 30931 soc.cpu.count_instr[15]
.sym 30932 soc.cpu.count_instr[17]
.sym 30933 soc.cpu.reg_pc[1]
.sym 30934 soc.cpu.count_cycle[24]
.sym 30935 soc.cpu.trap_SB_LUT4_I2_O
.sym 30936 soc.cpu.reg_pc[6]
.sym 30937 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30943 soc.cpu.count_instr[9]
.sym 30944 soc.cpu.count_instr[10]
.sym 30948 soc.cpu.count_instr[14]
.sym 30954 soc.cpu.count_instr[12]
.sym 30961 soc.cpu.count_instr[11]
.sym 30963 soc.cpu.count_instr[13]
.sym 30965 soc.cpu.count_instr[15]
.sym 30966 soc.cpu.count_instr[8]
.sym 30974 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30976 soc.cpu.count_instr[8]
.sym 30978 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30980 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 30983 soc.cpu.count_instr[9]
.sym 30984 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30986 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 30989 soc.cpu.count_instr[10]
.sym 30990 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 30992 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 30995 soc.cpu.count_instr[11]
.sym 30996 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 30998 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 31000 soc.cpu.count_instr[12]
.sym 31002 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 31004 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 31007 soc.cpu.count_instr[13]
.sym 31008 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 31010 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 31013 soc.cpu.count_instr[14]
.sym 31014 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 31016 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 31019 soc.cpu.count_instr[15]
.sym 31020 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 31021 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 31022 clk$SB_IO_IN_$glb_clk
.sym 31023 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31024 soc.cpu.count_cycle[32]
.sym 31025 soc.cpu.count_cycle[33]
.sym 31026 soc.cpu.count_cycle[34]
.sym 31027 soc.cpu.count_cycle[35]
.sym 31028 soc.cpu.count_cycle[36]
.sym 31029 soc.cpu.count_cycle[37]
.sym 31030 soc.cpu.count_cycle[38]
.sym 31031 soc.cpu.count_cycle[39]
.sym 31034 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 31036 soc.cpu.count_instr[8]
.sym 31037 soc.cpu.count_instr[44]
.sym 31038 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31039 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 31040 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31041 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31042 soc.cpu.count_instr[10]
.sym 31043 soc.cpu.decoded_imm[4]
.sym 31045 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 31046 soc.cpu.count_instr[12]
.sym 31047 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 31048 soc.cpu.cpuregs_rs1[2]
.sym 31049 soc.cpu.count_instr[30]
.sym 31050 soc.cpu.pcpi_rs2[22]
.sym 31052 soc.cpu.count_cycle[28]
.sym 31054 soc.cpu.count_instr[23]
.sym 31055 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31056 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 31057 soc.cpu.count_cycle[32]
.sym 31059 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 31060 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 31066 soc.cpu.count_instr[17]
.sym 31069 soc.cpu.count_instr[20]
.sym 31078 soc.cpu.count_instr[21]
.sym 31080 soc.cpu.count_instr[23]
.sym 31083 soc.cpu.count_instr[18]
.sym 31087 soc.cpu.count_instr[22]
.sym 31089 soc.cpu.count_instr[16]
.sym 31092 soc.cpu.count_instr[19]
.sym 31097 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 31099 soc.cpu.count_instr[16]
.sym 31101 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 31103 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 31106 soc.cpu.count_instr[17]
.sym 31107 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 31109 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 31112 soc.cpu.count_instr[18]
.sym 31113 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 31115 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 31117 soc.cpu.count_instr[19]
.sym 31119 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 31121 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 31124 soc.cpu.count_instr[20]
.sym 31125 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 31127 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 31129 soc.cpu.count_instr[21]
.sym 31131 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 31133 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 31136 soc.cpu.count_instr[22]
.sym 31137 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 31139 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 31141 soc.cpu.count_instr[23]
.sym 31143 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 31144 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 31145 clk$SB_IO_IN_$glb_clk
.sym 31146 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31147 soc.cpu.count_cycle[40]
.sym 31148 soc.cpu.count_cycle[41]
.sym 31149 soc.cpu.count_cycle[42]
.sym 31150 soc.cpu.count_cycle[43]
.sym 31151 soc.cpu.count_cycle[44]
.sym 31152 soc.cpu.count_cycle[45]
.sym 31153 soc.cpu.count_cycle[46]
.sym 31154 soc.cpu.count_cycle[47]
.sym 31155 UP_DWN$SB_IO_IN
.sym 31156 soc.cpu.instr_rdinstrh
.sym 31157 soc.cpu.instr_rdinstrh
.sym 31161 soc.cpu.decoded_imm[3]
.sym 31163 soc.cpu.cpuregs_rs1[13]
.sym 31164 soc.cpu.alu_out_q[3]
.sym 31166 soc.cpu.decoded_imm[1]
.sym 31167 soc.cpu.count_instr[39]
.sym 31169 soc.cpu.instr_rdinstr
.sym 31171 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 31172 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 31173 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 31174 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 31175 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 31176 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 31177 soc.cpu.instr_rdinstr
.sym 31178 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 31179 soc.cpu.instr_rdcycleh
.sym 31180 soc.cpu.count_instr[22]
.sym 31181 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 31182 soc.cpu.reg_pc[4]
.sym 31183 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 31192 soc.cpu.count_instr[28]
.sym 31198 soc.cpu.count_instr[26]
.sym 31202 soc.cpu.count_instr[30]
.sym 31203 soc.cpu.count_instr[31]
.sym 31204 soc.cpu.count_instr[24]
.sym 31209 soc.cpu.count_instr[29]
.sym 31213 soc.cpu.count_instr[25]
.sym 31215 soc.cpu.count_instr[27]
.sym 31220 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 31223 soc.cpu.count_instr[24]
.sym 31224 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 31226 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 31228 soc.cpu.count_instr[25]
.sym 31230 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 31232 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 31234 soc.cpu.count_instr[26]
.sym 31236 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 31238 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 31240 soc.cpu.count_instr[27]
.sym 31242 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 31244 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 31247 soc.cpu.count_instr[28]
.sym 31248 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 31250 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 31253 soc.cpu.count_instr[29]
.sym 31254 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 31256 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 31258 soc.cpu.count_instr[30]
.sym 31260 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 31262 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 31264 soc.cpu.count_instr[31]
.sym 31266 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 31267 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 31268 clk$SB_IO_IN_$glb_clk
.sym 31269 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31270 soc.cpu.count_cycle[48]
.sym 31271 soc.cpu.count_cycle[49]
.sym 31272 soc.cpu.count_cycle[50]
.sym 31273 soc.cpu.count_cycle[51]
.sym 31274 soc.cpu.count_cycle[52]
.sym 31275 soc.cpu.count_cycle[53]
.sym 31276 soc.cpu.count_cycle[54]
.sym 31277 soc.cpu.count_cycle[55]
.sym 31282 soc.cpu.instr_retirq
.sym 31284 soc.cpu.count_instr[14]
.sym 31286 soc.cpu.count_instr[25]
.sym 31287 soc.cpu.cpuregs_rs1[11]
.sym 31288 soc.cpu.instr_rdinstr
.sym 31290 soc.cpu.count_instr[27]
.sym 31291 soc.cpu.count_instr[45]
.sym 31294 soc.cpu.cpuregs_rs1[15]
.sym 31295 soc.cpu.cpuregs_rs1[6]
.sym 31296 soc.cpu.count_instr[19]
.sym 31297 soc.cpu.instr_rdinstrh
.sym 31298 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 31299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[4]
.sym 31300 soc.cpu.cpuregs_rs1[4]
.sym 31301 soc.cpu.cpuregs_rs1[3]
.sym 31302 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 31303 soc.cpu.count_cycle[48]
.sym 31304 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 31305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[5]
.sym 31306 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 31314 soc.cpu.count_instr[35]
.sym 31318 soc.cpu.count_instr[39]
.sym 31319 soc.cpu.count_instr[32]
.sym 31324 soc.cpu.count_instr[37]
.sym 31325 soc.cpu.count_instr[38]
.sym 31328 soc.cpu.count_instr[33]
.sym 31331 soc.cpu.count_instr[36]
.sym 31337 soc.cpu.count_instr[34]
.sym 31343 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 31345 soc.cpu.count_instr[32]
.sym 31347 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 31349 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 31352 soc.cpu.count_instr[33]
.sym 31353 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 31355 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 31357 soc.cpu.count_instr[34]
.sym 31359 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 31361 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 31364 soc.cpu.count_instr[35]
.sym 31365 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 31367 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 31370 soc.cpu.count_instr[36]
.sym 31371 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 31373 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 31375 soc.cpu.count_instr[37]
.sym 31377 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 31379 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 31381 soc.cpu.count_instr[38]
.sym 31383 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 31385 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 31388 soc.cpu.count_instr[39]
.sym 31389 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 31390 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31392 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31393 soc.cpu.count_cycle[56]
.sym 31394 soc.cpu.count_cycle[57]
.sym 31395 soc.cpu.count_cycle[58]
.sym 31396 soc.cpu.count_cycle[59]
.sym 31397 soc.cpu.count_cycle[60]
.sym 31398 soc.cpu.count_cycle[61]
.sym 31399 soc.cpu.count_cycle[62]
.sym 31400 soc.cpu.count_cycle[63]
.sym 31402 soc.cpu.instr_rdinstr
.sym 31403 soc.cpu.instr_rdinstr
.sym 31405 soc.cpu.count_instr[20]
.sym 31406 soc.cpu.cpu_state[4]
.sym 31407 soc.cpu.cpu_state[3]
.sym 31408 soc.cpu.count_instr[55]
.sym 31411 soc.cpu.alu_out_q[24]
.sym 31414 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31416 soc.cpu.alu_out_q[3]
.sym 31417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[0]
.sym 31418 soc.cpu.cpuregs_rs1[9]
.sym 31419 soc.cpu.count_cycle[51]
.sym 31420 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 31421 soc.cpu.cpuregs_rs1[7]
.sym 31422 soc.cpu.cpuregs_rs1[14]
.sym 31423 soc.cpu.count_instr[47]
.sym 31424 soc.cpu.reg_pc[1]
.sym 31425 soc.cpu.count_instr[17]
.sym 31426 soc.cpu.count_cycle[24]
.sym 31428 soc.cpu.reg_pc[6]
.sym 31429 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 31434 soc.cpu.count_instr[40]
.sym 31440 soc.cpu.count_instr[46]
.sym 31444 soc.cpu.count_instr[42]
.sym 31446 soc.cpu.count_instr[44]
.sym 31447 soc.cpu.count_instr[45]
.sym 31451 soc.cpu.count_instr[41]
.sym 31453 soc.cpu.count_instr[43]
.sym 31457 soc.cpu.count_instr[47]
.sym 31466 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 31469 soc.cpu.count_instr[40]
.sym 31470 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 31472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 31475 soc.cpu.count_instr[41]
.sym 31476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 31478 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 31480 soc.cpu.count_instr[42]
.sym 31482 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 31484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 31487 soc.cpu.count_instr[43]
.sym 31488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 31490 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 31492 soc.cpu.count_instr[44]
.sym 31494 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 31496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 31498 soc.cpu.count_instr[45]
.sym 31500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 31502 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 31505 soc.cpu.count_instr[46]
.sym 31506 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 31508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 31511 soc.cpu.count_instr[47]
.sym 31512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 31513 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31515 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[0]
.sym 31523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31530 soc.cpu.alu_out_q[21]
.sym 31532 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31535 soc.cpu.count_instr[52]
.sym 31539 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 31540 soc.cpu.count_cycle[28]
.sym 31541 soc.cpu.cpuregs_rs1[15]
.sym 31542 soc.cpu.count_cycle[59]
.sym 31543 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 31544 soc.cpu.count_cycle[60]
.sym 31545 soc.cpu.count_cycle[53]
.sym 31546 soc.cpu.pcpi_rs2[22]
.sym 31547 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31548 soc.cpu.count_cycle[62]
.sym 31549 soc.cpu.count_instr[30]
.sym 31550 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 31551 soc.cpu.cpuregs_rs1[2]
.sym 31552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 31557 soc.cpu.count_instr[48]
.sym 31558 soc.cpu.count_instr[49]
.sym 31561 soc.cpu.count_instr[52]
.sym 31570 soc.cpu.count_instr[53]
.sym 31572 soc.cpu.count_instr[55]
.sym 31575 soc.cpu.count_instr[50]
.sym 31576 soc.cpu.count_instr[51]
.sym 31579 soc.cpu.count_instr[54]
.sym 31589 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 31592 soc.cpu.count_instr[48]
.sym 31593 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 31595 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 31598 soc.cpu.count_instr[49]
.sym 31599 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 31601 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 31604 soc.cpu.count_instr[50]
.sym 31605 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 31607 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 31610 soc.cpu.count_instr[51]
.sym 31611 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 31613 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 31616 soc.cpu.count_instr[52]
.sym 31617 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 31619 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 31621 soc.cpu.count_instr[53]
.sym 31623 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 31625 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 31628 soc.cpu.count_instr[54]
.sym 31629 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 31631 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 31633 soc.cpu.count_instr[55]
.sym 31635 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 31636 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31638 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 31641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[0]
.sym 31643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 31644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31650 soc.cpu.irq_mask[21]
.sym 31651 soc.cpu.count_instr[48]
.sym 31653 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31655 soc.cpu.cpuregs_wrdata[4]
.sym 31656 soc.cpu.cpuregs_wrdata[7]
.sym 31657 soc.cpu.alu_out_q[22]
.sym 31658 soc.cpu.alu_out_q[15]
.sym 31659 soc.cpu.cpuregs_rs1[13]
.sym 31661 soc.cpu.cpuregs_wrdata[5]
.sym 31662 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 31663 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 31664 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 31665 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 31666 soc.cpu.pcpi_rs2[29]
.sym 31667 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 31668 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 31669 soc.cpu.instr_rdinstr
.sym 31670 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 31671 soc.cpu.instr_rdcycleh
.sym 31672 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 31673 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 31674 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 31675 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 31689 soc.cpu.count_instr[57]
.sym 31691 soc.cpu.count_instr[59]
.sym 31692 soc.cpu.count_instr[60]
.sym 31693 soc.cpu.count_instr[61]
.sym 31696 soc.cpu.count_instr[56]
.sym 31702 soc.cpu.count_instr[62]
.sym 31703 soc.cpu.count_instr[63]
.sym 31706 soc.cpu.count_instr[58]
.sym 31712 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 31715 soc.cpu.count_instr[56]
.sym 31716 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 31718 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 31720 soc.cpu.count_instr[57]
.sym 31722 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 31724 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 31726 soc.cpu.count_instr[58]
.sym 31728 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 31730 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 31732 soc.cpu.count_instr[59]
.sym 31734 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 31736 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 31738 soc.cpu.count_instr[60]
.sym 31740 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 31742 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 31744 soc.cpu.count_instr[61]
.sym 31746 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 31748 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 31751 soc.cpu.count_instr[62]
.sym 31752 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 31755 soc.cpu.count_instr[63]
.sym 31758 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 31759 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_$glb_ce
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31761 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 31763 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 31764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 31765 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 31766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 31767 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31769 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 31774 soc.cpu.reg_pc[11]
.sym 31775 soc.cpu.alu_out_q[30]
.sym 31777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[0]
.sym 31778 soc.cpu.cpuregs_wrdata[14]
.sym 31779 soc.cpu.instr_retirq
.sym 31780 soc.cpu.count_instr[27]
.sym 31781 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 31784 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 31786 soc.cpu.cpuregs_rs1[15]
.sym 31787 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 31788 soc.cpu.reg_pc[3]
.sym 31789 soc.cpu.instr_rdinstrh
.sym 31790 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 31791 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31792 soc.cpu.cpuregs_rs1[4]
.sym 31793 soc.cpu.cpuregs_rs1[3]
.sym 31794 soc.cpu.cpuregs_rs1[6]
.sym 31795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[4]
.sym 31797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[5]
.sym 31803 soc.cpu.count_instr[56]
.sym 31805 soc.cpu.count_instr[53]
.sym 31806 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31807 soc.cpu.count_instr[60]
.sym 31808 soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 31809 soc.cpu.decoded_imm[7]
.sym 31810 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31812 soc.cpu.count_cycle[28]
.sym 31813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31815 soc.cpu.count_cycle[53]
.sym 31816 soc.cpu.count_cycle[60]
.sym 31817 soc.cpu.count_instr[21]
.sym 31820 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31823 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31824 soc.cpu.count_instr[28]
.sym 31825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31827 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 31828 soc.cpu.count_cycle[21]
.sym 31829 soc.cpu.instr_rdinstr
.sym 31830 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 31831 soc.cpu.instr_rdcycleh
.sym 31832 soc.cpu.instr_rdinstrh
.sym 31834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31837 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 31838 soc.cpu.count_cycle[28]
.sym 31839 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31843 soc.cpu.count_cycle[21]
.sym 31844 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 31845 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31849 soc.cpu.instr_rdinstr
.sym 31850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31851 soc.cpu.count_instr[21]
.sym 31855 soc.cpu.count_cycle[60]
.sym 31856 soc.cpu.instr_rdcycleh
.sym 31857 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31860 soc.cpu.count_instr[56]
.sym 31861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31862 soc.cpu.instr_rdinstrh
.sym 31863 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 31866 soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 31867 soc.cpu.decoded_imm[7]
.sym 31868 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31872 soc.cpu.instr_rdinstrh
.sym 31873 soc.cpu.count_instr[28]
.sym 31874 soc.cpu.count_instr[60]
.sym 31875 soc.cpu.instr_rdinstr
.sym 31878 soc.cpu.instr_rdcycleh
.sym 31879 soc.cpu.instr_rdinstrh
.sym 31880 soc.cpu.count_cycle[53]
.sym 31881 soc.cpu.count_instr[53]
.sym 31882 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31885 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 31886 soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 31887 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 31888 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 31889 soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 31890 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 31891 soc.cpu.cpuregs_rs1[14]
.sym 31892 soc.cpu.cpuregs_wrdata[0]
.sym 31893 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31894 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31895 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31896 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31897 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31899 soc.cpu.alu_out_q[29]
.sym 31902 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 31903 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 31904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 31905 soc.cpu.decoded_imm[7]
.sym 31906 soc.cpu.cpu_state[2]
.sym 31907 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[0]
.sym 31910 soc.cpu.cpuregs_rs1[9]
.sym 31912 soc.cpu.reg_pc[6]
.sym 31913 soc.cpu.cpuregs_rs1[7]
.sym 31914 soc.cpu.cpuregs_rs1[14]
.sym 31915 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 31916 soc.cpu.cpuregs_rs1[8]
.sym 31917 soc.cpu.cpuregs_wrdata[3]
.sym 31918 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 31919 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 31920 soc.cpu.reg_pc[1]
.sym 31926 soc.cpu.cpuregs_rs1[15]
.sym 31928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31934 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 31936 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31937 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 31938 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 31940 soc.cpu.cpuregs_wrdata[7]
.sym 31943 soc.cpu.cpuregs_wrdata[3]
.sym 31944 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 31945 soc.cpu.cpuregs.regs.1.0_RDATA_3[0]
.sym 31946 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 31947 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31948 soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
.sym 31949 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 31951 soc.cpu.cpuregs.regs.1.0_RDATA_1[0]
.sym 31952 soc.cpu.is_lui_auipc_jal
.sym 31953 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 31955 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31956 soc.cpu.reg_pc[15]
.sym 31959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31960 soc.cpu.is_lui_auipc_jal
.sym 31961 soc.cpu.cpuregs_rs1[15]
.sym 31962 soc.cpu.reg_pc[15]
.sym 31965 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31966 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 31967 soc.cpu.cpuregs.regs.1.0_RDATA_3[0]
.sym 31968 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31972 soc.cpu.cpuregs_wrdata[7]
.sym 31977 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 31978 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 31979 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 31980 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 31984 soc.cpu.cpuregs_wrdata[3]
.sym 31989 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 31990 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 31991 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 31992 soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
.sym 31995 soc.cpu.cpuregs.regs.1.0_RDATA_1[0]
.sym 31996 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31997 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 31998 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32001 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32002 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32003 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 32004 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 32006 clk$SB_IO_IN_$glb_clk
.sym 32008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 32009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 32010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[2]
.sym 32011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 32012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[4]
.sym 32013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[5]
.sym 32014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[6]
.sym 32015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[7]
.sym 32019 COLHI$SB_IO_OUT
.sym 32020 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 32021 soc.cpu.alu_out_q[9]
.sym 32022 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32023 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32024 soc.cpu.cpuregs_raddr2[3]
.sym 32025 soc.cpu.cpuregs_wrdata[0]
.sym 32026 soc.cpu.mem_do_rinst
.sym 32028 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32029 soc.cpu.alu_out_q[11]
.sym 32030 soc.cpu.cpu_state[4]
.sym 32031 soc.cpu.latched_compr
.sym 32032 soc.cpu.alu_out_q[19]
.sym 32033 soc.cpu.decoded_imm[8]
.sym 32034 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32035 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 32037 soc.cpu.pcpi_rs2[22]
.sym 32038 soc.cpu.reg_pc[8]
.sym 32039 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 32040 soc.cpu.cpuregs_rs1[15]
.sym 32041 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 32042 soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 32043 soc.cpu.cpuregs_rs1[2]
.sym 32049 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 32051 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 32052 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 32053 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 32054 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 32055 soc.cpu.cpuregs.regs.1.0_RDATA_6[0]
.sym 32057 soc.cpu.cpuregs.regs.1.0_RDATA[0]
.sym 32059 soc.cpu.cpuregs.regs.1.0_RDATA_2[0]
.sym 32062 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32064 soc.cpu.cpuregs_wrdata[0]
.sym 32065 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 32066 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 32069 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 32073 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32075 soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.sym 32078 soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
.sym 32079 soc.cpu.cpuregs.regs.1.0_RDATA_14[0]
.sym 32082 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 32083 soc.cpu.cpuregs.regs.1.0_RDATA[0]
.sym 32084 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32085 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32088 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32089 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 32090 soc.cpu.cpuregs.regs.1.0_RDATA_14[0]
.sym 32091 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32094 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 32095 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32096 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32097 soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.sym 32100 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32101 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32102 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 32103 soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
.sym 32106 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 32107 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32108 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32109 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 32115 soc.cpu.cpuregs_wrdata[0]
.sym 32118 soc.cpu.cpuregs.regs.1.0_RDATA_6[0]
.sym 32119 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32120 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32121 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 32124 soc.cpu.cpuregs.regs.1.0_RDATA_2[0]
.sym 32125 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32126 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32127 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 32129 clk$SB_IO_IN_$glb_clk
.sym 32131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[8]
.sym 32132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[9]
.sym 32133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[10]
.sym 32134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[11]
.sym 32135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[12]
.sym 32136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[13]
.sym 32137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[14]
.sym 32138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[15]
.sym 32143 soc.cpu.cpu_state[6]
.sym 32144 soc.cpu.reg_pc[7]
.sym 32145 soc.cpu.decoded_imm[15]
.sym 32146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 32147 soc.cpu.cpuregs_wrdata[9]
.sym 32148 soc.cpu.cpuregs_wrdata[15]
.sym 32149 soc.cpu.decoded_imm[3]
.sym 32150 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32151 soc.cpu.decoded_imm[13]
.sym 32152 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 32153 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32154 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 32155 soc.cpu.instr_rdcycleh
.sym 32156 soc.cpu.decoded_imm[2]
.sym 32157 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32158 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 32159 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32160 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 32161 soc.cpu.instr_rdinstr
.sym 32162 soc.cpu.pcpi_rs2[29]
.sym 32163 soc.cpu.decoded_imm[15]
.sym 32164 soc.cpu.decoded_imm[6]
.sym 32165 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 32166 soc.cpu.decoded_imm[4]
.sym 32172 soc.cpu.cpuregs_wrdata[6]
.sym 32175 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 32176 soc.cpu.cpuregs_wrdata[2]
.sym 32187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32188 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32190 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32191 soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.sym 32193 soc.cpu.irq_mask[21]
.sym 32194 soc.cpu.cpuregs_wrdata[10]
.sym 32195 soc.cpu.cpuregs_wrdata[4]
.sym 32196 soc.cpu.instr_maskirq
.sym 32200 soc.cpu.cpuregs_wrdata[15]
.sym 32201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32203 soc.cpu.cpuregs_wrdata[9]
.sym 32205 soc.cpu.cpuregs_wrdata[6]
.sym 32212 soc.cpu.cpuregs_wrdata[2]
.sym 32217 soc.cpu.cpuregs_wrdata[10]
.sym 32225 soc.cpu.cpuregs_wrdata[4]
.sym 32230 soc.cpu.cpuregs_wrdata[15]
.sym 32236 soc.cpu.cpuregs_wrdata[9]
.sym 32241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32242 soc.cpu.instr_maskirq
.sym 32243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32244 soc.cpu.irq_mask[21]
.sym 32247 soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.sym 32248 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32249 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 32250 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32252 clk$SB_IO_IN_$glb_clk
.sym 32254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[16]
.sym 32255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[17]
.sym 32256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[18]
.sym 32257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[19]
.sym 32258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[20]
.sym 32259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[21]
.sym 32260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[22]
.sym 32261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[23]
.sym 32264 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 32266 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 32267 soc.cpu.reg_pc[15]
.sym 32268 soc.cpu.cpuregs_wrdata[8]
.sym 32269 soc.cpu.instr_retirq
.sym 32270 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 32271 soc.cpu.irq_mask[16]
.sym 32272 soc.cpu.cpuregs_wrdata[13]
.sym 32273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 32274 soc.cpu.reg_pc[11]
.sym 32276 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 32277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[10]
.sym 32278 soc.cpu.irq_pending[21]
.sym 32279 soc.cpu.decoded_imm[13]
.sym 32280 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 32281 soc.cpu.cpuregs_wrdata[1]
.sym 32283 soc.cpu.decoded_imm[24]
.sym 32284 soc.cpu.cpu_state[3]
.sym 32285 soc.cpu.instr_rdinstrh
.sym 32286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[14]
.sym 32287 soc.cpu.reg_pc[13]
.sym 32288 soc.cpu.decoded_imm[21]
.sym 32289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[17]
.sym 32295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 32296 soc.cpu.irq_pending[21]
.sym 32297 soc.cpu.cpuregs.regs.0.0_RDATA_2[0]
.sym 32298 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32300 soc.cpu.instr_maskirq
.sym 32301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32302 soc.cpu.cpuregs_wrdata[11]
.sym 32303 soc.cpu.cpu_state[2]
.sym 32304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 32306 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32307 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 32308 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32309 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 32310 soc.cpu.cpu_state[3]
.sym 32314 soc.cpu.timer[20]
.sym 32315 soc.cpu.irq_mask[20]
.sym 32316 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 32317 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32318 soc.cpu.cpu_state[4]
.sym 32319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32320 soc.cpu.cpuregs_wrdata[8]
.sym 32323 soc.cpu.cpuregs_rs1[21]
.sym 32324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[21]
.sym 32325 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 32326 soc.cpu.instr_retirq
.sym 32328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[21]
.sym 32329 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 32330 soc.cpu.cpu_state[3]
.sym 32331 soc.cpu.cpu_state[4]
.sym 32334 soc.cpu.cpuregs_rs1[21]
.sym 32335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32336 soc.cpu.cpu_state[2]
.sym 32337 soc.cpu.instr_retirq
.sym 32340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 32341 soc.cpu.irq_pending[21]
.sym 32342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 32343 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32346 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 32347 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32348 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 32349 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32352 soc.cpu.cpuregs_wrdata[8]
.sym 32358 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 32359 soc.cpu.cpuregs.regs.0.0_RDATA_2[0]
.sym 32360 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32361 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32367 soc.cpu.cpuregs_wrdata[11]
.sym 32370 soc.cpu.timer[20]
.sym 32371 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32372 soc.cpu.instr_maskirq
.sym 32373 soc.cpu.irq_mask[20]
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[24]
.sym 32378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[25]
.sym 32379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[26]
.sym 32380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[27]
.sym 32381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[28]
.sym 32382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[29]
.sym 32383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[30]
.sym 32384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[31]
.sym 32389 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 32390 soc.cpu.reg_pc[21]
.sym 32391 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 32392 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32393 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 32394 soc.cpu.decoded_imm[22]
.sym 32395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 32396 soc.cpu.decoded_imm[16]
.sym 32397 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32398 soc.cpu.cpuregs_wrdata[11]
.sym 32399 soc.cpu.cpu_state[2]
.sym 32400 soc.cpu.cpu_state[4]
.sym 32401 soc.cpu.decoded_imm[10]
.sym 32402 soc.cpu.reg_pc[30]
.sym 32403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[19]
.sym 32404 soc.cpu.cpu_state[4]
.sym 32405 soc.cpu.reg_pc[20]
.sym 32406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 32407 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 32408 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 32409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[0]
.sym 32410 soc.cpu.reg_pc[17]
.sym 32411 soc.cpu.cpu_state[2]
.sym 32412 soc.cpu.instr_retirq
.sym 32418 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 32419 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[18]
.sym 32422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 32423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32424 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 32425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 32427 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32428 soc.cpu.cpu_state[4]
.sym 32430 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 32431 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 32433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[23]
.sym 32434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[24]
.sym 32437 soc.cpu.cpu_state[2]
.sym 32438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 32439 soc.cpu.mem_rdata_q[24]
.sym 32440 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32441 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 32444 soc.cpu.cpu_state[3]
.sym 32445 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32447 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 32448 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32449 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 32452 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 32454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 32458 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32460 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 32463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[18]
.sym 32464 soc.cpu.cpu_state[3]
.sym 32465 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 32466 soc.cpu.cpu_state[4]
.sym 32469 soc.cpu.mem_rdata_q[24]
.sym 32470 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 32471 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32472 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 32475 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 32476 soc.cpu.cpu_state[4]
.sym 32477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[23]
.sym 32478 soc.cpu.cpu_state[3]
.sym 32481 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32482 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32483 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 32487 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 32488 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 32489 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 32490 soc.cpu.mem_rdata_q[24]
.sym 32493 soc.cpu.cpu_state[3]
.sym 32494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 32495 soc.cpu.cpu_state[2]
.sym 32496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[24]
.sym 32497 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 32501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 32502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[3]
.sym 32503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 32504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 32505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 32506 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 32507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[3]
.sym 32509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[29]
.sym 32510 soc.cpu.cpuregs_rs1[22]
.sym 32512 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 32513 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32514 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 32515 soc.cpu.cpu_state[2]
.sym 32516 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 32517 soc.cpu.reg_pc[24]
.sym 32518 soc.cpu.instr_retirq
.sym 32519 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 32520 soc.cpu.cpu_state[4]
.sym 32521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[25]
.sym 32522 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32523 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 32524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[26]
.sym 32525 soc.cpu.reg_out[31]
.sym 32526 soc.cpu.irq_pending[22]
.sym 32527 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 32528 soc.cpu.decoded_imm[27]
.sym 32529 soc.cpu.alu_out_q[19]
.sym 32530 soc.cpu.decoded_imm[20]
.sym 32531 soc.cpu.decoded_imm[28]
.sym 32532 soc.cpu.decoded_imm[26]
.sym 32533 soc.cpu.pcpi_rs2[22]
.sym 32534 soc.cpu.reg_pc[26]
.sym 32535 soc.cpu.decoded_imm[30]
.sym 32541 soc.cpu.irq_pending[21]
.sym 32543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 32545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 32547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32549 soc.cpu.irq_mask[21]
.sym 32551 soc.cpu.irq_mask[22]
.sym 32552 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 32553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32556 soc.cpu.cpuregs_rs1[23]
.sym 32560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32561 soc.cpu.irq_pending[23]
.sym 32562 soc.cpu.instr_maskirq
.sym 32563 soc.cpu.cpuregs_rs1[22]
.sym 32565 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32567 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32570 soc.cpu.irq_pending[22]
.sym 32571 soc.cpu.cpu_state[2]
.sym 32572 soc.cpu.instr_retirq
.sym 32576 soc.cpu.irq_pending[21]
.sym 32577 soc.cpu.irq_mask[21]
.sym 32580 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 32582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 32583 soc.cpu.irq_pending[23]
.sym 32586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 32587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32589 soc.cpu.cpu_state[2]
.sym 32592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32593 soc.cpu.cpuregs_rs1[23]
.sym 32594 soc.cpu.cpu_state[2]
.sym 32595 soc.cpu.instr_retirq
.sym 32598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32601 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32604 soc.cpu.irq_mask[22]
.sym 32607 soc.cpu.irq_pending[22]
.sym 32611 soc.cpu.irq_mask[22]
.sym 32612 soc.cpu.irq_pending[22]
.sym 32616 soc.cpu.instr_maskirq
.sym 32617 soc.cpu.instr_retirq
.sym 32618 soc.cpu.irq_mask[22]
.sym 32619 soc.cpu.cpuregs_rs1[22]
.sym 32620 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32622 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32623 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 32624 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 32625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 32626 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 32627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 32628 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32629 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 32630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 32635 soc.cpu.irq_mask[21]
.sym 32636 soc.cpu.reg_pc[16]
.sym 32637 soc.cpu.irq_mask[22]
.sym 32638 soc.cpu.alu_out_q[18]
.sym 32639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 32641 soc.cpu.decoded_imm[18]
.sym 32642 soc.cpu.instr_waitirq
.sym 32644 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32645 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 32646 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 32647 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32648 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 32649 soc.cpu.pcpi_rs2[29]
.sym 32650 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 32651 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32652 soc.cpu.reg_pc[29]
.sym 32653 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 32654 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 32655 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32656 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32657 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 32658 soc.cpu.irq_pending[26]
.sym 32665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[0]
.sym 32666 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 32667 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32668 soc.cpu.irq_pending[29]
.sym 32670 soc.cpu.cpu_state[2]
.sym 32672 soc.cpu.irq_pending[21]
.sym 32673 soc.cpu.irq_mask[17]
.sym 32674 soc.cpu.irq_mask[29]
.sym 32675 soc.cpu.irq_mask[31]
.sym 32676 soc.cpu.irq_mask[25]
.sym 32680 soc.cpu.irq_pending[31]
.sym 32681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[3]
.sym 32682 soc.cpu.irq_pending[25]
.sym 32684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[1]
.sym 32685 soc.cpu.cpu_state[4]
.sym 32687 soc.cpu.irq_mask[21]
.sym 32691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 32692 soc.cpu.irq_mask[27]
.sym 32693 soc.cpu.irq_pending[17]
.sym 32695 soc.cpu.irq_pending[27]
.sym 32697 soc.cpu.irq_mask[31]
.sym 32699 soc.cpu.irq_pending[31]
.sym 32703 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32704 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 32705 soc.cpu.cpu_state[4]
.sym 32706 soc.cpu.irq_pending[27]
.sym 32709 soc.cpu.irq_pending[25]
.sym 32710 soc.cpu.irq_mask[25]
.sym 32715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[3]
.sym 32716 soc.cpu.cpu_state[2]
.sym 32717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[0]
.sym 32718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[1]
.sym 32723 soc.cpu.irq_pending[29]
.sym 32724 soc.cpu.irq_mask[29]
.sym 32728 soc.cpu.irq_pending[17]
.sym 32730 soc.cpu.irq_mask[17]
.sym 32734 soc.cpu.irq_pending[21]
.sym 32736 soc.cpu.irq_mask[21]
.sym 32740 soc.cpu.irq_pending[27]
.sym 32741 soc.cpu.irq_mask[27]
.sym 32743 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32745 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32746 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 32747 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 32748 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 32749 soc.cpu.cpuregs_wrdata[29]
.sym 32750 soc.cpu.pcpi_rs2[22]
.sym 32751 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 32752 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32753 soc.cpu.pcpi_rs2[29]
.sym 32758 soc.cpu.cpu_state[3]
.sym 32759 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32761 soc.cpu.irq_mask[31]
.sym 32762 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 32763 soc.cpu.alu_out_q[17]
.sym 32764 soc.cpu.irq_pending[25]
.sym 32765 UART_RX_SB_LUT4_I1_I0[3]
.sym 32766 soc.cpu.reg_pc[18]
.sym 32767 soc.cpu.cpuregs_wrdata[22]
.sym 32768 UART_RX_SB_LUT4_I1_I0[3]
.sym 32769 soc.cpu.cpu_state[3]
.sym 32770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 32771 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 32773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[3]
.sym 32774 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 32775 soc.cpu.decoded_imm[13]
.sym 32776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 32777 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 32778 soc.cpu.irq_pending[23]
.sym 32779 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 32781 soc.cpu.irq_pending[27]
.sym 32787 soc.cpu.irq_pending[31]
.sym 32789 soc.cpu.irq_pending[25]
.sym 32792 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 32794 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32796 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32797 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 32798 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32799 soc.cpu.irq_pending[29]
.sym 32800 soc.cpu.irq_pending[17]
.sym 32801 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32802 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 32804 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 32807 soc.cpu.irq_mask[25]
.sym 32808 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32809 soc.cpu.irq_mask[31]
.sym 32812 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 32813 soc.cpu.irq_mask[17]
.sym 32816 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32817 soc.cpu.irq_mask[29]
.sym 32820 soc.cpu.irq_mask[31]
.sym 32822 soc.cpu.irq_pending[31]
.sym 32827 soc.cpu.irq_mask[25]
.sym 32829 soc.cpu.irq_pending[25]
.sym 32832 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32834 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 32835 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 32838 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32839 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 32840 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32844 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 32845 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 32846 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32847 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32850 soc.cpu.irq_mask[29]
.sym 32852 soc.cpu.irq_pending[29]
.sym 32856 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 32857 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 32858 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32859 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32862 soc.cpu.irq_mask[17]
.sym 32865 soc.cpu.irq_pending[17]
.sym 32866 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32868 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 32869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 32870 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 32871 soc.cpu.irq_pending[23]
.sym 32872 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 32873 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 32874 soc.cpu.irq_pending[26]
.sym 32875 soc.cpu.cpuregs_wrdata[31]
.sym 32876 soc.cpu.irq_pending[20]
.sym 32881 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 32882 soc.cpu.cpuregs_wrdata[17]
.sym 32883 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 32884 soc.cpu.cpuregs_wrdata[29]
.sym 32885 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32886 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 32887 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32888 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 32889 soc.cpu.instr_jalr
.sym 32890 soc.cpu.alu_out_q[29]
.sym 32891 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 32892 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 32893 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 32894 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32896 soc.cpu.decoded_imm[20]
.sym 32897 soc.cpu.reg_pc[20]
.sym 32898 soc.cpu.decoded_imm[26]
.sym 32900 soc.cpu.irq_pending[28]
.sym 32901 soc.cpu.reg_pc[30]
.sym 32902 soc.cpu.reg_pc[17]
.sym 32904 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 32910 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 32911 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32913 soc.cpu.instr_maskirq
.sym 32917 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 32919 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 32920 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 32921 soc.cpu.cpuregs_wrdata[29]
.sym 32922 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 32924 soc.cpu.irq_mask[23]
.sym 32925 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32926 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 32927 soc.cpu.cpuregs_wrdata[22]
.sym 32930 soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
.sym 32933 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 32935 soc.cpu.cpuregs_wrdata[20]
.sym 32936 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 32940 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32944 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 32945 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 32946 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32952 soc.cpu.cpuregs_wrdata[20]
.sym 32955 soc.cpu.cpuregs_wrdata[29]
.sym 32961 soc.cpu.irq_mask[23]
.sym 32963 soc.cpu.instr_maskirq
.sym 32967 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 32969 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 32970 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 32973 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 32974 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32975 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32976 soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
.sym 32980 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 32982 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 32987 soc.cpu.cpuregs_wrdata[22]
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32992 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 32993 soc.cpu.cpuregs_wrdata[19]
.sym 32994 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 32995 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 32996 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 32997 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 32998 soc.cpu.reg_pc[31]
.sym 32999 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 33004 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33005 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 33006 soc.cpu.alu_out_q[31]
.sym 33007 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 33008 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 33009 soc.cpu.instr_maskirq
.sym 33010 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 33011 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 33012 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33013 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 33014 soc.cpu.cpuregs_wrdata[25]
.sym 33015 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 33016 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 33017 soc.cpu.reg_out[31]
.sym 33018 soc.cpu.reg_pc[26]
.sym 33019 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 33020 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 33021 soc.cpu.alu_out_q[19]
.sym 33022 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 33024 soc.cpu.cpuregs_wrdata[31]
.sym 33025 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 33027 soc.cpu.decoded_imm[28]
.sym 33035 soc.cpu.cpuregs_rs1[21]
.sym 33036 soc.cpu.cpuregs_rs1[31]
.sym 33038 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 33042 soc.cpu.cpuregs_rs1[23]
.sym 33044 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 33045 soc.cpu.cpuregs_rs1[20]
.sym 33048 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 33050 soc.cpu.cpuregs.regs.1.1_RDATA_9[0]
.sym 33053 soc.cpu.cpuregs_rs1[16]
.sym 33056 soc.cpu.cpuregs_rs1[22]
.sym 33059 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 33060 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33064 soc.cpu.cpuregs.regs.1.1_RDATA_15[0]
.sym 33066 soc.cpu.cpuregs_rs1[21]
.sym 33075 soc.cpu.cpuregs_rs1[16]
.sym 33079 soc.cpu.cpuregs_rs1[20]
.sym 33084 soc.cpu.cpuregs_rs1[31]
.sym 33090 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 33091 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 33092 soc.cpu.cpuregs.regs.1.1_RDATA_15[0]
.sym 33093 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 33098 soc.cpu.cpuregs_rs1[22]
.sym 33104 soc.cpu.cpuregs_rs1[23]
.sym 33108 soc.cpu.cpuregs.regs.1.1_RDATA_9[0]
.sym 33109 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 33110 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 33111 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 33112 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33113 clk$SB_IO_IN_$glb_clk
.sym 33114 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33115 soc.cpu.irq_pending[19]
.sym 33116 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 33117 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 33118 soc.cpu.irq_pending[28]
.sym 33119 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 33120 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 33121 soc.cpu.irq_pending[24]
.sym 33122 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 33127 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 33129 soc.cpu.cpuregs_wrdata[18]
.sym 33130 soc.cpu.instr_jalr
.sym 33132 soc.cpu.reg_pc[22]
.sym 33133 soc.cpu.cpuregs_rs1[20]
.sym 33134 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 33135 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 33136 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33137 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 33138 soc.cpu.reg_pc[29]
.sym 33139 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33140 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 33141 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33142 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 33144 soc.cpu.reg_pc[29]
.sym 33145 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 33146 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 33148 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33158 soc.cpu.cpuregs_wrdata[26]
.sym 33159 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33160 soc.cpu.cpuregs_wrdata[23]
.sym 33161 soc.cpu.is_lui_auipc_jal
.sym 33162 soc.cpu.reg_pc[31]
.sym 33163 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 33164 soc.cpu.reg_pc[23]
.sym 33167 soc.cpu.cpuregs_rs1[31]
.sym 33170 soc.cpu.cpuregs_wrdata[30]
.sym 33173 soc.cpu.cpuregs.regs.1.1_RDATA_1[0]
.sym 33174 soc.cpu.is_lui_auipc_jal
.sym 33178 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 33180 soc.cpu.cpuregs.regs.1.1_RDATA[0]
.sym 33181 soc.cpu.cpuregs_rs1[23]
.sym 33184 soc.cpu.cpuregs_wrdata[31]
.sym 33185 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 33187 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 33191 soc.cpu.cpuregs_wrdata[26]
.sym 33195 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 33196 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 33197 soc.cpu.cpuregs.regs.1.1_RDATA_1[0]
.sym 33198 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 33204 soc.cpu.cpuregs_wrdata[30]
.sym 33207 soc.cpu.cpuregs.regs.1.1_RDATA[0]
.sym 33208 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 33209 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 33210 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 33213 soc.cpu.reg_pc[31]
.sym 33214 soc.cpu.is_lui_auipc_jal
.sym 33215 soc.cpu.cpuregs_rs1[31]
.sym 33216 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33219 soc.cpu.reg_pc[23]
.sym 33220 soc.cpu.cpuregs_rs1[23]
.sym 33221 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33222 soc.cpu.is_lui_auipc_jal
.sym 33225 soc.cpu.cpuregs_wrdata[23]
.sym 33231 soc.cpu.cpuregs_wrdata[31]
.sym 33236 clk$SB_IO_IN_$glb_clk
.sym 33238 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 33239 soc.cpu.decoded_imm[29]
.sym 33240 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 33241 soc.cpu.cpuregs_wrdata[27]
.sym 33242 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 33243 soc.cpu.decoded_imm[28]
.sym 33244 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 33245 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 33246 soc.cpu.reg_pc[23]
.sym 33251 soc.cpu.irq_pending[24]
.sym 33252 soc.cpu.cpuregs_wrdata[26]
.sym 33253 soc.cpu.irq_pending[28]
.sym 33255 soc.cpu.is_alu_reg_imm
.sym 33257 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 33259 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 33260 soc.cpu.cpuregs_wrdata[16]
.sym 33261 soc.cpu.reg_pc[30]
.sym 33262 soc.cpu.irq_pending[27]
.sym 33265 soc.cpu.decoded_imm[28]
.sym 33270 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 33272 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33281 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[1]
.sym 33282 soc.cpu.irq_pending[28]
.sym 33286 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 33289 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[0]
.sym 33291 soc.cpu.reg_out[28]
.sym 33292 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33296 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 33297 soc.cpu.alu_out_q[28]
.sym 33299 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 33300 soc.cpu.irq_mask[28]
.sym 33302 soc.cpu.cpuregs_wrdata[16]
.sym 33303 soc.cpu.latched_stalu
.sym 33304 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 33310 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 33312 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 33315 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 33318 soc.cpu.cpuregs_wrdata[16]
.sym 33324 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33325 soc.cpu.irq_pending[28]
.sym 33326 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 33327 soc.cpu.irq_mask[28]
.sym 33332 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 33336 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 33337 soc.cpu.reg_out[28]
.sym 33338 soc.cpu.alu_out_q[28]
.sym 33339 soc.cpu.latched_stalu
.sym 33349 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[0]
.sym 33350 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[1]
.sym 33359 clk$SB_IO_IN_$glb_clk
.sym 33364 SEG[1]$SB_IO_OUT
.sym 33365 SEG[5]$SB_IO_OUT
.sym 33366 SEG[0]$SB_IO_OUT
.sym 33368 display.refresh_tick_SB_LUT4_O_I3
.sym 33373 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 33374 UART_RX_SB_LUT4_I1_I0[3]
.sym 33376 soc.cpu.cpuregs_wrdata[27]
.sym 33378 soc.cpu.cpuregs_waddr[3]
.sym 33379 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 33381 soc.cpu.alu_out_q[27]
.sym 33382 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 33383 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 33384 soc.cpu.cpuregs_waddr[0]
.sym 33386 soc.cpu.alu_out_q[28]
.sym 33389 soc.cpu.latched_stalu
.sym 33488 COLHI$SB_IO_OUT
.sym 33497 display.refresh_tick_SB_LUT4_O_I3
.sym 33559 SEG[4]$SB_IO_OUT
.sym 33581 SEG[4]$SB_IO_OUT
.sym 33584 gpio_out[14]
.sym 33585 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 33586 gpio_out[12]
.sym 33587 gpio_out[9]
.sym 33588 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 33589 gpio_out[10]
.sym 33590 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 33591 gpio_out[13]
.sym 33595 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 33602 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33628 gpio_out_SB_DFFESR_Q_9_E
.sym 33629 iomem_wdata[6]
.sym 33630 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33633 DBG[1]$SB_IO_OUT
.sym 33635 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33636 DBG[2]$SB_IO_OUT
.sym 33640 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33644 iomem_wdata[2]
.sym 33645 gpio_out[5]
.sym 33646 iomem_wdata[1]
.sym 33648 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 33649 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33651 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 33652 iomem_wdata[5]
.sym 33653 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 33656 gpio_out[6]
.sym 33665 DBG[2]$SB_IO_OUT
.sym 33666 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 33667 gpio_out[6]
.sym 33668 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 33673 iomem_wdata[2]
.sym 33679 iomem_wdata[5]
.sym 33683 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 33684 DBG[1]$SB_IO_OUT
.sym 33685 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 33686 gpio_out[5]
.sym 33689 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33690 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33691 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33692 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33698 iomem_wdata[6]
.sym 33704 iomem_wdata[1]
.sym 33705 gpio_out_SB_DFFESR_Q_9_E
.sym 33706 clk$SB_IO_IN_$glb_clk
.sym 33707 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33718 gpio_out[4]
.sym 33719 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33720 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33723 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33725 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 33730 DBG[2]$SB_IO_OUT
.sym 33731 soc.memory.wen[1]
.sym 33735 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 33747 gpio_out_SB_DFFESR_Q_E
.sym 33755 iomem_wdata[12]
.sym 33760 iomem_wdata[10]
.sym 33762 iomem_wdata[6]
.sym 33764 iomem_wdata[2]
.sym 33771 soc.cpu.cpuregs_rs1[0]
.sym 33775 soc.cpu.mem_la_wdata[2]
.sym 33776 iomem_wdata[14]
.sym 33871 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 33872 iomem_wdata[7]
.sym 33873 iomem_wdata[3]
.sym 33874 iomem_wdata[10]
.sym 33875 iomem_wdata[6]
.sym 33876 iomem_wdata[2]
.sym 33877 iomem_wdata[29]
.sym 33883 iomem_wdata[25]
.sym 33884 gpio_out_SB_DFFESR_Q_9_E
.sym 33887 iomem_wdata[4]
.sym 33888 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33889 iomem_addr[9]
.sym 33890 soc.memory.rdata_1[11]
.sym 33891 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33892 gpio_out_SB_DFFESR_Q_9_E
.sym 33893 iomem_wdata[15]
.sym 33896 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 33897 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33900 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 33901 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33902 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33903 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 33904 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 33906 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 33923 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33934 soc.cpu.cpuregs_rs1[1]
.sym 33936 soc.cpu.cpuregs_rs1[0]
.sym 33948 soc.cpu.cpuregs_rs1[0]
.sym 33964 soc.cpu.cpuregs_rs1[1]
.sym 33991 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33992 clk$SB_IO_IN_$glb_clk
.sym 33993 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 33995 soc.cpu.irq_mask[5]
.sym 33996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 33997 soc.cpu.irq_mask[3]
.sym 33998 soc.cpu.irq_mask[6]
.sym 33999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 34000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34001 soc.cpu.irq_mask[4]
.sym 34003 iomem_wdata[2]
.sym 34006 iomem_wdata[4]
.sym 34009 iomem_wdata[10]
.sym 34010 iomem_wdata[5]
.sym 34012 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 34013 soc.cpu.trap_SB_LUT4_I2_O
.sym 34014 soc.cpu.trap_SB_LUT4_I2_O
.sym 34015 iomem_wdata[7]
.sym 34017 iomem_wdata[3]
.sym 34018 soc.cpu.is_lui_auipc_jal
.sym 34019 soc.cpu.cpuregs_rs1[2]
.sym 34021 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 34023 soc.cpu.is_lui_auipc_jal
.sym 34024 iomem_addr[2]
.sym 34025 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 34026 soc.cpu.is_lui_auipc_jal
.sym 34027 soc.cpu.timer[0]
.sym 34028 soc.cpu.irq_pending[0]
.sym 34029 soc.cpu.reg_pc[7]
.sym 34037 soc.cpu.timer[6]
.sym 34039 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 34043 soc.cpu.irq_mask[0]
.sym 34046 soc.cpu.instr_retirq
.sym 34047 soc.cpu.is_lui_auipc_jal
.sym 34049 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34050 soc.cpu.cpuregs_rs1[7]
.sym 34051 soc.cpu.timer[0]
.sym 34053 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 34054 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34055 soc.cpu.cpuregs_rs1[5]
.sym 34056 soc.cpu.reg_pc[5]
.sym 34057 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 34059 soc.cpu.cpuregs_rs1[3]
.sym 34060 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 34061 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34062 soc.cpu.instr_maskirq
.sym 34063 soc.cpu.irq_mask[6]
.sym 34064 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34065 soc.cpu.cpuregs_rs1[6]
.sym 34066 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 34068 soc.cpu.cpuregs_rs1[5]
.sym 34069 soc.cpu.reg_pc[5]
.sym 34070 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34071 soc.cpu.is_lui_auipc_jal
.sym 34074 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34075 soc.cpu.timer[0]
.sym 34076 soc.cpu.irq_mask[0]
.sym 34077 soc.cpu.instr_maskirq
.sym 34080 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34081 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34082 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 34083 soc.cpu.cpuregs_rs1[6]
.sym 34086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 34088 soc.cpu.cpuregs_rs1[6]
.sym 34089 soc.cpu.instr_retirq
.sym 34092 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 34093 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34094 soc.cpu.cpuregs_rs1[5]
.sym 34095 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34098 soc.cpu.irq_mask[6]
.sym 34099 soc.cpu.instr_maskirq
.sym 34100 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34101 soc.cpu.timer[6]
.sym 34104 soc.cpu.cpuregs_rs1[7]
.sym 34105 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34106 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 34107 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34110 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34111 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 34112 soc.cpu.cpuregs_rs1[3]
.sym 34113 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34115 clk$SB_IO_IN_$glb_clk
.sym 34116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 34118 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 34119 soc.cpu.irq_mask[10]
.sym 34120 soc.cpu.irq_mask[2]
.sym 34121 soc.cpu.irq_mask[9]
.sym 34122 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 34123 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 34124 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 34129 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 34133 iomem_wdata[9]
.sym 34134 soc.cpu.irq_mask[4]
.sym 34136 soc.memory.rdata_0[11]
.sym 34137 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34139 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 34140 soc.cpu.trap_SB_LUT4_I2_O
.sym 34141 soc.cpu.cpuregs_rs1[5]
.sym 34142 soc.cpu.reg_pc[5]
.sym 34143 soc.cpu.reg_pc[2]
.sym 34144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 34145 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 34146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34147 soc.cpu.cpuregs_rs1[6]
.sym 34148 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 34150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 34151 soc.cpu.irq_mask[4]
.sym 34152 soc.cpu.reg_pc[3]
.sym 34158 soc.cpu.cpu_state[2]
.sym 34159 soc.cpu.reg_pc[3]
.sym 34161 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34163 soc.cpu.instr_maskirq
.sym 34164 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34165 soc.cpu.cpuregs_rs1[2]
.sym 34166 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 34167 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 34168 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34169 soc.cpu.reg_pc[2]
.sym 34170 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 34171 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34172 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34175 soc.cpu.cpuregs_rs1[7]
.sym 34176 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34177 soc.cpu.irq_mask[2]
.sym 34178 soc.cpu.is_lui_auipc_jal
.sym 34181 soc.cpu.reg_pc[9]
.sym 34183 soc.cpu.cpuregs_rs1[3]
.sym 34184 soc.cpu.cpuregs_rs1[4]
.sym 34185 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34186 soc.cpu.is_lui_auipc_jal
.sym 34187 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 34188 soc.cpu.cpuregs_rs1[9]
.sym 34189 soc.cpu.reg_pc[7]
.sym 34191 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 34192 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 34193 soc.cpu.cpu_state[2]
.sym 34194 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 34197 soc.cpu.cpuregs_rs1[2]
.sym 34198 soc.cpu.reg_pc[2]
.sym 34199 soc.cpu.is_lui_auipc_jal
.sym 34200 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34203 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34204 soc.cpu.cpuregs_rs1[7]
.sym 34205 soc.cpu.reg_pc[7]
.sym 34206 soc.cpu.is_lui_auipc_jal
.sym 34209 soc.cpu.reg_pc[3]
.sym 34210 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34211 soc.cpu.is_lui_auipc_jal
.sym 34212 soc.cpu.cpuregs_rs1[3]
.sym 34215 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34216 soc.cpu.cpuregs_rs1[4]
.sym 34217 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 34218 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34221 soc.cpu.reg_pc[9]
.sym 34222 soc.cpu.is_lui_auipc_jal
.sym 34223 soc.cpu.cpuregs_rs1[9]
.sym 34224 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34228 soc.cpu.instr_maskirq
.sym 34230 soc.cpu.irq_mask[2]
.sym 34233 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34234 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34235 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34236 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34238 clk$SB_IO_IN_$glb_clk
.sym 34239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34240 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34241 soc.cpu.irq_pending[9]
.sym 34242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 34244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 34245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]
.sym 34247 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 34251 soc.cpu.count_cycle[16]
.sym 34252 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 34253 soc.cpu.irq_pending[1]
.sym 34254 soc.simpleuart.send_divcnt[1]
.sym 34255 soc.simpleuart.send_pattern[5]
.sym 34257 $PACKER_VCC_NET
.sym 34258 soc.cpu.cpuregs_rs1[2]
.sym 34261 soc.cpu.timer[7]
.sym 34264 iomem_wdata[30]
.sym 34265 soc.cpu.pcpi_rs2[30]
.sym 34266 iomem_wdata[20]
.sym 34267 soc.cpu.reg_pc[9]
.sym 34268 iomem_wdata[14]
.sym 34269 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34270 soc.cpu.instr_retirq
.sym 34271 soc.cpu.mem_la_wdata[2]
.sym 34273 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34275 soc.cpu.irq_pending[9]
.sym 34281 soc.cpu.pcpi_rs2[30]
.sym 34282 soc.cpu.irq_pending[0]
.sym 34283 soc.cpu.count_cycle[2]
.sym 34287 UART_RX_SB_LUT4_I1_I0[3]
.sym 34291 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 34293 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 34294 soc.cpu.irq_mask[0]
.sym 34295 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 34296 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 34297 soc.cpu.count_cycle[0]
.sym 34298 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 34299 soc.cpu.trap_SB_LUT4_I2_O
.sym 34300 soc.cpu.instr_retirq_SB_LUT4_I2_O[2]
.sym 34303 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34304 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 34305 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34306 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34307 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 34308 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34310 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 34314 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34315 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 34316 soc.cpu.count_cycle[0]
.sym 34320 soc.cpu.irq_pending[0]
.sym 34321 UART_RX_SB_LUT4_I1_I0[3]
.sym 34322 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 34323 soc.cpu.irq_mask[0]
.sym 34326 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34327 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34328 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 34329 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 34332 soc.cpu.instr_retirq_SB_LUT4_I2_O[2]
.sym 34333 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34334 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 34335 soc.cpu.count_cycle[2]
.sym 34338 soc.cpu.pcpi_rs2[30]
.sym 34339 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34340 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34341 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 34344 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34345 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 34346 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 34347 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34351 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 34352 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 34353 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34356 soc.cpu.irq_pending[0]
.sym 34357 soc.cpu.irq_mask[0]
.sym 34360 soc.cpu.trap_SB_LUT4_I2_O
.sym 34361 clk$SB_IO_IN_$glb_clk
.sym 34363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 34365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 34367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 34368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 34369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 34373 soc.cpu.count_cycle[17]
.sym 34374 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 34375 iomem_wdata[25]
.sym 34376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 34378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 34379 soc.simpleuart_reg_div_do[13]
.sym 34380 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 34381 iomem_addr[9]
.sym 34382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 34384 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 34385 iomem_wdata[30]
.sym 34386 soc.cpu.irq_pending[0]
.sym 34387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34388 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 34389 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34390 $PACKER_VCC_NET
.sym 34391 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34392 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34393 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34395 soc.cpu.count_instr[36]
.sym 34396 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 34397 iomem_addr[11]
.sym 34398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34416 soc.cpu.count_cycle[4]
.sym 34417 soc.cpu.count_cycle[5]
.sym 34419 soc.cpu.count_cycle[7]
.sym 34422 soc.cpu.count_cycle[2]
.sym 34425 soc.cpu.count_cycle[0]
.sym 34426 soc.cpu.count_cycle[6]
.sym 34429 soc.cpu.count_cycle[1]
.sym 34431 soc.cpu.count_cycle[3]
.sym 34433 soc.cpu.count_cycle[0]
.sym 34436 $nextpnr_ICESTORM_LC_9$O
.sym 34438 soc.cpu.count_cycle[0]
.sym 34442 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 34444 soc.cpu.count_cycle[1]
.sym 34446 soc.cpu.count_cycle[0]
.sym 34448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 34451 soc.cpu.count_cycle[2]
.sym 34452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 34454 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 34456 soc.cpu.count_cycle[3]
.sym 34458 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 34460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 34462 soc.cpu.count_cycle[4]
.sym 34464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 34466 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 34468 soc.cpu.count_cycle[5]
.sym 34470 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 34472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 34475 soc.cpu.count_cycle[6]
.sym 34476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 34478 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 34480 soc.cpu.count_cycle[7]
.sym 34482 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 34484 clk$SB_IO_IN_$glb_clk
.sym 34485 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34487 soc.cpu.irq_mask[14]
.sym 34488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 34491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34493 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34498 soc.cpu.timer[12]
.sym 34499 iomem_addr[5]
.sym 34500 soc.cpu.instr_rdinstrh
.sym 34501 soc.cpu.irq_pending[4]
.sym 34503 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 34504 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 34505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[4]
.sym 34506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[5]
.sym 34508 soc.cpu.cpuregs_rs1[4]
.sym 34509 soc.cpu.trap_SB_LUT4_I2_O
.sym 34510 soc.cpu.is_lui_auipc_jal
.sym 34511 soc.cpu.count_cycle[22]
.sym 34512 iomem_wdata[26]
.sym 34513 soc.cpu.reg_pc[7]
.sym 34514 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 34516 soc.cpu.count_cycle[15]
.sym 34517 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 34518 soc.cpu.cpuregs_rs1[2]
.sym 34519 soc.cpu.instr_rdinstrh
.sym 34520 iomem_addr[2]
.sym 34521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34522 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 34529 soc.cpu.count_cycle[10]
.sym 34533 soc.cpu.count_cycle[14]
.sym 34536 soc.cpu.count_cycle[9]
.sym 34538 soc.cpu.count_cycle[11]
.sym 34540 soc.cpu.count_cycle[13]
.sym 34542 soc.cpu.count_cycle[15]
.sym 34547 soc.cpu.count_cycle[12]
.sym 34551 soc.cpu.count_cycle[8]
.sym 34559 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 34561 soc.cpu.count_cycle[8]
.sym 34563 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 34565 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 34567 soc.cpu.count_cycle[9]
.sym 34569 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 34571 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 34574 soc.cpu.count_cycle[10]
.sym 34575 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 34577 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 34579 soc.cpu.count_cycle[11]
.sym 34581 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 34583 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 34586 soc.cpu.count_cycle[12]
.sym 34587 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 34589 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 34591 soc.cpu.count_cycle[13]
.sym 34593 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 34595 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 34598 soc.cpu.count_cycle[14]
.sym 34599 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 34601 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 34603 soc.cpu.count_cycle[15]
.sym 34605 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 34607 clk$SB_IO_IN_$glb_clk
.sym 34608 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34610 iomem_wdata[18]
.sym 34611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 34612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34615 iomem_wdata[22]
.sym 34616 iomem_wdata[26]
.sym 34619 soc.cpu.count_cycle[19]
.sym 34620 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 34622 soc.cpu.trap_SB_LUT4_I2_O
.sym 34625 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 34626 soc.cpu.cpuregs_rs1[9]
.sym 34628 soc.cpu.cpuregs_rs1[14]
.sym 34633 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34634 soc.cpu.reg_pc[2]
.sym 34635 soc.cpu.alu_out_q[2]
.sym 34636 soc.cpu.count_cycle[11]
.sym 34637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 34638 soc.cpu.reg_pc[5]
.sym 34639 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 34640 soc.cpu.count_cycle[13]
.sym 34641 soc.cpu.count_cycle[36]
.sym 34642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34643 soc.cpu.trap_SB_LUT4_I2_O
.sym 34644 soc.cpu.cpuregs_rs1[5]
.sym 34645 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 34658 soc.cpu.count_cycle[16]
.sym 34661 soc.cpu.count_cycle[19]
.sym 34668 soc.cpu.count_cycle[18]
.sym 34670 soc.cpu.count_cycle[20]
.sym 34671 soc.cpu.count_cycle[21]
.sym 34672 soc.cpu.count_cycle[22]
.sym 34673 soc.cpu.count_cycle[23]
.sym 34675 soc.cpu.count_cycle[17]
.sym 34682 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 34684 soc.cpu.count_cycle[16]
.sym 34686 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 34688 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 34690 soc.cpu.count_cycle[17]
.sym 34692 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 34694 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 34697 soc.cpu.count_cycle[18]
.sym 34698 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 34700 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 34702 soc.cpu.count_cycle[19]
.sym 34704 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 34706 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 34709 soc.cpu.count_cycle[20]
.sym 34710 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 34712 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 34715 soc.cpu.count_cycle[21]
.sym 34716 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 34718 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 34721 soc.cpu.count_cycle[22]
.sym 34722 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 34724 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 34727 soc.cpu.count_cycle[23]
.sym 34728 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 34730 clk$SB_IO_IN_$glb_clk
.sym 34731 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34734 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 34735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34739 iomem_wdata[11]
.sym 34742 soc.cpu.count_cycle[27]
.sym 34744 iomem_wdata[16]
.sym 34745 iomem_wdata[22]
.sym 34746 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 34747 iomem_wdata[21]
.sym 34748 soc.cpu.mem_la_wdata[2]
.sym 34749 soc.cpu.pcpi_rs2[22]
.sym 34750 flash_clk_SB_LUT4_I3_O[1]
.sym 34751 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 34752 UART_RX_SB_LUT4_I1_O
.sym 34753 soc.cpu.count_instr[7]
.sym 34754 iomem_wdata[21]
.sym 34756 soc.cpu.pcpi_rs2[27]
.sym 34758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34759 soc.cpu.pcpi_rs2[26]
.sym 34760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34761 soc.cpu.count_cycle[20]
.sym 34762 soc.cpu.count_cycle[31]
.sym 34763 soc.cpu.reg_pc[9]
.sym 34764 soc.cpu.count_cycle[44]
.sym 34765 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34766 soc.cpu.count_cycle[25]
.sym 34767 soc.cpu.trap_SB_LUT4_I2_O
.sym 34768 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 34773 soc.cpu.count_cycle[24]
.sym 34780 soc.cpu.count_cycle[31]
.sym 34782 soc.cpu.count_cycle[25]
.sym 34784 soc.cpu.count_cycle[27]
.sym 34785 soc.cpu.count_cycle[28]
.sym 34799 soc.cpu.count_cycle[26]
.sym 34802 soc.cpu.count_cycle[29]
.sym 34803 soc.cpu.count_cycle[30]
.sym 34805 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 34808 soc.cpu.count_cycle[24]
.sym 34809 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 34811 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 34813 soc.cpu.count_cycle[25]
.sym 34815 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 34817 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 34819 soc.cpu.count_cycle[26]
.sym 34821 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 34823 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 34825 soc.cpu.count_cycle[27]
.sym 34827 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 34829 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 34831 soc.cpu.count_cycle[28]
.sym 34833 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 34835 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 34837 soc.cpu.count_cycle[29]
.sym 34839 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 34841 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 34843 soc.cpu.count_cycle[30]
.sym 34845 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 34847 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 34850 soc.cpu.count_cycle[31]
.sym 34851 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 34853 clk$SB_IO_IN_$glb_clk
.sym 34854 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34857 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34859 iomem_wdata[27]
.sym 34860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34865 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 34867 soc.cpu.instr_rdinstr
.sym 34869 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 34870 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34871 iomem_wdata[28]
.sym 34872 iomem_wdata[11]
.sym 34873 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 34877 iomem_addr[7]
.sym 34879 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34880 soc.cpu.count_cycle[26]
.sym 34881 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34882 soc.cpu.count_instr[37]
.sym 34883 $PACKER_VCC_NET
.sym 34884 soc.cpu.cpuregs_rs1[14]
.sym 34885 soc.cpu.count_instr[5]
.sym 34886 soc.cpu.count_instr[36]
.sym 34887 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 34888 soc.cpu.count_cycle[30]
.sym 34889 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34890 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 34891 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 34898 soc.cpu.count_cycle[34]
.sym 34899 soc.cpu.count_cycle[35]
.sym 34902 soc.cpu.count_cycle[38]
.sym 34903 soc.cpu.count_cycle[39]
.sym 34905 soc.cpu.count_cycle[33]
.sym 34920 soc.cpu.count_cycle[32]
.sym 34924 soc.cpu.count_cycle[36]
.sym 34925 soc.cpu.count_cycle[37]
.sym 34928 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 34930 soc.cpu.count_cycle[32]
.sym 34932 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 34934 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 34936 soc.cpu.count_cycle[33]
.sym 34938 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 34940 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 34943 soc.cpu.count_cycle[34]
.sym 34944 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 34946 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 34949 soc.cpu.count_cycle[35]
.sym 34950 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 34952 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 34954 soc.cpu.count_cycle[36]
.sym 34956 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 34958 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 34960 soc.cpu.count_cycle[37]
.sym 34962 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 34964 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 34967 soc.cpu.count_cycle[38]
.sym 34968 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 34970 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 34973 soc.cpu.count_cycle[39]
.sym 34974 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 34976 clk$SB_IO_IN_$glb_clk
.sym 34977 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34978 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 34982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34984 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34985 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 34991 soc.cpu.cpuregs_rs1[15]
.sym 34992 soc.cpu.count_instr[11]
.sym 34996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[14]
.sym 34998 soc.cpu.trap_SB_LUT4_I2_O
.sym 35000 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 35002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35003 soc.cpu.instr_rdinstrh
.sym 35004 soc.cpu.count_cycle[15]
.sym 35005 soc.cpu.count_instr[40]
.sym 35006 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 35007 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 35008 soc.cpu.count_instr[13]
.sym 35009 soc.cpu.cpuregs_rs1[2]
.sym 35010 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 35011 soc.cpu.count_cycle[22]
.sym 35012 soc.cpu.reg_pc[7]
.sym 35013 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 35014 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 35021 soc.cpu.count_cycle[42]
.sym 35025 soc.cpu.count_cycle[46]
.sym 35027 soc.cpu.count_cycle[40]
.sym 35031 soc.cpu.count_cycle[44]
.sym 35036 soc.cpu.count_cycle[41]
.sym 35038 soc.cpu.count_cycle[43]
.sym 35048 soc.cpu.count_cycle[45]
.sym 35050 soc.cpu.count_cycle[47]
.sym 35051 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 35053 soc.cpu.count_cycle[40]
.sym 35055 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 35057 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 35060 soc.cpu.count_cycle[41]
.sym 35061 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 35063 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 35066 soc.cpu.count_cycle[42]
.sym 35067 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 35069 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 35072 soc.cpu.count_cycle[43]
.sym 35073 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 35075 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 35077 soc.cpu.count_cycle[44]
.sym 35079 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 35081 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 35083 soc.cpu.count_cycle[45]
.sym 35085 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 35087 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 35090 soc.cpu.count_cycle[46]
.sym 35091 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 35093 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 35095 soc.cpu.count_cycle[47]
.sym 35097 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35100 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35103 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 35104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35105 iomem_wdata[23]
.sym 35107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35113 soc.cpu.count_instr[47]
.sym 35114 soc.cpu.count_instr[15]
.sym 35116 soc.cpu.trap_SB_LUT4_I2_O
.sym 35125 soc.cpu.count_instr[16]
.sym 35126 soc.cpu.reg_pc[2]
.sym 35127 soc.cpu.trap_SB_LUT4_I2_O
.sym 35128 soc.cpu.count_cycle[63]
.sym 35129 soc.cpu.reg_pc[4]
.sym 35131 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 35132 soc.cpu.alu_out_q[2]
.sym 35133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 35134 soc.cpu.reg_pc[5]
.sym 35135 soc.cpu.count_cycle[49]
.sym 35136 soc.cpu.count_instr[54]
.sym 35137 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 35143 soc.cpu.count_cycle[49]
.sym 35149 soc.cpu.count_cycle[55]
.sym 35153 soc.cpu.count_cycle[51]
.sym 35154 soc.cpu.count_cycle[52]
.sym 35160 soc.cpu.count_cycle[50]
.sym 35163 soc.cpu.count_cycle[53]
.sym 35166 soc.cpu.count_cycle[48]
.sym 35172 soc.cpu.count_cycle[54]
.sym 35174 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 35176 soc.cpu.count_cycle[48]
.sym 35178 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 35180 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 35183 soc.cpu.count_cycle[49]
.sym 35184 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 35186 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 35189 soc.cpu.count_cycle[50]
.sym 35190 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 35192 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 35194 soc.cpu.count_cycle[51]
.sym 35196 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 35198 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 35200 soc.cpu.count_cycle[52]
.sym 35202 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 35204 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 35207 soc.cpu.count_cycle[53]
.sym 35208 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 35210 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 35212 soc.cpu.count_cycle[54]
.sym 35214 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 35216 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 35219 soc.cpu.count_cycle[55]
.sym 35220 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35223 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35224 soc.cpu.reg_pc[4]
.sym 35225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 35227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 35228 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 35229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 35231 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 35234 soc.cpu.cpuregs_raddr2[3]
.sym 35235 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 35238 soc.cpu.count_cycle[53]
.sym 35239 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 35242 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 35243 soc.cpu.cpuregs_rs1[15]
.sym 35245 soc.cpu.count_instr[23]
.sym 35249 soc.cpu.count_cycle[20]
.sym 35250 soc.cpu.count_cycle[61]
.sym 35251 soc.cpu.pcpi_rs2[26]
.sym 35253 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 35255 soc.cpu.reg_pc[9]
.sym 35256 soc.cpu.instr_retirq
.sym 35257 soc.cpu.count_instr[24]
.sym 35258 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 35259 soc.cpu.irq_pending[1]
.sym 35260 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 35267 soc.cpu.count_cycle[58]
.sym 35269 soc.cpu.count_cycle[60]
.sym 35274 soc.cpu.count_cycle[57]
.sym 35276 soc.cpu.count_cycle[59]
.sym 35281 soc.cpu.count_cycle[56]
.sym 35286 soc.cpu.count_cycle[61]
.sym 35287 soc.cpu.count_cycle[62]
.sym 35288 soc.cpu.count_cycle[63]
.sym 35297 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 35300 soc.cpu.count_cycle[56]
.sym 35301 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 35303 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 35305 soc.cpu.count_cycle[57]
.sym 35307 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 35309 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 35312 soc.cpu.count_cycle[58]
.sym 35313 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 35315 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 35317 soc.cpu.count_cycle[59]
.sym 35319 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 35321 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 35324 soc.cpu.count_cycle[60]
.sym 35325 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 35327 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 35330 soc.cpu.count_cycle[61]
.sym 35331 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 35333 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 35336 soc.cpu.count_cycle[62]
.sym 35337 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 35342 soc.cpu.count_cycle[63]
.sym 35343 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35346 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35347 soc.cpu.cpuregs_wrdata[5]
.sym 35348 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35349 soc.cpu.reg_pc[3]
.sym 35350 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 35351 soc.cpu.reg_pc[5]
.sym 35352 soc.cpu.cpuregs_wrdata[4]
.sym 35353 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 35354 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 35362 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 35363 soc.cpu.count_instr[22]
.sym 35364 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35365 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35366 soc.cpu.reg_pc[4]
.sym 35368 soc.cpu.instr_rdinstr
.sym 35371 soc.cpu.irq_mask[2]
.sym 35372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[8]
.sym 35373 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[15]
.sym 35375 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 35376 soc.cpu.cpuregs_rs1[14]
.sym 35377 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 35380 soc.cpu.count_cycle[30]
.sym 35381 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35382 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35388 soc.cpu.count_cycle[48]
.sym 35389 soc.cpu.count_instr[49]
.sym 35391 soc.cpu.count_instr[19]
.sym 35392 soc.cpu.count_instr[17]
.sym 35395 soc.cpu.instr_rdinstrh
.sym 35396 soc.cpu.count_cycle[56]
.sym 35397 soc.cpu.count_instr[16]
.sym 35398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 35399 soc.cpu.count_instr[51]
.sym 35400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35401 soc.cpu.count_instr[48]
.sym 35402 soc.cpu.count_cycle[51]
.sym 35404 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 35406 soc.cpu.instr_rdinstr
.sym 35407 soc.cpu.count_cycle[49]
.sym 35408 soc.cpu.instr_rdcycleh
.sym 35409 soc.cpu.instr_rdinstrh
.sym 35410 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35414 soc.cpu.count_cycle[19]
.sym 35415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35416 soc.cpu.instr_rdcycleh
.sym 35417 soc.cpu.count_instr[24]
.sym 35421 soc.cpu.count_instr[16]
.sym 35423 soc.cpu.instr_rdinstr
.sym 35424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35427 soc.cpu.count_instr[49]
.sym 35428 soc.cpu.count_instr[17]
.sym 35429 soc.cpu.instr_rdinstrh
.sym 35430 soc.cpu.instr_rdinstr
.sym 35433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35435 soc.cpu.instr_rdinstr
.sym 35436 soc.cpu.count_instr[19]
.sym 35439 soc.cpu.instr_rdinstrh
.sym 35440 soc.cpu.instr_rdcycleh
.sym 35441 soc.cpu.count_cycle[51]
.sym 35442 soc.cpu.count_instr[51]
.sym 35445 soc.cpu.count_instr[48]
.sym 35446 soc.cpu.instr_rdinstrh
.sym 35447 soc.cpu.count_cycle[48]
.sym 35448 soc.cpu.instr_rdcycleh
.sym 35451 soc.cpu.count_cycle[56]
.sym 35452 soc.cpu.instr_rdinstr
.sym 35453 soc.cpu.instr_rdcycleh
.sym 35454 soc.cpu.count_instr[24]
.sym 35457 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35458 soc.cpu.count_cycle[19]
.sym 35459 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 35460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 35464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35465 soc.cpu.count_cycle[49]
.sym 35466 soc.cpu.instr_rdcycleh
.sym 35470 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 35471 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 35472 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 35473 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 35474 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 35475 soc.cpu.cpuregs_wrdata[14]
.sym 35476 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 35477 soc.cpu.cpuregs_wrdata[3]
.sym 35481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 35482 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 35483 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 35485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 35487 soc.cpu.reg_out[5]
.sym 35488 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35489 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 35491 soc.cpu.instr_rdinstrh
.sym 35493 soc.cpu.reg_pc[3]
.sym 35494 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 35495 soc.cpu.instr_rdinstrh
.sym 35496 soc.cpu.latched_store
.sym 35497 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 35498 soc.cpu.reg_pc[5]
.sym 35499 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35500 soc.cpu.timer[16]
.sym 35501 soc.cpu.cpuregs_rs1[2]
.sym 35502 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35503 soc.cpu.is_lui_auipc_jal
.sym 35504 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35505 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 35511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35512 soc.cpu.count_instr[27]
.sym 35514 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35516 soc.cpu.count_instr[30]
.sym 35517 soc.cpu.count_instr[62]
.sym 35519 soc.cpu.count_cycle[24]
.sym 35522 soc.cpu.count_instr[59]
.sym 35523 soc.cpu.count_cycle[62]
.sym 35524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35525 soc.cpu.count_cycle[59]
.sym 35526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 35529 soc.cpu.count_cycle[27]
.sym 35530 soc.cpu.instr_maskirq
.sym 35531 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 35532 soc.cpu.count_cycle[17]
.sym 35534 soc.cpu.instr_rdinstrh
.sym 35536 soc.cpu.instr_rdcycleh
.sym 35537 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 35538 soc.cpu.count_cycle[16]
.sym 35540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 35542 soc.cpu.instr_rdinstr
.sym 35544 soc.cpu.count_instr[59]
.sym 35545 soc.cpu.instr_rdinstrh
.sym 35546 soc.cpu.instr_rdcycleh
.sym 35547 soc.cpu.count_cycle[59]
.sym 35550 soc.cpu.count_cycle[62]
.sym 35551 soc.cpu.count_instr[62]
.sym 35552 soc.cpu.instr_rdinstrh
.sym 35553 soc.cpu.instr_rdcycleh
.sym 35556 soc.cpu.instr_rdinstr
.sym 35557 soc.cpu.count_instr[30]
.sym 35559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 35562 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 35563 soc.cpu.count_cycle[27]
.sym 35564 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 35568 soc.cpu.count_cycle[16]
.sym 35569 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35571 soc.cpu.instr_maskirq
.sym 35575 soc.cpu.instr_rdinstr
.sym 35576 soc.cpu.count_instr[27]
.sym 35577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35581 soc.cpu.count_cycle[17]
.sym 35582 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 35583 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35586 soc.cpu.count_cycle[24]
.sym 35587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35588 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35593 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 35594 soc.cpu.reg_pc[8]
.sym 35595 soc.cpu.cpuregs_wrdata[6]
.sym 35596 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 35597 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 35598 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 35599 soc.cpu.reg_pc[2]
.sym 35600 soc.cpu.cpuregs_wrdata[12]
.sym 35604 soc.cpu.irq_pending[19]
.sym 35605 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35606 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 35610 soc.cpu.cpuregs_wrdata[3]
.sym 35611 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 35614 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 35616 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 35617 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 35618 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 35619 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 35620 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 35621 soc.cpu.reg_pc[4]
.sym 35622 soc.cpu.reg_pc[2]
.sym 35623 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 35624 soc.cpu.alu_out_q[2]
.sym 35625 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 35626 soc.cpu.reg_pc[5]
.sym 35627 soc.cpu.cpuregs_wrdata[3]
.sym 35638 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35639 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35641 soc.cpu.reg_pc[8]
.sym 35643 soc.cpu.reg_out[0]
.sym 35644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 35647 soc.cpu.cpuregs_wrdata[14]
.sym 35648 soc.cpu.cpuregs_rs1[14]
.sym 35650 soc.cpu.count_cycle[30]
.sym 35651 soc.cpu.reg_pc[14]
.sym 35653 soc.cpu.cpuregs_rs1[8]
.sym 35655 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35656 soc.cpu.latched_store
.sym 35658 soc.cpu.latched_stalu
.sym 35661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35662 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35663 soc.cpu.is_lui_auipc_jal
.sym 35665 soc.cpu.alu_out_q[0]
.sym 35667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35668 soc.cpu.reg_pc[8]
.sym 35669 soc.cpu.is_lui_auipc_jal
.sym 35670 soc.cpu.cpuregs_rs1[8]
.sym 35673 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35674 soc.cpu.reg_out[0]
.sym 35675 soc.cpu.latched_stalu
.sym 35676 soc.cpu.alu_out_q[0]
.sym 35680 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 35681 soc.cpu.count_cycle[30]
.sym 35682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 35688 soc.cpu.cpuregs_wrdata[14]
.sym 35691 soc.cpu.is_lui_auipc_jal
.sym 35692 soc.cpu.reg_pc[14]
.sym 35693 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35694 soc.cpu.cpuregs_rs1[14]
.sym 35699 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35700 soc.cpu.latched_store
.sym 35709 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35710 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35712 soc.cpu.latched_store
.sym 35714 clk$SB_IO_IN_$glb_clk
.sym 35716 soc.cpu.reg_pc[12]
.sym 35717 soc.cpu.reg_pc[9]
.sym 35718 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35719 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 35720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 35721 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 35722 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 35723 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 35733 soc.cpu.cpuregs_wrdata[12]
.sym 35734 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35735 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35736 soc.cpu.irq_pending[1]
.sym 35737 soc.cpu.reg_pc[8]
.sym 35738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 35739 soc.cpu.reg_out[0]
.sym 35740 soc.cpu.cpuregs_wrdata[10]
.sym 35741 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 35742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[9]
.sym 35743 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35744 soc.cpu.latched_stalu
.sym 35747 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 35748 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 35749 soc.cpu.reg_pc[12]
.sym 35750 soc.cpu.cpuregs_wrdata[12]
.sym 35751 soc.cpu.reg_pc[9]
.sym 35758 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35759 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 35760 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35761 soc.cpu.latched_compr
.sym 35762 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 35763 soc.cpu.decoded_imm[14]
.sym 35764 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 35765 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 35766 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 35768 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 35769 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 35772 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 35773 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 35774 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 35775 soc.cpu.decoded_imm[11]
.sym 35776 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 35777 soc.cpu.reg_next_pc[0]
.sym 35778 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 35779 soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 35781 soc.cpu.decoded_imm[5]
.sym 35782 soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 35783 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35784 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 35785 soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 35786 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 35787 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35790 soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 35791 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35792 soc.cpu.decoded_imm[11]
.sym 35796 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 35797 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 35798 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 35799 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 35802 soc.cpu.decoded_imm[14]
.sym 35803 soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 35805 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35808 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35809 soc.cpu.latched_compr
.sym 35810 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35811 soc.cpu.reg_next_pc[0]
.sym 35814 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 35815 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 35816 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 35817 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 35820 soc.cpu.decoded_imm[5]
.sym 35822 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35823 soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 35826 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 35827 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 35828 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 35829 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 35832 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 35833 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 35834 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35835 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 35836 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 35837 clk$SB_IO_IN_$glb_clk
.sym 35839 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 35840 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 35841 soc.cpu.cpuregs_rs1[5]
.sym 35842 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35843 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 35844 soc.cpu.cpuregs_wrdata[9]
.sym 35845 soc.cpu.cpuregs_wrdata[10]
.sym 35846 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 35848 soc.cpu.mem_do_rinst
.sym 35849 soc.cpu.decoded_imm[29]
.sym 35850 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 35851 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 35852 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 35853 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 35854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 35855 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 35856 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35857 soc.cpu.decoded_imm[1]
.sym 35858 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 35859 soc.cpu.decoded_imm[2]
.sym 35861 soc.cpu.decoded_imm[0]
.sym 35863 soc.cpu.reg_next_pc[0]
.sym 35864 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 35866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[15]
.sym 35867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 35868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[8]
.sym 35869 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35870 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 35871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 35872 soc.cpu.cpuregs_rs1[14]
.sym 35873 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 35874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[11]
.sym 35881 soc.cpu.reg_next_pc[0]
.sym 35883 soc.cpu.reg_pc[3]
.sym 35884 soc.cpu.reg_pc[7]
.sym 35887 soc.cpu.reg_pc[1]
.sym 35889 soc.cpu.decoded_imm[3]
.sym 35892 soc.cpu.reg_pc[2]
.sym 35893 soc.cpu.reg_pc[4]
.sym 35895 soc.cpu.reg_pc[6]
.sym 35896 soc.cpu.reg_pc[5]
.sym 35900 soc.cpu.decoded_imm[0]
.sym 35901 soc.cpu.decoded_imm[6]
.sym 35903 soc.cpu.decoded_imm[4]
.sym 35904 soc.cpu.decoded_imm[5]
.sym 35907 soc.cpu.decoded_imm[1]
.sym 35908 soc.cpu.decoded_imm[7]
.sym 35909 soc.cpu.decoded_imm[2]
.sym 35912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[1]
.sym 35914 soc.cpu.reg_next_pc[0]
.sym 35915 soc.cpu.decoded_imm[0]
.sym 35918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[2]
.sym 35920 soc.cpu.decoded_imm[1]
.sym 35921 soc.cpu.reg_pc[1]
.sym 35922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[1]
.sym 35924 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[3]
.sym 35926 soc.cpu.reg_pc[2]
.sym 35927 soc.cpu.decoded_imm[2]
.sym 35928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[2]
.sym 35930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[4]
.sym 35932 soc.cpu.decoded_imm[3]
.sym 35933 soc.cpu.reg_pc[3]
.sym 35934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[3]
.sym 35936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[5]
.sym 35938 soc.cpu.decoded_imm[4]
.sym 35939 soc.cpu.reg_pc[4]
.sym 35940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[4]
.sym 35942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[6]
.sym 35944 soc.cpu.reg_pc[5]
.sym 35945 soc.cpu.decoded_imm[5]
.sym 35946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[5]
.sym 35948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[7]
.sym 35950 soc.cpu.decoded_imm[6]
.sym 35951 soc.cpu.reg_pc[6]
.sym 35952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[6]
.sym 35954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[8]
.sym 35956 soc.cpu.reg_pc[7]
.sym 35957 soc.cpu.decoded_imm[7]
.sym 35958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[7]
.sym 35962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 35963 soc.cpu.cpuregs_wrdata[8]
.sym 35964 soc.cpu.cpuregs_wrdata[2]
.sym 35965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 35967 soc.cpu.reg_out[16]
.sym 35968 soc.cpu.cpuregs_wrdata[13]
.sym 35969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 35974 soc.cpu.latched_is_lh
.sym 35975 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 35976 soc.cpu.decoded_imm[9]
.sym 35977 soc.cpu.latched_is_lb
.sym 35978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[14]
.sym 35979 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 35980 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35981 soc.cpu.cpu_state[3]
.sym 35982 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 35984 soc.cpu.cpuregs_wrdata[1]
.sym 35986 soc.cpu.decoded_imm[11]
.sym 35987 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[13]
.sym 35989 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 35990 soc.cpu.reg_pc[5]
.sym 35991 soc.cpu.instr_rdinstrh
.sym 35992 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 35993 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 35994 soc.cpu.cpuregs_wrdata[10]
.sym 35995 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35996 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35997 soc.cpu.timer[16]
.sym 35998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[8]
.sym 36004 soc.cpu.decoded_imm[11]
.sym 36005 soc.cpu.reg_pc[8]
.sym 36007 soc.cpu.reg_pc[15]
.sym 36008 soc.cpu.decoded_imm[8]
.sym 36012 soc.cpu.decoded_imm[10]
.sym 36014 soc.cpu.reg_pc[11]
.sym 36019 soc.cpu.reg_pc[12]
.sym 36020 soc.cpu.decoded_imm[15]
.sym 36021 soc.cpu.reg_pc[9]
.sym 36022 soc.cpu.reg_pc[10]
.sym 36024 soc.cpu.decoded_imm[13]
.sym 36027 soc.cpu.decoded_imm[12]
.sym 36029 soc.cpu.decoded_imm[9]
.sym 36030 soc.cpu.decoded_imm[14]
.sym 36031 soc.cpu.reg_pc[14]
.sym 36032 soc.cpu.reg_pc[13]
.sym 36035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[9]
.sym 36037 soc.cpu.decoded_imm[8]
.sym 36038 soc.cpu.reg_pc[8]
.sym 36039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[8]
.sym 36041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[10]
.sym 36043 soc.cpu.reg_pc[9]
.sym 36044 soc.cpu.decoded_imm[9]
.sym 36045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[9]
.sym 36047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[11]
.sym 36049 soc.cpu.reg_pc[10]
.sym 36050 soc.cpu.decoded_imm[10]
.sym 36051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[10]
.sym 36053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[12]
.sym 36055 soc.cpu.reg_pc[11]
.sym 36056 soc.cpu.decoded_imm[11]
.sym 36057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[11]
.sym 36059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[13]
.sym 36061 soc.cpu.decoded_imm[12]
.sym 36062 soc.cpu.reg_pc[12]
.sym 36063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[12]
.sym 36065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[14]
.sym 36067 soc.cpu.reg_pc[13]
.sym 36068 soc.cpu.decoded_imm[13]
.sym 36069 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[13]
.sym 36071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[15]
.sym 36073 soc.cpu.reg_pc[14]
.sym 36074 soc.cpu.decoded_imm[14]
.sym 36075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[14]
.sym 36077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[16]
.sym 36079 soc.cpu.reg_pc[15]
.sym 36080 soc.cpu.decoded_imm[15]
.sym 36081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[15]
.sym 36085 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 36086 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 36087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 36088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 36089 soc.cpu.reg_pc[14]
.sym 36090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 36091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 36097 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 36098 soc.cpu.decoded_imm[10]
.sym 36099 soc.cpu.reg_pc[1]
.sym 36101 soc.cpu.reg_pc[6]
.sym 36102 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 36105 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 36107 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 36108 soc.cpu.cpuregs_wrdata[2]
.sym 36109 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 36110 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 36111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36112 soc.cpu.reg_pc[16]
.sym 36113 soc.cpu.decoded_imm[18]
.sym 36114 soc.cpu.decoded_imm[19]
.sym 36115 soc.cpu.decoded_imm[9]
.sym 36116 soc.cpu.decoded_imm[14]
.sym 36117 soc.cpu.cpuregs_rs1[16]
.sym 36118 soc.cpu.cpuregs_rs1[22]
.sym 36119 soc.cpu.reg_pc[22]
.sym 36120 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[16]
.sym 36126 soc.cpu.reg_pc[22]
.sym 36127 soc.cpu.decoded_imm[23]
.sym 36128 soc.cpu.reg_pc[16]
.sym 36130 soc.cpu.decoded_imm[19]
.sym 36134 soc.cpu.decoded_imm[16]
.sym 36136 soc.cpu.decoded_imm[20]
.sym 36138 soc.cpu.reg_pc[21]
.sym 36139 soc.cpu.decoded_imm[18]
.sym 36140 soc.cpu.decoded_imm[22]
.sym 36142 soc.cpu.reg_pc[20]
.sym 36147 soc.cpu.decoded_imm[17]
.sym 36149 soc.cpu.reg_pc[18]
.sym 36151 soc.cpu.reg_pc[23]
.sym 36152 soc.cpu.reg_pc[19]
.sym 36153 soc.cpu.decoded_imm[21]
.sym 36155 soc.cpu.reg_pc[17]
.sym 36158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[17]
.sym 36160 soc.cpu.decoded_imm[16]
.sym 36161 soc.cpu.reg_pc[16]
.sym 36162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[16]
.sym 36164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[18]
.sym 36166 soc.cpu.reg_pc[17]
.sym 36167 soc.cpu.decoded_imm[17]
.sym 36168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[17]
.sym 36170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[19]
.sym 36172 soc.cpu.reg_pc[18]
.sym 36173 soc.cpu.decoded_imm[18]
.sym 36174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[18]
.sym 36176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[20]
.sym 36178 soc.cpu.decoded_imm[19]
.sym 36179 soc.cpu.reg_pc[19]
.sym 36180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[19]
.sym 36182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[21]
.sym 36184 soc.cpu.decoded_imm[20]
.sym 36185 soc.cpu.reg_pc[20]
.sym 36186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[20]
.sym 36188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[22]
.sym 36190 soc.cpu.decoded_imm[21]
.sym 36191 soc.cpu.reg_pc[21]
.sym 36192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[21]
.sym 36194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[23]
.sym 36196 soc.cpu.decoded_imm[22]
.sym 36197 soc.cpu.reg_pc[22]
.sym 36198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[22]
.sym 36200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[24]
.sym 36202 soc.cpu.reg_pc[23]
.sym 36203 soc.cpu.decoded_imm[23]
.sym 36204 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[23]
.sym 36208 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 36209 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 36210 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 36211 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 36212 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 36213 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 36214 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 36215 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 36219 soc.cpu.reg_pc[31]
.sym 36220 soc.cpu.reg_out[31]
.sym 36221 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36222 soc.cpu.decoded_imm[20]
.sym 36224 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 36225 soc.cpu.irq_pending[22]
.sym 36226 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36227 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 36228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 36229 soc.cpu.decoded_imm[8]
.sym 36230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[20]
.sym 36231 soc.cpu.decoded_imm[23]
.sym 36232 soc.cpu.reg_pc[9]
.sym 36233 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36234 soc.cpu.cpu_state[2]
.sym 36235 soc.cpu.instr_retirq
.sym 36236 soc.cpu.reg_pc[14]
.sym 36237 soc.cpu.reg_pc[23]
.sym 36238 soc.cpu.reg_pc[19]
.sym 36239 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 36240 soc.cpu.latched_stalu
.sym 36241 soc.cpu.irq_pending[31]
.sym 36242 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36243 soc.cpu.reg_pc[27]
.sym 36244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[24]
.sym 36250 soc.cpu.decoded_imm[24]
.sym 36255 soc.cpu.reg_pc[24]
.sym 36261 soc.cpu.reg_pc[29]
.sym 36265 soc.cpu.reg_pc[30]
.sym 36266 soc.cpu.reg_pc[28]
.sym 36267 soc.cpu.reg_pc[27]
.sym 36269 soc.cpu.decoded_imm[26]
.sym 36272 soc.cpu.decoded_imm[30]
.sym 36273 soc.cpu.decoded_imm[27]
.sym 36274 soc.cpu.decoded_imm[29]
.sym 36275 soc.cpu.reg_pc[25]
.sym 36276 soc.cpu.decoded_imm[28]
.sym 36277 soc.cpu.decoded_imm[31]
.sym 36278 soc.cpu.decoded_imm[25]
.sym 36279 soc.cpu.reg_pc[26]
.sym 36280 soc.cpu.reg_pc[31]
.sym 36281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[25]
.sym 36283 soc.cpu.decoded_imm[24]
.sym 36284 soc.cpu.reg_pc[24]
.sym 36285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[24]
.sym 36287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[26]
.sym 36289 soc.cpu.decoded_imm[25]
.sym 36290 soc.cpu.reg_pc[25]
.sym 36291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[25]
.sym 36293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[27]
.sym 36295 soc.cpu.reg_pc[26]
.sym 36296 soc.cpu.decoded_imm[26]
.sym 36297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[26]
.sym 36299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[28]
.sym 36301 soc.cpu.reg_pc[27]
.sym 36302 soc.cpu.decoded_imm[27]
.sym 36303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[27]
.sym 36305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[29]
.sym 36307 soc.cpu.reg_pc[28]
.sym 36308 soc.cpu.decoded_imm[28]
.sym 36309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[28]
.sym 36311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[30]
.sym 36313 soc.cpu.decoded_imm[29]
.sym 36314 soc.cpu.reg_pc[29]
.sym 36315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[29]
.sym 36317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[31]
.sym 36319 soc.cpu.decoded_imm[30]
.sym 36320 soc.cpu.reg_pc[30]
.sym 36321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[30]
.sym 36325 soc.cpu.reg_pc[31]
.sym 36326 soc.cpu.decoded_imm[31]
.sym 36327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[31]
.sym 36331 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 36332 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 36333 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 36334 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 36335 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 36336 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 36337 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 36338 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36341 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 36343 soc.cpu.decoded_imm[2]
.sym 36344 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36345 soc.cpu.decoded_imm[4]
.sym 36346 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 36347 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 36348 soc.cpu.decoded_imm[6]
.sym 36349 soc.cpu.reg_pc[29]
.sym 36350 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 36351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[27]
.sym 36353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[28]
.sym 36354 soc.cpu.decoded_imm[15]
.sym 36355 soc.cpu.reg_pc[31]
.sym 36356 soc.cpu.reg_out[25]
.sym 36357 soc.cpu.irq_pending[24]
.sym 36358 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36359 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 36361 soc.cpu.reg_pc[25]
.sym 36362 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 36364 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36365 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 36366 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 36372 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 36373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 36374 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 36375 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 36376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[0]
.sym 36377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 36378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[19]
.sym 36379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[3]
.sym 36380 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 36382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[17]
.sym 36383 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 36386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[30]
.sym 36387 soc.cpu.cpu_state[4]
.sym 36388 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[3]
.sym 36391 soc.cpu.irq_pending[19]
.sym 36393 soc.cpu.irq_pending[17]
.sym 36394 soc.cpu.cpu_state[2]
.sym 36395 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 36396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 36398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[1]
.sym 36399 soc.cpu.irq_pending[30]
.sym 36400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 36401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 36402 soc.cpu.cpu_state[3]
.sym 36403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 36405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[3]
.sym 36406 soc.cpu.irq_pending[17]
.sym 36407 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 36411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[1]
.sym 36412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[0]
.sym 36413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[3]
.sym 36414 soc.cpu.cpu_state[2]
.sym 36417 soc.cpu.cpu_state[4]
.sym 36418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[17]
.sym 36419 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 36420 soc.cpu.cpu_state[3]
.sym 36423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 36424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 36425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 36426 soc.cpu.cpu_state[4]
.sym 36429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 36430 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 36431 soc.cpu.cpu_state[2]
.sym 36432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 36435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[30]
.sym 36436 soc.cpu.irq_pending[30]
.sym 36437 soc.cpu.cpu_state[3]
.sym 36438 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36441 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 36442 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 36443 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 36444 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 36447 soc.cpu.cpu_state[3]
.sym 36448 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36449 soc.cpu.irq_pending[19]
.sym 36450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[19]
.sym 36454 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 36455 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36456 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36457 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36458 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 36459 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 36460 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36461 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36466 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 36467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 36468 soc.cpu.cpu_state[3]
.sym 36469 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 36470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 36471 soc.cpu.decoded_imm[16]
.sym 36472 soc.cpu.reg_pc[20]
.sym 36473 soc.cpu.cpu_state[6]
.sym 36474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 36475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[3]
.sym 36476 soc.cpu.reg_pc[13]
.sym 36479 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36480 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36481 soc.cpu.reg_out[29]
.sym 36482 soc.cpu.irq_pending[20]
.sym 36483 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 36485 soc.cpu.irq_pending[30]
.sym 36486 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36487 soc.cpu.irq_mask[30]
.sym 36488 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 36489 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36495 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 36497 soc.cpu.cpu_state[4]
.sym 36499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[26]
.sym 36500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 36501 soc.cpu.irq_pending[30]
.sym 36502 soc.cpu.irq_pending[27]
.sym 36503 soc.cpu.irq_pending[31]
.sym 36505 soc.cpu.irq_pending[25]
.sym 36506 soc.cpu.irq_pending[28]
.sym 36507 soc.cpu.irq_pending[29]
.sym 36508 soc.cpu.cpu_state[3]
.sym 36509 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 36510 soc.cpu.irq_pending[27]
.sym 36511 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 36513 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 36514 soc.cpu.irq_mask[24]
.sym 36515 soc.cpu.irq_pending[23]
.sym 36516 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36517 soc.cpu.irq_pending[24]
.sym 36518 soc.cpu.irq_pending[20]
.sym 36519 soc.cpu.irq_pending[21]
.sym 36520 soc.cpu.irq_mask[27]
.sym 36521 soc.cpu.irq_pending[26]
.sym 36522 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 36523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 36524 soc.cpu.irq_pending[22]
.sym 36525 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 36528 soc.cpu.irq_pending[22]
.sym 36529 soc.cpu.irq_pending[20]
.sym 36530 soc.cpu.irq_pending[23]
.sym 36531 soc.cpu.irq_pending[21]
.sym 36534 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 36535 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 36536 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 36537 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 36540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[26]
.sym 36541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 36542 soc.cpu.cpu_state[3]
.sym 36543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 36546 soc.cpu.irq_pending[31]
.sym 36547 soc.cpu.irq_pending[28]
.sym 36548 soc.cpu.irq_pending[29]
.sym 36549 soc.cpu.irq_pending[30]
.sym 36552 soc.cpu.cpu_state[4]
.sym 36553 soc.cpu.irq_pending[26]
.sym 36554 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 36555 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36558 soc.cpu.irq_mask[24]
.sym 36559 soc.cpu.irq_pending[24]
.sym 36560 soc.cpu.irq_pending[27]
.sym 36561 soc.cpu.irq_mask[27]
.sym 36564 soc.cpu.irq_pending[27]
.sym 36565 soc.cpu.irq_pending[26]
.sym 36566 soc.cpu.irq_pending[24]
.sym 36567 soc.cpu.irq_pending[25]
.sym 36570 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 36571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 36572 soc.cpu.irq_pending[29]
.sym 36573 soc.cpu.cpu_state[4]
.sym 36577 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 36578 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 36579 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36580 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36581 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36582 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36583 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36584 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 36586 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 36589 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 36590 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36591 soc.cpu.instr_retirq
.sym 36592 soc.cpu.irq_pending[28]
.sym 36594 soc.cpu.reg_pc[20]
.sym 36595 soc.cpu.cpu_state[4]
.sym 36596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 36597 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36598 soc.cpu.is_alu_reg_imm
.sym 36599 soc.cpu.decoded_imm[10]
.sym 36600 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 36601 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36602 soc.cpu.cpuregs_rs1[22]
.sym 36603 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36604 soc.cpu.irq_pending[20]
.sym 36605 soc.cpu.cpuregs_wrdata[25]
.sym 36606 soc.cpu.irq_mask[16]
.sym 36608 soc.cpu.cpuregs_rs1[16]
.sym 36609 soc.cpu.reg_pc[27]
.sym 36610 soc.cpu.irq_mask[18]
.sym 36611 soc.cpu.reg_pc[22]
.sym 36612 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36618 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36619 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36620 soc.cpu.alu_out_q[29]
.sym 36621 soc.cpu.irq_mask[18]
.sym 36622 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36623 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36624 soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O[1]
.sym 36625 soc.cpu.decoded_imm[22]
.sym 36626 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36627 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36629 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 36630 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36631 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 36632 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36633 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 36634 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36635 soc.cpu.irq_pending[18]
.sym 36636 soc.cpu.decoded_imm[29]
.sym 36638 soc.cpu.irq_pending[19]
.sym 36639 soc.cpu.irq_pending[17]
.sym 36640 soc.cpu.irq_pending[16]
.sym 36641 soc.cpu.reg_out[29]
.sym 36642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 36643 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36644 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36645 soc.cpu.latched_stalu
.sym 36646 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36647 soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O[1]
.sym 36651 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 36652 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 36653 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36654 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36657 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36658 soc.cpu.latched_stalu
.sym 36659 soc.cpu.reg_out[29]
.sym 36660 soc.cpu.alu_out_q[29]
.sym 36663 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 36664 soc.cpu.irq_pending[18]
.sym 36665 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 36666 soc.cpu.irq_mask[18]
.sym 36669 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36670 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36671 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36672 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36676 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36677 soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O[1]
.sym 36678 soc.cpu.decoded_imm[22]
.sym 36681 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36682 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 36683 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36684 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 36687 soc.cpu.irq_pending[19]
.sym 36688 soc.cpu.irq_pending[17]
.sym 36689 soc.cpu.irq_pending[16]
.sym 36690 soc.cpu.irq_pending[18]
.sym 36694 soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O[1]
.sym 36695 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36696 soc.cpu.decoded_imm[29]
.sym 36697 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36700 soc.cpu.cpuregs_wrdata[25]
.sym 36701 soc.cpu.irq_pending[18]
.sym 36702 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 36703 soc.cpu.irq_pending[30]
.sym 36704 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36705 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36706 soc.cpu.irq_pending[16]
.sym 36707 soc.cpu.cpuregs_wrdata[21]
.sym 36709 soc.cpu.cpuregs_raddr2[3]
.sym 36711 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 36713 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36715 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 36716 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 36717 soc.cpu.decoded_imm[23]
.sym 36718 soc.cpu.mem_rdata_q[24]
.sym 36720 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 36721 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 36722 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36723 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 36724 soc.cpu.irq_pending[19]
.sym 36725 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36726 soc.cpu.reg_out[19]
.sym 36727 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 36728 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 36730 soc.cpu.reg_pc[27]
.sym 36731 soc.cpu.latched_stalu
.sym 36733 soc.cpu.reg_pc[23]
.sym 36734 soc.cpu.reg_pc[19]
.sym 36735 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 36744 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36745 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36747 soc.cpu.latched_stalu
.sym 36748 soc.cpu.alu_out_q[31]
.sym 36749 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36750 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 36751 soc.cpu.irq_pending[23]
.sym 36752 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 36754 soc.cpu.irq_pending[26]
.sym 36755 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36756 soc.cpu.alu_out_q[31]
.sym 36757 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36759 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 36762 soc.cpu.reg_out[31]
.sym 36763 soc.cpu.irq_mask[23]
.sym 36764 soc.cpu.irq_pending[20]
.sym 36765 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36766 soc.cpu.irq_mask[26]
.sym 36767 soc.cpu.irq_mask[20]
.sym 36768 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 36769 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36774 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36775 soc.cpu.reg_out[31]
.sym 36776 soc.cpu.latched_stalu
.sym 36777 soc.cpu.alu_out_q[31]
.sym 36780 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36781 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36782 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36783 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 36788 soc.cpu.irq_mask[23]
.sym 36789 soc.cpu.irq_pending[23]
.sym 36792 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36793 soc.cpu.latched_stalu
.sym 36794 soc.cpu.reg_out[31]
.sym 36795 soc.cpu.alu_out_q[31]
.sym 36798 soc.cpu.irq_pending[26]
.sym 36800 soc.cpu.irq_mask[26]
.sym 36805 soc.cpu.irq_pending[26]
.sym 36807 soc.cpu.irq_mask[26]
.sym 36810 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 36811 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36812 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 36813 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36816 soc.cpu.irq_mask[20]
.sym 36818 soc.cpu.irq_pending[20]
.sym 36820 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36822 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36823 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36824 soc.cpu.cpuregs_wrdata[18]
.sym 36825 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 36826 soc.cpu.reg_pc[19]
.sym 36827 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 36828 soc.cpu.cpuregs_wrdata[20]
.sym 36829 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 36830 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 36832 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 36835 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 36836 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 36837 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 36838 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 36839 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 36840 soc.cpu.cpuregs_wrdata[21]
.sym 36841 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36843 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 36844 soc.cpu.irq_mask[30]
.sym 36846 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 36847 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 36848 soc.cpu.irq_pending[24]
.sym 36849 soc.cpu.reg_out[25]
.sym 36850 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 36851 soc.cpu.reg_pc[31]
.sym 36852 soc.cpu.reg_pc[25]
.sym 36853 soc.cpu.cpuregs_wrdata[27]
.sym 36854 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36855 soc.cpu.alu_out_q[23]
.sym 36856 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36857 soc.cpu.reg_out[27]
.sym 36858 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36865 soc.cpu.irq_mask[16]
.sym 36866 soc.cpu.irq_pending[23]
.sym 36868 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36869 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 36870 soc.cpu.irq_pending[16]
.sym 36871 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36872 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 36873 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36874 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 36878 soc.cpu.irq_mask[23]
.sym 36879 soc.cpu.irq_pending[20]
.sym 36880 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 36881 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36882 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 36884 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36885 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36886 soc.cpu.reg_out[19]
.sym 36887 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36889 soc.cpu.irq_mask[20]
.sym 36891 soc.cpu.latched_stalu
.sym 36892 soc.cpu.alu_out_q[19]
.sym 36895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 36897 soc.cpu.latched_stalu
.sym 36898 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 36899 soc.cpu.reg_out[19]
.sym 36900 soc.cpu.alu_out_q[19]
.sym 36903 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 36904 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 36905 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 36906 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36909 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 36910 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36912 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 36915 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 36916 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 36917 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 36918 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36921 soc.cpu.irq_mask[20]
.sym 36923 soc.cpu.irq_pending[20]
.sym 36927 soc.cpu.irq_mask[23]
.sym 36928 soc.cpu.irq_pending[23]
.sym 36933 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 36939 soc.cpu.irq_mask[16]
.sym 36940 soc.cpu.irq_pending[16]
.sym 36943 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 36944 clk$SB_IO_IN_$glb_clk
.sym 36945 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36946 soc.cpu.cpuregs_wrdata[16]
.sym 36947 soc.cpu.cpuregs_wrdata[26]
.sym 36948 soc.cpu.cpuregs_wrdata[23]
.sym 36949 soc.cpu.latched_stalu
.sym 36950 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36951 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 36952 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36953 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 36958 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 36959 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 36960 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 36961 soc.cpu.decoded_imm[13]
.sym 36963 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36964 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 36968 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 36971 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 36974 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 36975 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 36976 soc.cpu.cpuregs_wrdata[20]
.sym 36977 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36978 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36980 soc.cpu.reg_out[28]
.sym 36981 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36987 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36990 soc.cpu.irq_pending[28]
.sym 36995 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36996 soc.cpu.alu_out_q[19]
.sym 36997 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36998 soc.cpu.reg_out[19]
.sym 37001 soc.cpu.irq_pending[24]
.sym 37003 soc.cpu.irq_pending[19]
.sym 37004 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37005 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 37006 soc.cpu.latched_stalu
.sym 37007 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 37008 soc.cpu.irq_mask[19]
.sym 37010 soc.cpu.irq_mask[24]
.sym 37011 soc.cpu.irq_pending[19]
.sym 37012 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 37014 soc.cpu.irq_mask[28]
.sym 37016 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 37020 soc.cpu.irq_pending[19]
.sym 37021 soc.cpu.irq_mask[19]
.sym 37026 soc.cpu.irq_pending[19]
.sym 37027 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 37028 soc.cpu.irq_mask[19]
.sym 37032 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 37033 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37034 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 37038 soc.cpu.irq_pending[28]
.sym 37039 soc.cpu.irq_mask[28]
.sym 37044 soc.cpu.irq_pending[19]
.sym 37045 soc.cpu.irq_mask[19]
.sym 37046 soc.cpu.irq_mask[28]
.sym 37047 soc.cpu.irq_pending[28]
.sym 37050 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 37051 soc.cpu.alu_out_q[19]
.sym 37052 soc.cpu.latched_stalu
.sym 37053 soc.cpu.reg_out[19]
.sym 37057 soc.cpu.irq_mask[24]
.sym 37059 soc.cpu.irq_pending[24]
.sym 37063 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 37064 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 37065 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 37066 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 37067 clk$SB_IO_IN_$glb_clk
.sym 37068 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37069 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 37070 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 37071 soc.cpu.reg_pc[25]
.sym 37072 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 37073 soc.cpu.cpuregs_wrdata[24]
.sym 37074 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[0]
.sym 37075 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 37076 soc.cpu.reg_pc[27]
.sym 37083 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 37084 soc.cpu.latched_stalu
.sym 37085 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 37087 soc.cpu.reg_pc[30]
.sym 37088 soc.cpu.reg_pc[20]
.sym 37089 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 37090 soc.cpu.cpu_state[1]
.sym 37091 soc.cpu.reg_pc[17]
.sym 37100 soc.cpu.reg_pc[27]
.sym 37104 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 37110 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 37112 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 37113 soc.cpu.latched_stalu
.sym 37114 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 37115 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37119 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 37120 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 37121 soc.cpu.alu_out_q[27]
.sym 37122 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37123 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 37124 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 37126 soc.cpu.irq_mask[27]
.sym 37127 soc.cpu.irq_pending[27]
.sym 37128 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 37129 soc.cpu.reg_out[27]
.sym 37130 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 37132 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 37133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 37134 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 37137 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 37138 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 37139 soc.cpu.alu_out_q[28]
.sym 37140 soc.cpu.reg_out[28]
.sym 37141 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 37143 soc.cpu.irq_mask[27]
.sym 37144 soc.cpu.irq_pending[27]
.sym 37145 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 37149 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37150 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 37151 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 37152 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 37155 soc.cpu.alu_out_q[28]
.sym 37156 soc.cpu.latched_stalu
.sym 37157 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 37158 soc.cpu.reg_out[28]
.sym 37161 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 37162 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 37163 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 37164 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 37168 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 37169 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 37170 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37173 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 37174 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 37175 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37176 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 37179 soc.cpu.alu_out_q[27]
.sym 37180 soc.cpu.reg_out[27]
.sym 37181 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 37182 soc.cpu.latched_stalu
.sym 37185 soc.cpu.reg_out[27]
.sym 37186 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 37187 soc.cpu.latched_stalu
.sym 37188 soc.cpu.alu_out_q[27]
.sym 37189 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 37190 clk$SB_IO_IN_$glb_clk
.sym 37191 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 37194 soc.cpu.reg_pc[28]
.sym 37195 COMM[2]$SB_IO_OUT
.sym 37197 COMM[3]$SB_IO_OUT
.sym 37198 COLHI$SB_IO_OUT
.sym 37204 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 37205 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 37206 soc.cpu.reg_pc[26]
.sym 37208 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 37209 soc.cpu.reg_pc[27]
.sym 37210 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 37212 soc.cpu.cpuregs_waddr[2]
.sym 37213 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 37214 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 37215 soc.cpu.reg_pc[25]
.sym 37216 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 37226 soc.cpu.reg_pc[27]
.sym 37227 soc.cpu.irq_mask[24]
.sym 37246 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37250 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37254 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37259 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37264 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37284 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37285 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37286 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37287 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37290 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37291 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37292 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37293 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37296 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37297 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37298 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37299 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37310 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37313 clk$SB_IO_IN_$glb_clk
.sym 37319 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 37323 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 37325 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37326 soc.cpu.reg_pc[29]
.sym 37327 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 37328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37332 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 37334 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 37341 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37360 SEG[5]$SB_IO_OUT
.sym 37363 SEG[0]$SB_IO_OUT
.sym 37373 SEG[5]$SB_IO_OUT
.sym 37374 SEG[0]$SB_IO_OUT
.sym 37390 COLHI$SB_IO_OUT
.sym 37393 COMM[3]$SB_IO_OUT
.sym 37404 COMM[3]$SB_IO_OUT
.sym 37410 COLHI$SB_IO_OUT
.sym 37416 gpio_out[11]
.sym 37419 gpio_out[8]
.sym 37420 gpio_out[15]
.sym 37421 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 37422 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37429 soc.cpu.irq_mask[2]
.sym 37431 soc.cpu.cpuregs_rs1[5]
.sym 37432 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37433 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 37437 COMM[3]$SB_IO_OUT
.sym 37459 iomem_wdata[9]
.sym 37460 gpio_out[9]
.sym 37464 gpio_out[13]
.sym 37465 gpio_out[14]
.sym 37467 gpio_out[12]
.sym 37468 gpio_out_SB_DFFESR_Q_E
.sym 37470 iomem_wdata[13]
.sym 37478 gpio_out[10]
.sym 37479 iomem_wdata[10]
.sym 37483 iomem_wdata[12]
.sym 37484 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 37485 gpio_out[8]
.sym 37486 iomem_wdata[14]
.sym 37488 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 37492 iomem_wdata[14]
.sym 37496 gpio_out[10]
.sym 37497 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 37498 gpio_out[14]
.sym 37499 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 37505 iomem_wdata[12]
.sym 37511 iomem_wdata[9]
.sym 37514 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 37515 gpio_out[12]
.sym 37516 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 37517 gpio_out[8]
.sym 37523 iomem_wdata[10]
.sym 37526 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 37527 gpio_out[9]
.sym 37528 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 37529 gpio_out[13]
.sym 37535 iomem_wdata[13]
.sym 37536 gpio_out_SB_DFFESR_Q_E
.sym 37537 clk$SB_IO_IN_$glb_clk
.sym 37538 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37543 gpio_out[7]
.sym 37544 DBG[3]$SB_IO_OUT
.sym 37549 DBG[0]$SB_IO_OUT
.sym 37550 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37551 $PACKER_GND_NET
.sym 37553 soc.cpu.pcpi_rs2[29]
.sym 37555 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37556 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 37558 DBG[1]$SB_IO_OUT
.sym 37559 soc.simpleuart.recv_state[1]
.sym 37561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 37563 soc.memory.rdata_0[15]
.sym 37564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 37565 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 37566 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 37578 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 37580 iomem_wdata[15]
.sym 37583 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 37587 iomem_wdata[8]
.sym 37589 iomem_wdata[13]
.sym 37594 iomem_wdata[9]
.sym 37597 soc.cpu.mem_la_wdata[3]
.sym 37600 soc.cpu.instr_maskirq
.sym 37602 iomem_addr[16]
.sym 37605 iomem_wdata[11]
.sym 37607 iomem_wdata[3]
.sym 37609 iomem_wdata[10]
.sym 37622 gpio_out_SB_DFFESR_Q_9_E
.sym 37624 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 37627 iomem_wdata[4]
.sym 37634 gpio_out[4]
.sym 37638 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 37650 DBG[0]$SB_IO_OUT
.sym 37690 iomem_wdata[4]
.sym 37695 gpio_out[4]
.sym 37696 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 37697 DBG[0]$SB_IO_OUT
.sym 37698 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 37699 gpio_out_SB_DFFESR_Q_9_E
.sym 37700 clk$SB_IO_IN_$glb_clk
.sym 37701 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37704 soc.cpu.irq_mask[7]
.sym 37714 iomem_wdata[1]
.sym 37721 iomem_wdata[31]
.sym 37722 gpio_out_SB_DFFESR_Q_E
.sym 37723 DBG[3]$SB_IO_OUT
.sym 37726 iomem_wdata[6]
.sym 37728 iomem_wdata[4]
.sym 37730 iomem_wdata[29]
.sym 37734 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 37736 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 37754 soc.cpu.trap_SB_LUT4_I2_O
.sym 37755 soc.cpu.mem_la_wdata[2]
.sym 37760 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 37761 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37762 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 37763 soc.cpu.mem_la_wdata[3]
.sym 37764 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 37765 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37767 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 37768 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 37769 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 37770 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 37772 soc.cpu.pcpi_rs2[29]
.sym 37776 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 37777 soc.cpu.mem_la_wdata[2]
.sym 37778 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37779 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 37783 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 37790 soc.cpu.mem_la_wdata[3]
.sym 37794 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 37796 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 37797 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 37801 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 37808 soc.cpu.mem_la_wdata[2]
.sym 37812 soc.cpu.pcpi_rs2[29]
.sym 37813 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 37814 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 37815 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 37822 soc.cpu.trap_SB_LUT4_I2_O
.sym 37823 clk$SB_IO_IN_$glb_clk
.sym 37826 soc.cpu.irq_pending[6]
.sym 37827 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 37828 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 37829 soc.cpu.irq_pending[5]
.sym 37830 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 37831 soc.cpu.irq_pending[10]
.sym 37832 soc.cpu.irq_pending[3]
.sym 37833 iomem_wdata[6]
.sym 37838 gpio_in[0]
.sym 37839 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 37841 iomem_wdata[7]
.sym 37843 iomem_wdata[3]
.sym 37844 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 37845 iomem_addr[4]
.sym 37846 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 37847 soc.simpleuart.send_bitcnt[1]
.sym 37848 iomem_wdata[31]
.sym 37849 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 37850 soc.cpu.cpu_state[4]
.sym 37851 soc.cpu.irq_pending[9]
.sym 37852 iomem_wdata[10]
.sym 37856 iomem_wdata[2]
.sym 37858 iomem_wdata[29]
.sym 37860 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 37867 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 37868 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37869 soc.cpu.irq_mask[3]
.sym 37870 soc.cpu.timer[5]
.sym 37872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 37874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 37876 soc.cpu.instr_maskirq
.sym 37881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 37882 soc.cpu.cpuregs_rs1[4]
.sym 37885 soc.cpu.cpu_state[2]
.sym 37888 soc.cpu.instr_retirq
.sym 37890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 37891 soc.cpu.irq_mask[5]
.sym 37892 soc.cpu.cpuregs_rs1[6]
.sym 37893 soc.cpu.cpuregs_rs1[5]
.sym 37895 soc.cpu.cpuregs_rs1[3]
.sym 37900 soc.cpu.irq_mask[3]
.sym 37902 soc.cpu.instr_maskirq
.sym 37908 soc.cpu.cpuregs_rs1[5]
.sym 37911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 37912 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 37913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 37914 soc.cpu.cpu_state[2]
.sym 37918 soc.cpu.cpuregs_rs1[3]
.sym 37926 soc.cpu.cpuregs_rs1[6]
.sym 37929 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 37930 soc.cpu.timer[5]
.sym 37931 soc.cpu.instr_maskirq
.sym 37932 soc.cpu.irq_mask[5]
.sym 37935 soc.cpu.instr_retirq
.sym 37936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 37937 soc.cpu.cpuregs_rs1[3]
.sym 37938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 37942 soc.cpu.cpuregs_rs1[4]
.sym 37945 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37946 clk$SB_IO_IN_$glb_clk
.sym 37947 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 37949 soc.simpleuart.send_divcnt[1]
.sym 37950 soc.simpleuart.send_divcnt[0]
.sym 37951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 37952 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 37953 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 37954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 37955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 37958 soc.cpu.irq_mask[2]
.sym 37961 iomem_wdata[30]
.sym 37967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37970 soc.simpleuart.recv_pattern[3]
.sym 37973 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 37975 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 37976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 37978 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 37979 soc.cpu.cpu_state[3]
.sym 37980 soc.cpu.cpu_state[3]
.sym 37981 soc.cpu.cpuregs_rs1[10]
.sym 37991 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 37992 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 37993 soc.cpu.timer[4]
.sym 37994 soc.cpu.cpuregs_rs1[2]
.sym 37995 soc.cpu.irq_pending[0]
.sym 37996 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 37997 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 37998 soc.cpu.cpuregs_rs1[2]
.sym 38000 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38001 soc.cpu.irq_pending[1]
.sym 38002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 38003 soc.cpu.irq_pending[0]
.sym 38004 soc.cpu.irq_pending[3]
.sym 38005 soc.cpu.cpuregs_rs1[10]
.sym 38007 soc.cpu.instr_retirq
.sym 38008 soc.cpu.irq_mask[4]
.sym 38009 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38013 soc.cpu.cpuregs_rs1[5]
.sym 38015 soc.cpu.instr_retirq
.sym 38017 soc.cpu.cpuregs_rs1[9]
.sym 38018 soc.cpu.cpu_state[2]
.sym 38019 soc.cpu.instr_maskirq
.sym 38020 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 38022 soc.cpu.timer[4]
.sym 38023 soc.cpu.instr_maskirq
.sym 38024 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38025 soc.cpu.irq_mask[4]
.sym 38029 soc.cpu.instr_retirq
.sym 38030 soc.cpu.cpuregs_rs1[5]
.sym 38031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 38034 soc.cpu.cpuregs_rs1[10]
.sym 38042 soc.cpu.cpuregs_rs1[2]
.sym 38047 soc.cpu.cpuregs_rs1[9]
.sym 38052 soc.cpu.instr_retirq
.sym 38053 soc.cpu.cpu_state[2]
.sym 38054 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 38055 soc.cpu.cpuregs_rs1[2]
.sym 38058 soc.cpu.irq_pending[3]
.sym 38059 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 38060 soc.cpu.irq_pending[0]
.sym 38061 soc.cpu.irq_pending[1]
.sym 38064 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 38065 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 38066 soc.cpu.irq_pending[0]
.sym 38067 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 38068 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38069 clk$SB_IO_IN_$glb_clk
.sym 38070 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 38073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 38074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 38075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 38076 soc.simpleuart_reg_div_do[13]
.sym 38077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38078 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 38082 soc.cpu.reg_pc[3]
.sym 38083 iomem_wdata[24]
.sym 38084 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 38085 $PACKER_VCC_NET
.sym 38088 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 38093 iomem_wdata[24]
.sym 38094 soc.simpleuart.send_divcnt[0]
.sym 38095 soc.cpu.mem_la_wdata[3]
.sym 38096 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38097 iomem_wdata[11]
.sym 38098 soc.cpu.irq_mask[2]
.sym 38099 soc.cpu.cpu_state[2]
.sym 38100 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38101 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38102 soc.cpu.cpu_state[2]
.sym 38104 soc.cpu.cpu_state[4]
.sym 38105 soc.cpu.instr_maskirq
.sym 38112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 38117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 38120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 38121 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38123 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 38124 soc.cpu.irq_mask[9]
.sym 38126 soc.cpu.cpu_state[2]
.sym 38127 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38128 soc.cpu.timer[9]
.sym 38129 soc.cpu.irq_pending[9]
.sym 38131 soc.cpu.instr_maskirq
.sym 38132 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 38133 soc.cpu.count_cycle[5]
.sym 38137 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38139 soc.cpu.cpu_state[4]
.sym 38140 soc.cpu.cpu_state[3]
.sym 38141 soc.cpu.cpuregs_rs1[10]
.sym 38142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 38143 soc.cpu.instr_retirq
.sym 38146 soc.cpu.irq_mask[9]
.sym 38148 soc.cpu.irq_pending[9]
.sym 38151 soc.cpu.irq_pending[9]
.sym 38153 soc.cpu.irq_mask[9]
.sym 38157 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38158 soc.cpu.instr_maskirq
.sym 38159 soc.cpu.timer[9]
.sym 38160 soc.cpu.irq_mask[9]
.sym 38163 soc.cpu.cpu_state[2]
.sym 38164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 38165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 38166 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38171 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38172 soc.cpu.count_cycle[5]
.sym 38175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 38176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38178 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38181 soc.cpu.cpuregs_rs1[10]
.sym 38182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38183 soc.cpu.instr_retirq
.sym 38184 soc.cpu.cpu_state[2]
.sym 38187 soc.cpu.cpu_state[3]
.sym 38188 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 38189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 38190 soc.cpu.cpu_state[4]
.sym 38191 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 38192 clk$SB_IO_IN_$glb_clk
.sym 38193 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38194 soc.cpu.irq_mask[11]
.sym 38195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 38196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 38197 soc.cpu.irq_mask[12]
.sym 38198 soc.cpu.irq_mask[8]
.sym 38199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 38200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 38201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 38207 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 38208 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 38209 iomem_wdata[17]
.sym 38210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 38211 iomem_wdata[26]
.sym 38215 iomem_wdata[20]
.sym 38218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38219 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 38220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 38221 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38222 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 38223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 38224 soc.simpleuart_reg_div_do[13]
.sym 38227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38228 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[6]
.sym 38235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[4]
.sym 38236 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 38237 soc.cpu.instr_retirq
.sym 38238 soc.cpu.count_cycle[3]
.sym 38240 soc.cpu.cpuregs_rs1[4]
.sym 38241 soc.cpu.count_cycle[6]
.sym 38242 soc.cpu.count_cycle[7]
.sym 38243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 38244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38249 soc.cpu.cpu_state[3]
.sym 38250 soc.cpu.instr_rdinstrh
.sym 38252 soc.cpu.count_instr[36]
.sym 38253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38255 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38256 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38259 soc.cpu.count_cycle[8]
.sym 38260 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38261 soc.cpu.count_cycle[10]
.sym 38262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 38263 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38264 soc.cpu.cpu_state[4]
.sym 38265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38266 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38268 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38269 soc.cpu.count_cycle[10]
.sym 38270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38271 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38274 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 38275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[4]
.sym 38276 soc.cpu.cpu_state[3]
.sym 38277 soc.cpu.cpu_state[4]
.sym 38280 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38282 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38283 soc.cpu.count_cycle[3]
.sym 38286 soc.cpu.count_instr[36]
.sym 38287 soc.cpu.instr_rdinstrh
.sym 38288 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38292 soc.cpu.count_cycle[6]
.sym 38293 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38294 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38298 soc.cpu.count_cycle[7]
.sym 38299 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38304 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38305 soc.cpu.count_cycle[8]
.sym 38306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38307 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38310 soc.cpu.cpuregs_rs1[4]
.sym 38311 soc.cpu.instr_retirq
.sym 38312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 38313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 38317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 38318 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 38319 soc.cpu.irq_pending[12]
.sym 38320 soc.cpu.irq_pending[11]
.sym 38321 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 38322 soc.cpu.irq_pending[14]
.sym 38323 soc.cpu.irq_pending[8]
.sym 38324 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 38328 soc.cpu.alu_out_q[5]
.sym 38329 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 38333 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 38334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 38337 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 38338 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 38340 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 38341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 38342 soc.cpu.instr_rdinstr
.sym 38343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38344 soc.cpu.instr_rdcycleh
.sym 38345 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38346 soc.cpu.cpuregs_rs1[12]
.sym 38347 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 38348 soc.cpu.irq_pending[9]
.sym 38349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]
.sym 38350 soc.cpu.instr_rdinstr
.sym 38352 soc.cpu.cpuregs_rs1[12]
.sym 38358 soc.cpu.cpuregs_rs1[14]
.sym 38359 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38360 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38364 soc.cpu.cpuregs_rs1[9]
.sym 38366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38367 soc.cpu.count_cycle[9]
.sym 38370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38371 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38372 soc.cpu.count_cycle[14]
.sym 38373 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38374 soc.cpu.instr_rdinstrh
.sym 38375 soc.cpu.irq_mask[14]
.sym 38377 soc.cpu.instr_maskirq
.sym 38378 soc.cpu.count_cycle[4]
.sym 38379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 38380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38381 soc.cpu.instr_retirq
.sym 38383 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38388 soc.cpu.count_instr[41]
.sym 38392 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38393 soc.cpu.count_cycle[9]
.sym 38394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38398 soc.cpu.cpuregs_rs1[14]
.sym 38403 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38405 soc.cpu.instr_rdinstrh
.sym 38406 soc.cpu.count_instr[41]
.sym 38409 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38410 soc.cpu.count_cycle[4]
.sym 38411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38415 soc.cpu.cpuregs_rs1[9]
.sym 38416 soc.cpu.instr_retirq
.sym 38417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38421 soc.cpu.instr_maskirq
.sym 38423 soc.cpu.irq_mask[14]
.sym 38427 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38428 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38430 soc.cpu.count_cycle[14]
.sym 38433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 38434 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38437 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38438 clk$SB_IO_IN_$glb_clk
.sym 38439 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2[2]
.sym 38444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 38445 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 38446 flash_clk_SB_LUT4_I3_O[1]
.sym 38447 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 38450 soc.cpu.irq_mask[2]
.sym 38451 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 38452 soc.simpleuart_reg_div_do[9]
.sym 38454 soc.cpu.irq_pending[9]
.sym 38455 iomem_wdata[14]
.sym 38456 soc.cpu.instr_retirq
.sym 38457 iomem_wdata[20]
.sym 38464 soc.cpu.irq_pending[12]
.sym 38465 soc.cpu.cpuregs_rs1[10]
.sym 38466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 38468 soc.cpu.alu_out_q[7]
.sym 38470 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 38471 soc.cpu.cpu_state[3]
.sym 38472 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38473 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38475 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 38481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38482 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38483 soc.cpu.count_instr[7]
.sym 38484 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 38486 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38487 soc.cpu.pcpi_rs2[22]
.sym 38490 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38493 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38494 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 38496 soc.cpu.mem_la_wdata[2]
.sym 38497 soc.cpu.count_instr[4]
.sym 38498 soc.cpu.count_cycle[36]
.sym 38499 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 38501 soc.cpu.count_instr[6]
.sym 38502 soc.cpu.instr_rdinstr
.sym 38503 soc.cpu.count_instr[3]
.sym 38504 soc.cpu.instr_rdcycleh
.sym 38505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38506 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38508 soc.cpu.trap_SB_LUT4_I2_O
.sym 38509 soc.cpu.count_cycle[12]
.sym 38510 soc.cpu.instr_rdinstr
.sym 38511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38512 soc.cpu.pcpi_rs2[26]
.sym 38514 soc.cpu.count_instr[7]
.sym 38515 soc.cpu.instr_rdinstr
.sym 38517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38520 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38521 soc.cpu.mem_la_wdata[2]
.sym 38522 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38523 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 38526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38527 soc.cpu.count_cycle[12]
.sym 38528 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38529 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38532 soc.cpu.instr_rdinstr
.sym 38533 soc.cpu.count_instr[3]
.sym 38535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38538 soc.cpu.count_instr[4]
.sym 38539 soc.cpu.instr_rdcycleh
.sym 38540 soc.cpu.instr_rdinstr
.sym 38541 soc.cpu.count_cycle[36]
.sym 38544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38546 soc.cpu.instr_rdinstr
.sym 38547 soc.cpu.count_instr[6]
.sym 38550 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38551 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38552 soc.cpu.pcpi_rs2[22]
.sym 38553 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 38556 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38557 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 38558 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38559 soc.cpu.pcpi_rs2[26]
.sym 38560 soc.cpu.trap_SB_LUT4_I2_O
.sym 38561 clk$SB_IO_IN_$glb_clk
.sym 38563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[1]
.sym 38564 soc.cpu.irq_pending[15]
.sym 38565 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 38567 soc.cpu.irq_pending[13]
.sym 38569 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 38570 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 38573 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 38574 soc.cpu.cpuregs_rs1[5]
.sym 38576 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38577 iomem_addr[10]
.sym 38578 iomem_wdata[17]
.sym 38579 iomem_wdata[18]
.sym 38580 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 38581 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 38583 iomem_addr[11]
.sym 38585 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 38586 soc.cpu.cpuregs_rs1[14]
.sym 38587 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38588 soc.cpu.mem_la_wdata[3]
.sym 38589 soc.cpu.alu_out_q[14]
.sym 38590 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 38591 soc.cpu.irq_mask[2]
.sym 38592 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38593 iomem_wdata[11]
.sym 38595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38596 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 38597 soc.cpu.cpu_state[4]
.sym 38598 iomem_wdata[26]
.sym 38604 soc.cpu.mem_la_wdata[3]
.sym 38606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38609 soc.cpu.instr_rdinstr
.sym 38612 soc.cpu.instr_rdinstrh
.sym 38613 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38614 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 38616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38617 soc.cpu.instr_rdinstr
.sym 38618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38620 soc.cpu.count_instr[12]
.sym 38621 soc.cpu.count_cycle[44]
.sym 38622 soc.cpu.trap_SB_LUT4_I2_O
.sym 38623 soc.cpu.instr_rdcycleh
.sym 38624 soc.cpu.count_instr[10]
.sym 38626 soc.cpu.instr_rdcycleh
.sym 38627 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38628 soc.cpu.count_instr[8]
.sym 38629 soc.cpu.count_instr[44]
.sym 38630 soc.cpu.count_instr[5]
.sym 38633 soc.cpu.count_cycle[37]
.sym 38634 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38635 soc.cpu.count_instr[37]
.sym 38638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38639 soc.cpu.count_instr[44]
.sym 38640 soc.cpu.instr_rdinstrh
.sym 38643 soc.cpu.count_instr[8]
.sym 38644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38646 soc.cpu.instr_rdinstr
.sym 38649 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38650 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38651 soc.cpu.mem_la_wdata[3]
.sym 38652 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38655 soc.cpu.count_instr[5]
.sym 38656 soc.cpu.count_cycle[37]
.sym 38657 soc.cpu.instr_rdcycleh
.sym 38658 soc.cpu.instr_rdinstr
.sym 38661 soc.cpu.count_instr[12]
.sym 38662 soc.cpu.instr_rdinstr
.sym 38663 soc.cpu.instr_rdcycleh
.sym 38664 soc.cpu.count_cycle[44]
.sym 38668 soc.cpu.count_instr[10]
.sym 38669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38670 soc.cpu.instr_rdinstr
.sym 38674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38675 soc.cpu.count_instr[37]
.sym 38676 soc.cpu.instr_rdinstrh
.sym 38679 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38680 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38681 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 38683 soc.cpu.trap_SB_LUT4_I2_O
.sym 38684 clk$SB_IO_IN_$glb_clk
.sym 38686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2[3]
.sym 38687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38688 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 38690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[2]
.sym 38692 soc.cpu.irq_mask[15]
.sym 38696 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 38697 soc.cpu.reg_pc[4]
.sym 38698 soc.cpu.instr_rdinstrh
.sym 38699 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 38700 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 38701 iomem_addr[2]
.sym 38706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38707 iomem_addr[8]
.sym 38709 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 38710 soc.cpu.count_instr[38]
.sym 38711 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 38712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 38713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 38714 soc.cpu.count_instr[35]
.sym 38715 soc.cpu.alu_out_q[13]
.sym 38716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 38717 soc.cpu.count_cycle[23]
.sym 38718 iomem_wdata[23]
.sym 38719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38720 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 38721 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38729 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 38730 soc.cpu.count_cycle[35]
.sym 38732 soc.cpu.instr_rdinstrh
.sym 38733 soc.cpu.count_cycle[13]
.sym 38734 soc.cpu.count_instr[11]
.sym 38735 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38736 soc.cpu.count_instr[38]
.sym 38737 soc.cpu.count_cycle[11]
.sym 38738 soc.cpu.trap_SB_LUT4_I2_O
.sym 38739 soc.cpu.pcpi_rs2[27]
.sym 38740 soc.cpu.count_instr[35]
.sym 38741 soc.cpu.count_cycle[38]
.sym 38742 soc.cpu.count_cycle[39]
.sym 38743 soc.cpu.instr_rdinstr
.sym 38744 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38745 soc.cpu.count_instr[13]
.sym 38746 soc.cpu.count_cycle[43]
.sym 38747 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38751 soc.cpu.instr_rdinstr
.sym 38752 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38754 soc.cpu.instr_rdcycleh
.sym 38757 soc.cpu.count_instr[39]
.sym 38760 soc.cpu.count_cycle[39]
.sym 38761 soc.cpu.instr_rdinstrh
.sym 38762 soc.cpu.instr_rdcycleh
.sym 38763 soc.cpu.count_instr[39]
.sym 38766 soc.cpu.instr_rdinstrh
.sym 38767 soc.cpu.count_instr[35]
.sym 38768 soc.cpu.count_cycle[35]
.sym 38769 soc.cpu.instr_rdcycleh
.sym 38772 soc.cpu.count_cycle[13]
.sym 38773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38775 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38778 soc.cpu.count_cycle[11]
.sym 38780 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38784 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38785 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38786 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 38787 soc.cpu.pcpi_rs2[27]
.sym 38790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38791 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38792 soc.cpu.instr_rdinstr
.sym 38793 soc.cpu.count_instr[13]
.sym 38796 soc.cpu.instr_rdcycleh
.sym 38797 soc.cpu.count_instr[11]
.sym 38798 soc.cpu.instr_rdinstr
.sym 38799 soc.cpu.count_cycle[43]
.sym 38802 soc.cpu.instr_rdinstrh
.sym 38803 soc.cpu.count_instr[38]
.sym 38804 soc.cpu.count_cycle[38]
.sym 38805 soc.cpu.instr_rdcycleh
.sym 38806 soc.cpu.trap_SB_LUT4_I2_O
.sym 38807 clk$SB_IO_IN_$glb_clk
.sym 38810 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1]
.sym 38812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 38815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 38819 COMM[3]$SB_IO_OUT
.sym 38820 soc.cpu.reg_pc[2]
.sym 38822 soc.cpu.trap_SB_LUT4_I2_O
.sym 38827 soc.simpleuart.send_divcnt[22]
.sym 38831 iomem_wdata[27]
.sym 38833 soc.cpu.instr_maskirq
.sym 38834 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38835 soc.cpu.count_instr[42]
.sym 38837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]
.sym 38838 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 38839 soc.cpu.count_instr[46]
.sym 38840 soc.cpu.instr_rdcycleh
.sym 38841 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38842 soc.cpu.instr_rdcycleh
.sym 38843 soc.cpu.count_instr[43]
.sym 38844 soc.cpu.alu_out_q[4]
.sym 38850 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38851 soc.cpu.instr_maskirq
.sym 38853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38854 soc.cpu.count_instr[15]
.sym 38855 soc.cpu.count_cycle[45]
.sym 38856 soc.cpu.instr_rdcycleh
.sym 38857 soc.cpu.count_cycle[47]
.sym 38858 soc.cpu.count_cycle[40]
.sym 38859 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38862 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38863 soc.cpu.count_instr[47]
.sym 38864 soc.cpu.count_cycle[46]
.sym 38865 soc.cpu.count_instr[46]
.sym 38866 soc.cpu.instr_rdinstrh
.sym 38868 soc.cpu.count_instr[14]
.sym 38869 soc.cpu.count_instr[43]
.sym 38871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38872 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38873 soc.cpu.count_instr[45]
.sym 38874 soc.cpu.instr_rdinstrh
.sym 38876 soc.cpu.count_instr[40]
.sym 38877 soc.cpu.count_cycle[15]
.sym 38878 soc.cpu.instr_rdinstr
.sym 38883 soc.cpu.count_instr[15]
.sym 38884 soc.cpu.count_cycle[47]
.sym 38885 soc.cpu.instr_rdcycleh
.sym 38886 soc.cpu.instr_rdinstr
.sym 38889 soc.cpu.count_cycle[45]
.sym 38890 soc.cpu.instr_rdinstrh
.sym 38891 soc.cpu.count_instr[45]
.sym 38892 soc.cpu.instr_rdcycleh
.sym 38895 soc.cpu.instr_rdinstrh
.sym 38897 soc.cpu.count_instr[46]
.sym 38898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38902 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38903 soc.cpu.count_instr[43]
.sym 38904 soc.cpu.instr_rdinstrh
.sym 38907 soc.cpu.instr_rdcycleh
.sym 38908 soc.cpu.count_instr[40]
.sym 38909 soc.cpu.instr_rdinstrh
.sym 38910 soc.cpu.count_cycle[40]
.sym 38913 soc.cpu.instr_rdinstr
.sym 38914 soc.cpu.count_instr[14]
.sym 38915 soc.cpu.count_cycle[46]
.sym 38916 soc.cpu.instr_rdcycleh
.sym 38919 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38920 soc.cpu.instr_rdinstrh
.sym 38921 soc.cpu.count_instr[47]
.sym 38925 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38926 soc.cpu.count_cycle[15]
.sym 38927 soc.cpu.instr_maskirq
.sym 38928 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 38935 soc.cpu.irq_mask[13]
.sym 38937 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 38939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 38942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38943 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 38944 soc.simpleuart.send_divcnt[28]
.sym 38946 soc.cpu.trap_SB_LUT4_I2_O
.sym 38948 iomem_addr[15]
.sym 38952 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 38956 soc.cpu.cpuregs_wrdata[5]
.sym 38957 soc.cpu.cpuregs_rs1[10]
.sym 38958 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 38959 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 38960 soc.cpu.alu_out_q[7]
.sym 38961 soc.cpu.cpu_state[3]
.sym 38962 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 38963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[7]
.sym 38964 soc.cpu.alu_out_q[1]
.sym 38966 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38967 soc.cpu.cpu_state[3]
.sym 38973 soc.cpu.cpuregs_rs1[15]
.sym 38974 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 38975 soc.cpu.count_instr[23]
.sym 38978 soc.cpu.instr_rdinstrh
.sym 38979 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 38980 soc.cpu.count_cycle[55]
.sym 38982 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38984 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 38985 soc.cpu.count_cycle[52]
.sym 38986 soc.cpu.instr_rdinstr
.sym 38987 soc.cpu.count_cycle[23]
.sym 38988 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 38989 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38992 soc.cpu.count_instr[55]
.sym 38993 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 38994 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38995 soc.cpu.count_instr[42]
.sym 38996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38997 soc.cpu.count_instr[20]
.sym 38999 soc.cpu.count_cycle[42]
.sym 39000 soc.cpu.trap_SB_LUT4_I2_O
.sym 39001 soc.cpu.instr_retirq
.sym 39002 soc.cpu.instr_rdcycleh
.sym 39003 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 39006 soc.cpu.instr_rdinstr
.sym 39007 soc.cpu.instr_rdinstrh
.sym 39008 soc.cpu.count_instr[23]
.sym 39009 soc.cpu.count_instr[55]
.sym 39012 soc.cpu.count_cycle[52]
.sym 39013 soc.cpu.instr_rdcycleh
.sym 39014 soc.cpu.count_instr[20]
.sym 39015 soc.cpu.instr_rdinstr
.sym 39018 soc.cpu.cpuregs_rs1[15]
.sym 39019 soc.cpu.instr_retirq
.sym 39020 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39021 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39025 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 39026 soc.cpu.count_cycle[23]
.sym 39027 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 39030 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 39031 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 39032 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 39033 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 39042 soc.cpu.instr_rdcycleh
.sym 39043 soc.cpu.instr_rdinstrh
.sym 39044 soc.cpu.count_instr[42]
.sym 39045 soc.cpu.count_cycle[42]
.sym 39048 soc.cpu.count_cycle[55]
.sym 39049 soc.cpu.instr_rdcycleh
.sym 39051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39052 soc.cpu.trap_SB_LUT4_I2_O
.sym 39053 clk$SB_IO_IN_$glb_clk
.sym 39056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[1]
.sym 39057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[3]
.sym 39058 soc.cpu.reg_pc[7]
.sym 39059 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 39060 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39061 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 39062 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 39065 soc.cpu.pcpi_rs2[29]
.sym 39066 soc.cpu.reg_pc[3]
.sym 39067 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[8]
.sym 39069 iomem_addr[12]
.sym 39070 $PACKER_VCC_NET
.sym 39072 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 39077 iomem_wdata[23]
.sym 39078 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 39079 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 39080 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 39081 soc.cpu.cpu_state[4]
.sym 39082 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 39083 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 39084 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39085 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39086 soc.cpu.cpu_state[2]
.sym 39087 soc.cpu.latched_stalu
.sym 39088 soc.cpu.irq_mask[2]
.sym 39089 soc.cpu.alu_out_q[14]
.sym 39090 soc.cpu.alu_out_q[8]
.sym 39096 soc.cpu.count_cycle[22]
.sym 39097 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 39101 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 39103 soc.cpu.count_instr[22]
.sym 39105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39106 soc.cpu.instr_rdinstr
.sym 39107 soc.cpu.cpu_state[4]
.sym 39108 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 39109 soc.cpu.instr_rdinstrh
.sym 39111 soc.cpu.count_instr[54]
.sym 39112 soc.cpu.count_cycle[20]
.sym 39113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39114 soc.cpu.irq_pending[1]
.sym 39115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 39117 soc.cpu.count_instr[52]
.sym 39118 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 39119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[15]
.sym 39121 soc.cpu.cpu_state[3]
.sym 39123 soc.cpu.instr_rdcycleh
.sym 39125 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39126 soc.cpu.count_cycle[54]
.sym 39127 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 39129 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 39136 soc.cpu.instr_rdinstrh
.sym 39137 soc.cpu.count_instr[52]
.sym 39138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39141 soc.cpu.count_cycle[20]
.sym 39142 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 39143 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 39144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39147 soc.cpu.count_cycle[54]
.sym 39148 soc.cpu.instr_rdcycleh
.sym 39150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39155 soc.cpu.irq_pending[1]
.sym 39156 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 39159 soc.cpu.count_instr[22]
.sym 39160 soc.cpu.instr_rdinstrh
.sym 39161 soc.cpu.instr_rdinstr
.sym 39162 soc.cpu.count_instr[54]
.sym 39165 soc.cpu.count_cycle[22]
.sym 39166 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 39167 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 39168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 39171 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 39172 soc.cpu.cpu_state[4]
.sym 39173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[15]
.sym 39174 soc.cpu.cpu_state[3]
.sym 39175 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39177 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39178 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 39179 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 39180 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 39181 soc.cpu.cpuregs_wrdata[7]
.sym 39182 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 39183 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 39184 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 39185 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 39188 soc.cpu.reg_pc[8]
.sym 39189 soc.cpu.reg_pc[12]
.sym 39191 iomem_addr[4]
.sym 39193 soc.cpu.reg_pc[7]
.sym 39195 iomem_addr[8]
.sym 39197 soc.cpu.instr_rdinstrh
.sym 39202 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 39203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 39205 soc.cpu.cpuregs_wrdata[3]
.sym 39206 soc.cpu.alu_out_q[10]
.sym 39207 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 39208 soc.cpu.alu_out_q[13]
.sym 39211 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39212 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 39213 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 39222 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39223 soc.cpu.reg_out[14]
.sym 39224 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39225 soc.cpu.reg_out[5]
.sym 39227 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 39230 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 39231 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 39232 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 39233 soc.cpu.reg_out[5]
.sym 39235 soc.cpu.alu_out_q[5]
.sym 39239 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39241 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 39244 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 39245 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39246 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39247 soc.cpu.latched_stalu
.sym 39249 soc.cpu.alu_out_q[14]
.sym 39250 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 39252 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 39253 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39254 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 39255 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39258 soc.cpu.latched_stalu
.sym 39259 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39260 soc.cpu.alu_out_q[14]
.sym 39261 soc.cpu.reg_out[14]
.sym 39265 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 39270 soc.cpu.latched_stalu
.sym 39271 soc.cpu.reg_out[5]
.sym 39272 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39273 soc.cpu.alu_out_q[5]
.sym 39276 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 39282 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39283 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 39284 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 39285 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 39288 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39289 soc.cpu.latched_stalu
.sym 39290 soc.cpu.alu_out_q[5]
.sym 39291 soc.cpu.reg_out[5]
.sym 39294 soc.cpu.latched_stalu
.sym 39295 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39296 soc.cpu.alu_out_q[14]
.sym 39297 soc.cpu.reg_out[14]
.sym 39298 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39300 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 39302 soc.cpu.reg_out[9]
.sym 39303 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 39304 soc.cpu.reg_out[8]
.sym 39305 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39306 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 39307 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 39308 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 39311 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 39315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 39317 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 39318 soc.cpu.trap_SB_LUT4_I2_O
.sym 39319 soc.cpu.reg_out[14]
.sym 39322 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39323 soc.cpu.reg_pc[5]
.sym 39325 soc.cpu.reg_pc[12]
.sym 39326 soc.cpu.reg_pc[7]
.sym 39327 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 39328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[1]
.sym 39329 soc.cpu.instr_maskirq
.sym 39330 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 39331 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39332 soc.cpu.alu_out_q[4]
.sym 39333 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39334 soc.cpu.alu_out_q[12]
.sym 39335 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39336 soc.cpu.reg_out[9]
.sym 39342 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 39343 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 39344 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 39345 soc.cpu.reg_out[8]
.sym 39348 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 39349 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 39351 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 39352 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39353 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 39354 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 39358 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 39359 soc.cpu.irq_mask[2]
.sym 39360 soc.cpu.alu_out_q[8]
.sym 39361 soc.cpu.alu_out_q[2]
.sym 39362 soc.cpu.latched_stalu
.sym 39363 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 39366 soc.cpu.reg_out[2]
.sym 39367 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39368 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 39369 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39370 soc.cpu.latched_stalu
.sym 39371 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39372 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 39373 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39376 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 39377 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39378 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 39382 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39383 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 39384 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 39387 soc.cpu.latched_stalu
.sym 39388 soc.cpu.alu_out_q[2]
.sym 39389 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39390 soc.cpu.reg_out[2]
.sym 39393 soc.cpu.irq_mask[2]
.sym 39394 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 39395 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 39396 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39399 soc.cpu.alu_out_q[8]
.sym 39400 soc.cpu.reg_out[8]
.sym 39401 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39402 soc.cpu.latched_stalu
.sym 39405 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 39406 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 39407 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39408 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 39411 soc.cpu.latched_stalu
.sym 39412 soc.cpu.reg_out[2]
.sym 39413 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39414 soc.cpu.alu_out_q[2]
.sym 39417 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39418 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 39419 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 39420 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 39424 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39425 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 39426 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 39427 soc.cpu.reg_out[12]
.sym 39428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 39429 soc.cpu.reg_out[10]
.sym 39430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 39431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[3]
.sym 39433 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 39434 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 39438 soc.cpu.latched_stalu
.sym 39439 soc.cpu.reg_out[8]
.sym 39440 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39441 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 39444 soc.cpu.decoded_imm[0]
.sym 39446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[9]
.sym 39447 soc.cpu.instr_retirq
.sym 39449 soc.cpu.alu_out_q[1]
.sym 39450 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 39451 soc.cpu.cpu_state[3]
.sym 39452 soc.cpu.reg_out[2]
.sym 39453 soc.cpu.cpuregs_wrdata[5]
.sym 39454 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[7]
.sym 39456 soc.cpu.cpuregs_rs1[10]
.sym 39457 soc.cpu.cpu_state[3]
.sym 39458 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 39459 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 39466 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39469 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39470 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39473 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39474 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39476 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 39477 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39478 soc.cpu.alu_out_q[10]
.sym 39479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 39481 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39483 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 39484 soc.cpu.reg_out[12]
.sym 39485 soc.cpu.latched_stalu
.sym 39486 soc.cpu.reg_out[10]
.sym 39489 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 39491 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39494 soc.cpu.alu_out_q[12]
.sym 39498 soc.cpu.latched_stalu
.sym 39499 soc.cpu.reg_out[12]
.sym 39500 soc.cpu.alu_out_q[12]
.sym 39501 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39506 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 39510 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39511 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39512 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39513 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39516 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39517 soc.cpu.latched_stalu
.sym 39518 soc.cpu.reg_out[12]
.sym 39519 soc.cpu.alu_out_q[12]
.sym 39522 soc.cpu.alu_out_q[10]
.sym 39523 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39524 soc.cpu.latched_stalu
.sym 39525 soc.cpu.reg_out[10]
.sym 39528 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39529 soc.cpu.alu_out_q[10]
.sym 39530 soc.cpu.reg_out[10]
.sym 39531 soc.cpu.latched_stalu
.sym 39534 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39540 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39541 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 39542 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 39543 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 39544 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 39545 clk$SB_IO_IN_$glb_clk
.sym 39546 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39547 soc.cpu.reg_out[13]
.sym 39548 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 39549 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 39550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 39551 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39552 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 39553 soc.cpu.reg_out[15]
.sym 39554 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 39560 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 39562 soc.cpu.cpu_state[0]
.sym 39564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[11]
.sym 39566 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 39571 soc.cpu.latched_stalu
.sym 39572 soc.cpu.cpuregs_wrdata[6]
.sym 39573 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 39574 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 39575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39576 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39577 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[12]
.sym 39579 soc.cpu.cpu_state[2]
.sym 39580 soc.cpu.reg_out[13]
.sym 39581 soc.cpu.instr_maskirq
.sym 39582 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 39589 soc.cpu.latched_stalu
.sym 39591 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 39592 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39593 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 39594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 39595 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 39596 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 39599 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 39603 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 39604 soc.cpu.cpu_state[4]
.sym 39605 soc.cpu.alu_out_q[9]
.sym 39606 soc.cpu.reg_out[9]
.sym 39609 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 39610 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 39611 soc.cpu.cpu_state[3]
.sym 39612 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 39613 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 39614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[2]
.sym 39617 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39619 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39622 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 39628 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 39633 soc.cpu.reg_out[9]
.sym 39634 soc.cpu.latched_stalu
.sym 39635 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39636 soc.cpu.alu_out_q[9]
.sym 39639 soc.cpu.latched_stalu
.sym 39640 soc.cpu.reg_out[9]
.sym 39641 soc.cpu.alu_out_q[9]
.sym 39642 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39645 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 39646 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 39647 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 39648 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 39652 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 39653 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 39654 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39657 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39658 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 39660 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 39663 soc.cpu.cpu_state[3]
.sym 39664 soc.cpu.cpu_state[4]
.sym 39665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[2]
.sym 39666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 39667 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39669 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39670 soc.cpu.cpuregs_wrdata[1]
.sym 39671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 39672 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 39673 soc.cpu.cpuregs_wrdata[15]
.sym 39674 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 39675 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39676 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 39681 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 39684 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 39686 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[13]
.sym 39689 soc.cpu.decoded_imm[5]
.sym 39690 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 39693 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 39694 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 39695 soc.cpu.alu_out_q[16]
.sym 39696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 39697 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39698 soc.cpu.reg_out[11]
.sym 39699 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 39700 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 39701 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 39702 soc.cpu.reg_pc[14]
.sym 39703 soc.cpu.cpuregs_wrdata[1]
.sym 39704 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 39705 soc.cpu.alu_out_q[13]
.sym 39711 soc.cpu.cpu_state[3]
.sym 39712 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39713 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39714 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 39715 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 39716 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39718 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39719 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 39720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 39721 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 39722 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39723 soc.cpu.cpuregs_wrdata[5]
.sym 39724 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39726 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39727 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 39728 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 39729 soc.cpu.irq_mask[2]
.sym 39730 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39731 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 39732 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39734 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 39735 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 39736 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 39737 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39738 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39739 soc.cpu.cpu_state[2]
.sym 39740 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39741 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 39744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 39745 soc.cpu.cpu_state[2]
.sym 39746 soc.cpu.cpu_state[3]
.sym 39747 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 39752 soc.cpu.cpuregs_wrdata[5]
.sym 39756 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 39757 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 39758 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 39759 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 39762 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39763 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 39764 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39765 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39768 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39769 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39770 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39771 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39774 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 39775 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39776 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 39777 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39780 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39781 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 39782 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 39783 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39786 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 39787 soc.cpu.irq_mask[2]
.sym 39788 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39789 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39793 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 39794 soc.cpu.reg_pc[1]
.sym 39795 soc.cpu.reg_pc[15]
.sym 39796 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 39797 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 39798 soc.cpu.reg_pc[6]
.sym 39799 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 39800 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 39803 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 39804 soc.cpu.alu_out_q[25]
.sym 39805 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 39806 soc.cpu.decoded_imm[11]
.sym 39807 UART_RX_SB_LUT4_I1_I0[3]
.sym 39808 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 39809 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 39810 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 39811 soc.cpu.decoded_imm[8]
.sym 39812 soc.cpu.latched_is_lb
.sym 39813 soc.cpu.decoded_imm[7]
.sym 39815 soc.cpu.next_pc[27]
.sym 39816 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 39817 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 39818 soc.cpu.reg_pc[7]
.sym 39819 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 39820 soc.cpu.reg_pc[6]
.sym 39821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 39822 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 39823 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 39824 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39825 soc.cpu.instr_maskirq
.sym 39826 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39827 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39828 soc.cpu.reg_pc[1]
.sym 39834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 39835 soc.cpu.instr_retirq
.sym 39836 soc.cpu.instr_maskirq
.sym 39837 soc.cpu.cpu_state[2]
.sym 39840 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 39843 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 39845 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 39846 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 39847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39848 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 39850 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 39852 soc.cpu.timer[16]
.sym 39853 soc.cpu.irq_mask[16]
.sym 39854 soc.cpu.cpuregs_rs1[16]
.sym 39855 soc.cpu.irq_pending[16]
.sym 39856 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 39857 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 39858 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 39861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 39862 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 39864 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 39865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 39867 soc.cpu.cpuregs_rs1[16]
.sym 39868 soc.cpu.instr_retirq
.sym 39869 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39870 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39873 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 39874 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39875 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 39876 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 39879 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 39881 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 39885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 39886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 39887 soc.cpu.cpu_state[2]
.sym 39888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 39897 soc.cpu.irq_pending[16]
.sym 39898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 39899 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 39900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 39903 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 39904 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 39905 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39906 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 39909 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39910 soc.cpu.instr_maskirq
.sym 39911 soc.cpu.irq_mask[16]
.sym 39912 soc.cpu.timer[16]
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39916 soc.cpu.reg_out[18]
.sym 39917 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 39918 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 39919 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 39920 soc.cpu.reg_out[31]
.sym 39921 soc.cpu.cpuregs_wrdata[11]
.sym 39922 soc.cpu.reg_out[20]
.sym 39923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 39927 soc.cpu.reg_pc[28]
.sym 39928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39929 soc.cpu.instr_retirq
.sym 39930 soc.cpu.reg_out[16]
.sym 39931 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 39932 soc.cpu.cpuregs_wrdata[8]
.sym 39933 soc.cpu.cpu_state[2]
.sym 39934 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 39935 soc.cpu.decoded_imm[12]
.sym 39936 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 39937 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 39938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 39939 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 39940 soc.cpu.reg_pc[15]
.sym 39941 soc.cpu.irq_pending[16]
.sym 39942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 39943 soc.cpu.cpuregs_wrdata[11]
.sym 39944 soc.cpu.cpu_state[3]
.sym 39946 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 39947 soc.cpu.irq_pending[18]
.sym 39948 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 39949 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 39950 soc.cpu.cpu_state[3]
.sym 39957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[16]
.sym 39958 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 39959 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 39960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 39962 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 39963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[22]
.sym 39966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 39967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.sym 39968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 39969 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39971 soc.cpu.irq_pending[22]
.sym 39972 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 39973 soc.cpu.cpu_state[2]
.sym 39974 soc.cpu.cpu_state[4]
.sym 39976 soc.cpu.cpu_state[3]
.sym 39978 soc.cpu.irq_pending[31]
.sym 39979 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 39980 soc.cpu.instr_retirq
.sym 39981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 39982 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 39984 soc.cpu.cpuregs_rs1[20]
.sym 39986 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 39988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[31]
.sym 39990 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 39991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.sym 39992 soc.cpu.cpuregs_rs1[20]
.sym 39993 soc.cpu.instr_retirq
.sym 39996 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 39997 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39998 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 39999 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 40002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 40003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 40004 soc.cpu.cpu_state[2]
.sym 40005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 40008 soc.cpu.irq_pending[22]
.sym 40010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40011 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 40017 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 40020 soc.cpu.cpu_state[3]
.sym 40021 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 40022 soc.cpu.irq_pending[31]
.sym 40023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[31]
.sym 40026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 40027 soc.cpu.cpu_state[3]
.sym 40028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[22]
.sym 40029 soc.cpu.cpu_state[4]
.sym 40032 soc.cpu.cpu_state[4]
.sym 40033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[16]
.sym 40034 soc.cpu.cpu_state[3]
.sym 40035 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 40036 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3]
.sym 40040 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 40041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 40042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 40043 soc.cpu.latched_compr
.sym 40044 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 40045 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 40046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 40049 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 40051 soc.cpu.reg_out[25]
.sym 40052 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 40053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 40054 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 40056 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 40057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 40058 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 40061 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 40062 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 40063 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 40064 soc.cpu.reg_out[16]
.sym 40065 soc.cpu.reg_pc[10]
.sym 40066 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 40067 soc.cpu.reg_pc[13]
.sym 40068 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 40069 soc.cpu.alu_out_q[20]
.sym 40070 soc.cpu.cpuregs_rs1[20]
.sym 40071 soc.cpu.cpu_state[2]
.sym 40072 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 40073 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 40074 soc.cpu.latched_stalu
.sym 40088 soc.cpu.reg_pc[7]
.sym 40090 soc.cpu.reg_pc[6]
.sym 40093 soc.cpu.reg_pc[5]
.sym 40098 soc.cpu.reg_pc[1]
.sym 40104 soc.cpu.reg_pc[4]
.sym 40105 soc.cpu.reg_pc[8]
.sym 40107 soc.cpu.reg_pc[2]
.sym 40108 soc.cpu.latched_compr
.sym 40110 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 40111 soc.cpu.reg_pc[3]
.sym 40112 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 40114 soc.cpu.latched_compr
.sym 40115 soc.cpu.reg_pc[1]
.sym 40118 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 40120 soc.cpu.reg_pc[2]
.sym 40121 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 40122 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 40124 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 40127 soc.cpu.reg_pc[3]
.sym 40128 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 40130 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 40133 soc.cpu.reg_pc[4]
.sym 40134 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 40136 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 40139 soc.cpu.reg_pc[5]
.sym 40140 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 40142 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 40145 soc.cpu.reg_pc[6]
.sym 40146 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 40148 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 40150 soc.cpu.reg_pc[7]
.sym 40152 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 40154 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 40156 soc.cpu.reg_pc[8]
.sym 40158 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 40162 soc.cpu.reg_pc[13]
.sym 40163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 40164 soc.cpu.reg_pc[16]
.sym 40165 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 40166 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 40167 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 40168 soc.cpu.reg_pc[11]
.sym 40169 soc.cpu.reg_pc[10]
.sym 40174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 40175 soc.cpu.decoded_imm[11]
.sym 40176 soc.cpu.irq_pending[20]
.sym 40177 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40178 soc.cpu.mem_rdata_q[24]
.sym 40179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 40181 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 40182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 40183 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 40184 soc.cpu.reg_out[29]
.sym 40185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 40187 soc.cpu.alu_out_q[16]
.sym 40188 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 40189 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 40190 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 40191 soc.cpu.reg_out[22]
.sym 40192 soc.cpu.reg_pc[18]
.sym 40193 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40194 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 40195 soc.cpu.reg_pc[17]
.sym 40196 soc.cpu.reg_out[23]
.sym 40197 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40198 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 40203 soc.cpu.reg_pc[14]
.sym 40212 soc.cpu.reg_pc[15]
.sym 40215 soc.cpu.reg_pc[9]
.sym 40219 soc.cpu.reg_pc[13]
.sym 40225 soc.cpu.reg_pc[11]
.sym 40226 soc.cpu.reg_pc[10]
.sym 40229 soc.cpu.reg_pc[16]
.sym 40234 soc.cpu.reg_pc[12]
.sym 40235 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 40237 soc.cpu.reg_pc[9]
.sym 40239 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 40241 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 40244 soc.cpu.reg_pc[10]
.sym 40245 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 40247 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 40250 soc.cpu.reg_pc[11]
.sym 40251 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 40253 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 40255 soc.cpu.reg_pc[12]
.sym 40257 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 40259 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 40262 soc.cpu.reg_pc[13]
.sym 40263 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 40265 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 40267 soc.cpu.reg_pc[14]
.sym 40269 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 40271 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 40274 soc.cpu.reg_pc[15]
.sym 40275 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 40277 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 40280 soc.cpu.reg_pc[16]
.sym 40281 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 40285 soc.cpu.decoded_imm[10]
.sym 40286 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 40287 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 40288 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 40289 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 40290 soc.cpu.cpuregs_wrdata[22]
.sym 40291 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 40292 soc.cpu.next_pc[31]
.sym 40295 COMM[3]$SB_IO_OUT
.sym 40297 soc.cpu.decoded_imm[18]
.sym 40298 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 40300 soc.cpu.decoded_imm[19]
.sym 40301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 40305 soc.cpu.decoded_imm[14]
.sym 40306 soc.cpu.decoded_imm[9]
.sym 40308 soc.cpu.reg_pc[16]
.sym 40309 soc.cpu.reg_pc[28]
.sym 40310 soc.cpu.cpuregs_waddr[0]
.sym 40311 soc.cpu.cpuregs_wrdata[30]
.sym 40312 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40313 soc.cpu.reg_pc[21]
.sym 40314 soc.cpu.reg_pc[24]
.sym 40315 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 40316 soc.cpu.instr_maskirq
.sym 40318 soc.cpu.reg_out[30]
.sym 40319 soc.cpu.reg_pc[29]
.sym 40320 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40321 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 40330 soc.cpu.reg_pc[24]
.sym 40332 soc.cpu.reg_pc[20]
.sym 40333 soc.cpu.reg_pc[19]
.sym 40335 soc.cpu.reg_pc[23]
.sym 40339 soc.cpu.reg_pc[21]
.sym 40348 soc.cpu.reg_pc[22]
.sym 40355 soc.cpu.reg_pc[17]
.sym 40356 soc.cpu.reg_pc[18]
.sym 40358 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 40361 soc.cpu.reg_pc[17]
.sym 40362 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 40364 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 40367 soc.cpu.reg_pc[18]
.sym 40368 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 40370 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 40372 soc.cpu.reg_pc[19]
.sym 40374 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 40376 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 40378 soc.cpu.reg_pc[20]
.sym 40380 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 40382 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 40385 soc.cpu.reg_pc[21]
.sym 40386 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 40388 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 40390 soc.cpu.reg_pc[22]
.sym 40392 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 40394 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 40397 soc.cpu.reg_pc[23]
.sym 40398 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 40400 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 40402 soc.cpu.reg_pc[24]
.sym 40404 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 40408 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 40409 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 40410 soc.cpu.cpuregs_wrdata[17]
.sym 40411 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 40412 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 40413 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 40415 soc.cpu.cpuregs_wrdata[30]
.sym 40418 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 40421 soc.cpu.reg_pc[23]
.sym 40422 soc.cpu.instr_retirq
.sym 40423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 40424 soc.cpu.instr_retirq
.sym 40425 soc.cpu.reg_out[19]
.sym 40426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 40427 soc.cpu.decoded_imm[10]
.sym 40428 soc.cpu.latched_stalu
.sym 40431 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40433 soc.cpu.irq_pending[16]
.sym 40434 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 40436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 40437 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 40438 soc.cpu.reg_pc[19]
.sym 40439 soc.cpu.irq_pending[18]
.sym 40440 soc.cpu.reg_pc[30]
.sym 40441 soc.cpu.cpu_state[3]
.sym 40442 soc.cpu.instr_maskirq
.sym 40443 soc.cpu.reg_pc[26]
.sym 40444 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 40450 soc.cpu.reg_pc[26]
.sym 40454 soc.cpu.irq_mask[30]
.sym 40458 soc.cpu.reg_pc[31]
.sym 40460 soc.cpu.irq_pending[30]
.sym 40461 soc.cpu.reg_pc[25]
.sym 40466 soc.cpu.reg_pc[30]
.sym 40472 soc.cpu.reg_pc[28]
.sym 40474 soc.cpu.reg_pc[27]
.sym 40479 soc.cpu.reg_pc[29]
.sym 40481 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 40483 soc.cpu.reg_pc[25]
.sym 40485 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 40487 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 40490 soc.cpu.reg_pc[26]
.sym 40491 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 40493 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 40496 soc.cpu.reg_pc[27]
.sym 40497 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 40499 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 40502 soc.cpu.reg_pc[28]
.sym 40503 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 40505 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 40507 soc.cpu.reg_pc[29]
.sym 40509 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 40511 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 40514 soc.cpu.reg_pc[30]
.sym 40515 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 40520 soc.cpu.reg_pc[31]
.sym 40521 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 40524 soc.cpu.irq_mask[30]
.sym 40525 soc.cpu.irq_pending[30]
.sym 40531 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 40532 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 40533 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 40534 soc.cpu.instr_maskirq
.sym 40535 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 40536 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40537 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 40538 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 40543 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 40544 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 40545 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 40546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 40547 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 40548 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 40549 soc.cpu.reg_pc[25]
.sym 40550 soc.cpu.reg_out[27]
.sym 40551 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 40552 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 40553 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 40554 soc.cpu.cpuregs_wrdata[17]
.sym 40556 soc.cpu.reg_out[16]
.sym 40557 soc.cpu.alu_out_q[20]
.sym 40558 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 40560 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 40561 soc.cpu.latched_stalu
.sym 40562 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 40563 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 40564 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40565 soc.cpu.cpuregs_wrdata[30]
.sym 40566 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40572 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 40573 soc.cpu.irq_mask[16]
.sym 40574 soc.cpu.irq_mask[30]
.sym 40575 soc.cpu.irq_pending[30]
.sym 40576 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40577 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 40580 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40581 soc.cpu.irq_pending[18]
.sym 40582 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40583 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 40585 soc.cpu.irq_mask[18]
.sym 40586 soc.cpu.irq_pending[16]
.sym 40588 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40589 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40590 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 40591 soc.cpu.alu_out_q[25]
.sym 40593 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40594 soc.cpu.reg_out[25]
.sym 40596 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 40597 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 40599 soc.cpu.alu_out_q[25]
.sym 40600 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 40601 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40602 soc.cpu.latched_stalu
.sym 40603 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40605 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40606 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 40607 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 40608 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 40612 soc.cpu.irq_pending[18]
.sym 40614 soc.cpu.irq_mask[18]
.sym 40617 soc.cpu.reg_out[25]
.sym 40618 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40619 soc.cpu.alu_out_q[25]
.sym 40620 soc.cpu.latched_stalu
.sym 40623 soc.cpu.irq_pending[30]
.sym 40624 soc.cpu.irq_mask[30]
.sym 40629 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40630 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40631 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40632 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40635 soc.cpu.alu_out_q[25]
.sym 40636 soc.cpu.reg_out[25]
.sym 40637 soc.cpu.latched_stalu
.sym 40638 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40642 soc.cpu.irq_mask[16]
.sym 40644 soc.cpu.irq_pending[16]
.sym 40647 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40648 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 40649 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 40650 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 40651 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40654 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 40655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 40656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 40657 soc.cpu.reg_pc[22]
.sym 40658 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 40659 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 40660 soc.cpu.reg_pc[18]
.sym 40661 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 40666 soc.cpu.cpuregs_wrdata[25]
.sym 40667 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40668 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 40670 soc.cpu.reg_out[21]
.sym 40671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 40672 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 40673 soc.cpu.reg_out[28]
.sym 40677 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40678 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40679 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 40680 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 40681 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40682 soc.cpu.reg_pc[17]
.sym 40683 soc.cpu.reg_pc[18]
.sym 40684 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 40685 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40686 soc.cpu.alu_out_q[23]
.sym 40687 soc.cpu.alu_out_q[16]
.sym 40688 soc.cpu.reg_out[23]
.sym 40689 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40695 soc.cpu.irq_mask[18]
.sym 40697 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40699 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 40700 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40701 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 40702 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 40704 soc.cpu.irq_pending[18]
.sym 40705 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 40706 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 40707 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 40709 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40710 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 40711 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 40714 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 40716 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 40718 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 40719 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40721 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 40723 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40725 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 40726 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40728 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40729 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 40730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 40731 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40734 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 40736 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 40740 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 40741 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 40742 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40743 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40748 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 40752 soc.cpu.irq_mask[18]
.sym 40753 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40754 soc.cpu.irq_pending[18]
.sym 40755 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 40758 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 40759 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 40760 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40761 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 40765 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 40766 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40767 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40770 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40771 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40772 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 40773 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 40774 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40777 soc.cpu.reg_pc[17]
.sym 40778 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 40779 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 40780 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 40781 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 40782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 40783 soc.cpu.reg_pc[30]
.sym 40784 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 40789 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 40790 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 40792 soc.cpu.reg_pc[22]
.sym 40794 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 40795 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40796 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40797 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 40799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40800 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 40801 soc.cpu.reg_pc[28]
.sym 40802 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 40803 soc.cpu.reg_pc[29]
.sym 40805 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 40806 soc.cpu.reg_pc[24]
.sym 40807 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 40808 soc.cpu.cpu_state[1]
.sym 40809 soc.cpu.reg_pc[21]
.sym 40810 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 40812 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40818 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 40819 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40821 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 40822 soc.cpu.alu_out_q[23]
.sym 40823 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 40824 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 40825 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 40826 soc.cpu.reg_out[16]
.sym 40829 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 40831 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40833 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 40834 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40835 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 40836 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40837 soc.cpu.latched_stalu
.sym 40838 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 40839 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 40841 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 40842 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40843 soc.cpu.cpu_state[3]
.sym 40845 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40846 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 40847 soc.cpu.alu_out_q[16]
.sym 40848 soc.cpu.reg_out[23]
.sym 40849 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 40851 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40852 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 40853 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 40854 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 40857 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 40858 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 40859 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 40860 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40863 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40864 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 40865 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 40866 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 40872 soc.cpu.cpu_state[3]
.sym 40875 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40876 soc.cpu.reg_out[16]
.sym 40877 soc.cpu.alu_out_q[16]
.sym 40878 soc.cpu.latched_stalu
.sym 40881 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 40882 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40883 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40884 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40887 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 40888 soc.cpu.latched_stalu
.sym 40889 soc.cpu.alu_out_q[23]
.sym 40890 soc.cpu.reg_out[23]
.sym 40893 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40894 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 40895 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40896 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 40897 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 40898 clk$SB_IO_IN_$glb_clk
.sym 40899 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40900 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 40901 soc.cpu.reg_pc[26]
.sym 40902 soc.cpu.reg_pc[21]
.sym 40903 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40904 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 40905 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 40906 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40907 soc.cpu.cpuregs.wen_SB_LUT4_O_I1[0]
.sym 40912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 40913 soc.cpu.is_alu_reg_imm
.sym 40914 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 40915 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 40916 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 40917 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 40919 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 40921 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 40922 soc.cpu.reg_pc[23]
.sym 40925 soc.cpu.alu_out_q[26]
.sym 40927 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 40928 soc.cpu.alu_out_q[26]
.sym 40929 soc.cpu.cpu_state[3]
.sym 40932 soc.cpu.reg_pc[30]
.sym 40933 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 40934 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 40935 soc.cpu.reg_pc[26]
.sym 40941 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 40942 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 40944 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 40948 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 40950 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 40951 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 40954 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40957 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 40958 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 40959 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40961 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 40962 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 40963 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 40964 soc.cpu.irq_mask[24]
.sym 40965 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40967 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 40970 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 40971 soc.cpu.irq_pending[24]
.sym 40972 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40974 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40975 soc.cpu.irq_mask[24]
.sym 40976 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 40977 soc.cpu.irq_pending[24]
.sym 40981 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40982 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 40983 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 40986 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 40992 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 40993 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40994 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 40995 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 40999 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 41000 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 41004 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 41005 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 41006 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 41007 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 41010 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 41011 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 41013 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 41018 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 41020 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 41021 clk$SB_IO_IN_$glb_clk
.sym 41022 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41024 COMM[3]$SB_IO_OUT
.sym 41025 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41027 display.refresh_tick
.sym 41028 COMM[0]$SB_IO_OUT
.sym 41029 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41035 soc.cpu.reg_out[24]
.sym 41036 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 41038 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 41039 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 41041 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 41042 soc.cpu.cpuregs_waddr[0]
.sym 41044 soc.cpu.reg_out[24]
.sym 41045 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 41046 soc.cpu.reg_pc[21]
.sym 41078 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 41081 COMM[3]$SB_IO_OUT
.sym 41086 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41090 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41112 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 41115 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41116 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41129 COMM[3]$SB_IO_OUT
.sym 41135 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41136 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41143 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 41144 clk$SB_IO_IN_$glb_clk
.sym 41145 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41155 COMM[3]$SB_IO_OUT
.sym 41157 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 41158 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 41160 soc.cpu.reg_pc[28]
.sym 41161 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 41162 SEG[1]$SB_IO_OUT
.sym 41163 COMM[3]$SB_IO_OUT
.sym 41172 COMM[0]$SB_IO_OUT
.sym 41191 COMM[2]$SB_IO_OUT
.sym 41194 COLHI$SB_IO_OUT
.sym 41211 COMM[2]$SB_IO_OUT
.sym 41214 COLHI$SB_IO_OUT
.sym 41217 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 41248 soc.simpleuart.recv_state[2]
.sym 41249 soc.simpleuart.recv_state[3]
.sym 41250 soc.memory.wen[1]
.sym 41251 soc.simpleuart.recv_state[1]
.sym 41252 soc.memory.wen[0]
.sym 41253 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 41261 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41263 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 41264 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 41265 soc.cpu.irq_pending[10]
.sym 41270 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41277 soc.cpu.instr_maskirq
.sym 41291 soc.memory.rdata_0[15]
.sym 41292 iomem_wdata[15]
.sym 41293 gpio_out[15]
.sym 41299 gpio_out_SB_DFFESR_Q_E
.sym 41301 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 41307 iomem_wdata[8]
.sym 41308 soc.memory.rdata_1[15]
.sym 41311 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41312 iomem_addr[16]
.sym 41313 gpio_out[11]
.sym 41315 iomem_wdata[11]
.sym 41319 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41330 iomem_wdata[11]
.sym 41348 iomem_wdata[8]
.sym 41352 iomem_wdata[15]
.sym 41357 gpio_out[11]
.sym 41358 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41359 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 41360 gpio_out[15]
.sym 41363 soc.memory.rdata_0[15]
.sym 41364 soc.memory.rdata_1[15]
.sym 41365 iomem_addr[16]
.sym 41366 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 41367 gpio_out_SB_DFFESR_Q_E
.sym 41368 clk$SB_IO_IN_$glb_clk
.sym 41369 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41375 soc.simpleuart.recv_pattern[7]
.sym 41376 gpio_out_SB_DFFESR_Q_9_E
.sym 41378 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 41379 UART_RX_SB_LUT4_I1_I2[0]
.sym 41381 gpio_out_SB_DFFESR_Q_E
.sym 41386 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41388 iomem_wdata[29]
.sym 41389 soc.simpleuart.recv_state[3]
.sym 41391 iomem_wdata[4]
.sym 41393 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 41394 $PACKER_VCC_NET
.sym 41396 iomem_addr[16]
.sym 41397 soc.simpleuart.recv_state[2]
.sym 41402 soc.memory.rdata_1[15]
.sym 41403 UART_RX$SB_IO_IN
.sym 41405 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 41415 soc.memory.wen[1]
.sym 41418 gpio_out_SB_DFFESR_Q_E
.sym 41419 soc.memory.wen[0]
.sym 41420 iomem_wstrb[1]
.sym 41429 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41438 soc.cpu.irq_mask[7]
.sym 41440 soc.simpleuart.recv_pattern[7]
.sym 41465 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 41467 gpio_out[7]
.sym 41468 iomem_wdata[7]
.sym 41469 gpio_out_SB_DFFESR_Q_9_E
.sym 41475 iomem_wdata[0]
.sym 41476 DBG[3]$SB_IO_OUT
.sym 41477 iomem_wdata[3]
.sym 41479 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41487 iomem_wdata[7]
.sym 41490 iomem_wdata[3]
.sym 41523 iomem_wdata[0]
.sym 41526 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 41527 gpio_out[7]
.sym 41528 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 41529 DBG[3]$SB_IO_OUT
.sym 41530 gpio_out_SB_DFFESR_Q_9_E
.sym 41531 clk$SB_IO_IN_$glb_clk
.sym 41532 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41534 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 41535 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 41536 soc.simpleuart.send_bitcnt[3]
.sym 41537 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 41538 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 41539 soc.simpleuart.send_bitcnt[0]
.sym 41540 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 41543 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 41544 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 41545 iomem_wdata[5]
.sym 41553 iomem_wdata[2]
.sym 41554 iomem_wdata[10]
.sym 41555 iomem_wdata[29]
.sym 41557 gpio_out_SB_DFFESR_Q_9_E
.sym 41559 soc.simpleuart.send_divcnt[1]
.sym 41563 UART_RX_SB_LUT4_I1_I2[0]
.sym 41564 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 41567 iomem_wdata[19]
.sym 41568 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 41592 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 41601 soc.cpu.cpuregs_rs1[7]
.sym 41621 soc.cpu.cpuregs_rs1[7]
.sym 41653 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 41654 clk$SB_IO_IN_$glb_clk
.sym 41655 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41656 soc.simpleuart.recv_pattern[3]
.sym 41657 soc.simpleuart.recv_pattern[1]
.sym 41658 soc.simpleuart.recv_pattern[5]
.sym 41659 soc.simpleuart.recv_pattern[0]
.sym 41660 soc.simpleuart.recv_pattern[2]
.sym 41661 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41662 soc.simpleuart.recv_pattern[6]
.sym 41663 soc.simpleuart.recv_pattern[4]
.sym 41666 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 41668 iomem_wdata[9]
.sym 41670 soc.simpleuart_reg_div_do[12]
.sym 41674 $PACKER_VCC_NET
.sym 41676 iomem_wdata[8]
.sym 41677 $PACKER_VCC_NET
.sym 41680 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 41681 soc.cpu.irq_mask[7]
.sym 41683 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41684 soc.cpu.irq_pending[10]
.sym 41686 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 41687 soc.simpleuart.send_bitcnt[2]
.sym 41688 iomem_wdata[5]
.sym 41689 soc.simpleuart.send_divcnt[0]
.sym 41690 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 41691 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 41698 soc.cpu.irq_mask[5]
.sym 41701 soc.cpu.irq_mask[6]
.sym 41703 soc.cpu.irq_pending[10]
.sym 41708 soc.cpu.irq_mask[3]
.sym 41712 soc.cpu.irq_pending[3]
.sym 41717 soc.cpu.irq_pending[5]
.sym 41722 soc.cpu.irq_pending[6]
.sym 41723 soc.cpu.irq_mask[10]
.sym 41724 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 41737 soc.cpu.irq_pending[6]
.sym 41739 soc.cpu.irq_mask[6]
.sym 41742 soc.cpu.irq_pending[5]
.sym 41743 soc.cpu.irq_mask[5]
.sym 41749 soc.cpu.irq_mask[6]
.sym 41751 soc.cpu.irq_pending[6]
.sym 41755 soc.cpu.irq_mask[5]
.sym 41756 soc.cpu.irq_pending[5]
.sym 41761 soc.cpu.irq_pending[3]
.sym 41763 soc.cpu.irq_mask[3]
.sym 41767 soc.cpu.irq_mask[10]
.sym 41768 soc.cpu.irq_pending[10]
.sym 41773 soc.cpu.irq_pending[3]
.sym 41775 soc.cpu.irq_mask[3]
.sym 41776 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 41777 clk$SB_IO_IN_$glb_clk
.sym 41778 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41781 soc.simpleuart.send_pattern[8]
.sym 41783 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 41784 soc.simpleuart.send_pattern[7]
.sym 41785 soc.simpleuart.send_pattern[6]
.sym 41786 soc.simpleuart.send_pattern[5]
.sym 41790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 41793 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 41794 soc.simpleuart.recv_pattern[0]
.sym 41797 iomem_wdata[10]
.sym 41798 iomem_addr[16]
.sym 41800 soc.simpleuart.recv_pattern[1]
.sym 41802 soc.simpleuart.recv_pattern[5]
.sym 41803 soc.cpu.cpuregs_rs1[7]
.sym 41804 iomem_wstrb[1]
.sym 41808 soc.cpu.irq_pending[5]
.sym 41809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 41810 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 41811 soc.simpleuart.recv_pattern[6]
.sym 41813 soc.simpleuart.recv_pattern[4]
.sym 41814 soc.cpu.cpuregs_rs1[8]
.sym 41822 soc.cpu.irq_mask[10]
.sym 41824 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 41825 soc.cpu.cpu_state[4]
.sym 41826 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41827 soc.cpu.irq_pending[3]
.sym 41829 soc.cpu.irq_pending[6]
.sym 41830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 41832 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 41834 soc.cpu.irq_pending[10]
.sym 41835 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 41837 soc.simpleuart.send_divcnt[1]
.sym 41838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 41840 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 41841 soc.cpu.irq_mask[7]
.sym 41843 soc.cpu.timer[7]
.sym 41844 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 41845 soc.cpu.instr_maskirq
.sym 41846 soc.simpleuart.send_divcnt[0]
.sym 41851 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 41853 soc.cpu.instr_maskirq
.sym 41854 soc.cpu.irq_mask[7]
.sym 41855 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 41856 soc.cpu.timer[7]
.sym 41859 soc.simpleuart.send_divcnt[0]
.sym 41861 soc.simpleuart.send_divcnt[1]
.sym 41868 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 41872 soc.cpu.irq_mask[10]
.sym 41874 soc.cpu.instr_maskirq
.sym 41877 soc.cpu.irq_mask[10]
.sym 41880 soc.cpu.irq_pending[10]
.sym 41884 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 41886 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 41889 soc.cpu.irq_pending[6]
.sym 41890 soc.cpu.cpu_state[4]
.sym 41891 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 41892 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 41895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 41896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 41897 soc.cpu.irq_pending[3]
.sym 41898 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 41900 clk$SB_IO_IN_$glb_clk
.sym 41901 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 41902 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41903 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 41905 soc.simpleuart.send_bitcnt[2]
.sym 41912 soc.cpu.instr_maskirq
.sym 41915 iomem_wdata[6]
.sym 41917 iomem_wdata[29]
.sym 41920 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41922 iomem_wdata[4]
.sym 41923 soc.simpleuart_reg_div_do[13]
.sym 41925 iomem_wdata[25]
.sym 41926 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 41927 soc.cpu.instr_retirq
.sym 41928 soc.cpu.irq_pending[4]
.sym 41929 soc.cpu.cpuregs_rs1[11]
.sym 41930 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 41931 soc.cpu.irq_mask[7]
.sym 41932 soc.cpu.irq_pending[7]
.sym 41933 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 41934 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41935 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 41936 flash_clk_SB_LUT4_I3_O[2]
.sym 41937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 41943 soc.cpu.instr_retirq
.sym 41945 soc.cpu.cpu_state[4]
.sym 41946 soc.cpu.cpu_state[3]
.sym 41947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 41948 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 41949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 41951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 41954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 41955 soc.cpu.irq_mask[8]
.sym 41957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 41958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 41959 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 41960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 41961 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41963 soc.cpu.cpuregs_rs1[7]
.sym 41964 soc.cpu.cpu_state[2]
.sym 41965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 41966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[6]
.sym 41967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 41969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 41971 iomem_wdata[13]
.sym 41972 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 41973 soc.cpu.instr_maskirq
.sym 41974 soc.cpu.cpuregs_rs1[8]
.sym 41976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 41977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 41978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 41979 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 41982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 41983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 41984 soc.cpu.cpu_state[2]
.sym 41985 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 41988 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 41989 soc.cpu.cpu_state[3]
.sym 41990 soc.cpu.cpu_state[4]
.sym 41991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 41994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 41995 soc.cpu.instr_retirq
.sym 41996 soc.cpu.cpu_state[2]
.sym 41997 soc.cpu.cpuregs_rs1[8]
.sym 42000 soc.cpu.cpuregs_rs1[7]
.sym 42001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 42002 soc.cpu.instr_retirq
.sym 42008 iomem_wdata[13]
.sym 42013 soc.cpu.instr_maskirq
.sym 42015 soc.cpu.irq_mask[8]
.sym 42018 soc.cpu.cpu_state[3]
.sym 42019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 42020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[6]
.sym 42021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 42022 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 42023 clk$SB_IO_IN_$glb_clk
.sym 42024 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3]
.sym 42029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 42030 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 42031 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 42032 soc.simpleuart.send_dummy
.sym 42035 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42036 soc.cpu.irq_pending[12]
.sym 42037 $PACKER_VCC_NET
.sym 42039 soc.simpleuart_reg_div_do[13]
.sym 42041 soc.cpu.cpu_state[4]
.sym 42044 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42048 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 42051 iomem_wdata[19]
.sym 42052 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42054 soc.cpu.cpu_state[4]
.sym 42055 UART_RX_SB_LUT4_I1_I2[0]
.sym 42056 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 42058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 42059 soc.simpleuart.send_divcnt[1]
.sym 42060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 42066 soc.cpu.cpu_state[2]
.sym 42067 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 42068 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42069 soc.cpu.cpu_state[2]
.sym 42070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 42071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 42073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 42074 soc.cpu.irq_mask[11]
.sym 42075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 42077 soc.cpu.irq_mask[12]
.sym 42082 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42083 soc.cpu.cpuregs_rs1[8]
.sym 42084 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42085 soc.cpu.irq_pending[4]
.sym 42087 soc.cpu.instr_maskirq
.sym 42089 soc.cpu.cpuregs_rs1[11]
.sym 42090 soc.cpu.timer[12]
.sym 42091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 42093 soc.cpu.timer[11]
.sym 42097 soc.cpu.cpuregs_rs1[12]
.sym 42100 soc.cpu.cpuregs_rs1[11]
.sym 42105 soc.cpu.irq_pending[4]
.sym 42106 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 42111 soc.cpu.cpu_state[2]
.sym 42112 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 42113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 42114 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 42118 soc.cpu.cpuregs_rs1[12]
.sym 42124 soc.cpu.cpuregs_rs1[8]
.sym 42129 soc.cpu.instr_maskirq
.sym 42130 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42131 soc.cpu.timer[12]
.sym 42132 soc.cpu.irq_mask[12]
.sym 42135 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42136 soc.cpu.instr_maskirq
.sym 42137 soc.cpu.timer[11]
.sym 42138 soc.cpu.irq_mask[11]
.sym 42141 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 42142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 42143 soc.cpu.cpu_state[2]
.sym 42145 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42146 clk$SB_IO_IN_$glb_clk
.sym 42147 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42148 soc.simpleuart_reg_div_do[14]
.sym 42150 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 42151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 42152 soc.simpleuart_reg_div_do[9]
.sym 42153 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 42154 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 42158 soc.cpu.irq_pending[11]
.sym 42159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[6]
.sym 42163 soc.cpu.cpu_state[3]
.sym 42172 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 42173 flash_clk_SB_LUT4_I3_O[1]
.sym 42174 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 42175 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42176 soc.cpu.irq_pending[8]
.sym 42177 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42178 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 42179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 42181 soc.cpu.irq_pending[10]
.sym 42182 soc.simpleuart.send_divcnt[0]
.sym 42183 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 42189 soc.cpu.irq_mask[11]
.sym 42191 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42192 soc.cpu.irq_mask[12]
.sym 42193 soc.cpu.irq_mask[8]
.sym 42198 soc.cpu.irq_mask[14]
.sym 42201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 42203 soc.cpu.cpu_state[2]
.sym 42204 soc.cpu.irq_pending[9]
.sym 42208 soc.cpu.irq_pending[11]
.sym 42211 soc.cpu.irq_pending[8]
.sym 42215 soc.cpu.irq_pending[12]
.sym 42216 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 42218 soc.cpu.irq_pending[14]
.sym 42222 soc.cpu.irq_pending[9]
.sym 42223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 42224 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42225 soc.cpu.cpu_state[2]
.sym 42229 soc.cpu.irq_mask[8]
.sym 42231 soc.cpu.irq_pending[8]
.sym 42235 soc.cpu.irq_mask[12]
.sym 42237 soc.cpu.irq_pending[12]
.sym 42241 soc.cpu.irq_mask[11]
.sym 42242 soc.cpu.irq_pending[11]
.sym 42247 soc.cpu.irq_pending[12]
.sym 42249 soc.cpu.irq_mask[12]
.sym 42253 soc.cpu.irq_pending[14]
.sym 42255 soc.cpu.irq_mask[14]
.sym 42258 soc.cpu.irq_mask[8]
.sym 42260 soc.cpu.irq_pending[8]
.sym 42265 soc.cpu.irq_mask[11]
.sym 42266 soc.cpu.irq_pending[11]
.sym 42268 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 42269 clk$SB_IO_IN_$glb_clk
.sym 42270 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42273 soc.simpleuart.send_divcnt[2]
.sym 42274 soc.simpleuart.send_divcnt[3]
.sym 42275 soc.simpleuart.send_divcnt[4]
.sym 42276 soc.simpleuart.send_divcnt[5]
.sym 42277 soc.simpleuart.send_divcnt[6]
.sym 42278 soc.simpleuart.send_divcnt[7]
.sym 42282 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 42287 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 42291 soc.cpu.cpu_state[2]
.sym 42298 soc.cpu.timer[15]
.sym 42299 flash_clk_SB_LUT4_I3_O[1]
.sym 42300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[1]
.sym 42301 soc.cpu.timer[13]
.sym 42302 soc.cpu.irq_pending[14]
.sym 42303 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 42305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 42306 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 42315 soc.cpu.irq_pending[9]
.sym 42317 soc.cpu.irq_pending[14]
.sym 42318 soc.cpu.irq_pending[8]
.sym 42319 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 42321 soc.cpu.cpuregs_rs1[12]
.sym 42322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 42323 soc.cpu.irq_pending[11]
.sym 42324 soc.cpu.cpuregs_rs1[14]
.sym 42325 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 42327 UART_RX_SB_LUT4_I1_I2[0]
.sym 42329 soc.cpu.irq_mask[14]
.sym 42331 soc.cpu.irq_pending[10]
.sym 42336 soc.cpu.cpu_state[2]
.sym 42337 soc.cpu.instr_retirq
.sym 42339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 42340 soc.cpu.instr_retirq
.sym 42343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42351 soc.cpu.cpuregs_rs1[14]
.sym 42352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42353 soc.cpu.cpu_state[2]
.sym 42354 soc.cpu.instr_retirq
.sym 42369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 42370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 42371 soc.cpu.cpuregs_rs1[12]
.sym 42372 soc.cpu.instr_retirq
.sym 42375 soc.cpu.irq_mask[14]
.sym 42377 soc.cpu.irq_pending[14]
.sym 42381 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 42383 UART_RX_SB_LUT4_I1_I2[0]
.sym 42384 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 42387 soc.cpu.irq_pending[10]
.sym 42388 soc.cpu.irq_pending[8]
.sym 42389 soc.cpu.irq_pending[9]
.sym 42390 soc.cpu.irq_pending[11]
.sym 42392 clk$SB_IO_IN_$glb_clk
.sym 42393 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42394 soc.simpleuart.send_divcnt[8]
.sym 42395 soc.simpleuart.send_divcnt[9]
.sym 42396 soc.simpleuart.send_divcnt[10]
.sym 42397 soc.simpleuart.send_divcnt[11]
.sym 42398 soc.simpleuart.send_divcnt[12]
.sym 42399 soc.simpleuart.send_divcnt[13]
.sym 42400 soc.simpleuart.send_divcnt[14]
.sym 42401 soc.simpleuart.send_divcnt[15]
.sym 42404 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 42408 iomem_wdata[19]
.sym 42409 iomem_wdata[16]
.sym 42413 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 42415 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 42416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 42417 iomem_wdata[23]
.sym 42418 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 42421 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 42423 soc.cpu.instr_retirq
.sym 42425 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 42426 soc.cpu.instr_retirq
.sym 42427 flash_clk_SB_LUT4_I3_O[1]
.sym 42428 soc.cpu.irq_pending[15]
.sym 42429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 42436 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42439 soc.cpu.irq_pending[13]
.sym 42441 soc.cpu.irq_mask[15]
.sym 42442 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 42443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2[3]
.sym 42444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2[2]
.sym 42445 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 42447 soc.cpu.irq_pending[12]
.sym 42450 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 42452 soc.cpu.irq_pending[15]
.sym 42453 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 42457 soc.cpu.instr_maskirq
.sym 42458 soc.cpu.timer[15]
.sym 42460 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 42461 soc.cpu.irq_mask[13]
.sym 42462 soc.cpu.irq_pending[14]
.sym 42465 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42468 soc.cpu.irq_pending[14]
.sym 42469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2[3]
.sym 42470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2[2]
.sym 42471 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42474 soc.cpu.irq_pending[15]
.sym 42475 soc.cpu.irq_mask[15]
.sym 42480 soc.cpu.irq_pending[14]
.sym 42481 soc.cpu.irq_pending[12]
.sym 42482 soc.cpu.irq_pending[13]
.sym 42483 soc.cpu.irq_pending[15]
.sym 42492 soc.cpu.irq_pending[13]
.sym 42495 soc.cpu.irq_mask[13]
.sym 42504 soc.cpu.instr_maskirq
.sym 42505 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42506 soc.cpu.irq_mask[15]
.sym 42507 soc.cpu.timer[15]
.sym 42510 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 42511 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 42512 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 42513 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 42514 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 42515 clk$SB_IO_IN_$glb_clk
.sym 42516 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42517 soc.simpleuart.send_divcnt[16]
.sym 42518 soc.simpleuart.send_divcnt[17]
.sym 42519 soc.simpleuart.send_divcnt[18]
.sym 42520 soc.simpleuart.send_divcnt[19]
.sym 42521 soc.simpleuart.send_divcnt[20]
.sym 42522 soc.simpleuart.send_divcnt[21]
.sym 42523 soc.simpleuart.send_divcnt[22]
.sym 42524 soc.simpleuart.send_divcnt[23]
.sym 42525 soc.cpu.irq_pending[13]
.sym 42528 soc.cpu.irq_pending[13]
.sym 42534 soc.cpu.instr_rdinstr
.sym 42538 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 42540 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 42543 soc.cpu.alu_out_q[6]
.sym 42544 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42546 soc.cpu.irq_pending[13]
.sym 42547 soc.cpu.irq_mask[13]
.sym 42548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1]
.sym 42550 soc.cpu.cpu_state[4]
.sym 42551 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 42559 soc.cpu.irq_pending[15]
.sym 42560 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42565 soc.cpu.irq_mask[13]
.sym 42568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 42569 soc.cpu.cpu_state[3]
.sym 42571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42572 soc.cpu.cpu_state[4]
.sym 42573 soc.cpu.timer[13]
.sym 42575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[14]
.sym 42579 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42583 soc.cpu.cpuregs_rs1[15]
.sym 42586 soc.cpu.instr_retirq
.sym 42587 soc.cpu.instr_maskirq
.sym 42588 soc.cpu.irq_mask[15]
.sym 42589 soc.cpu.cpuregs_rs1[13]
.sym 42591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[14]
.sym 42592 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 42593 soc.cpu.cpu_state[3]
.sym 42594 soc.cpu.cpu_state[4]
.sym 42597 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42598 soc.cpu.timer[13]
.sym 42599 soc.cpu.irq_mask[13]
.sym 42600 soc.cpu.instr_maskirq
.sym 42604 soc.cpu.irq_pending[15]
.sym 42606 soc.cpu.irq_mask[15]
.sym 42615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42617 soc.cpu.cpuregs_rs1[13]
.sym 42618 soc.cpu.instr_retirq
.sym 42629 soc.cpu.cpuregs_rs1[15]
.sym 42637 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42640 soc.simpleuart.send_divcnt[24]
.sym 42641 soc.simpleuart.send_divcnt[25]
.sym 42642 soc.simpleuart.send_divcnt[26]
.sym 42643 soc.simpleuart.send_divcnt[27]
.sym 42644 soc.simpleuart.send_divcnt[28]
.sym 42645 soc.simpleuart.send_divcnt[29]
.sym 42646 soc.simpleuart.send_divcnt[30]
.sym 42647 soc.simpleuart.send_divcnt[31]
.sym 42650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 42657 soc.cpu.cpu_state[3]
.sym 42664 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 42665 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 42666 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 42667 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 42669 soc.cpu.irq_pending[10]
.sym 42670 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 42671 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 42673 soc.cpu.irq_pending[8]
.sym 42681 soc.cpu.cpu_state[4]
.sym 42683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 42684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 42685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[2]
.sym 42689 soc.cpu.cpu_state[4]
.sym 42691 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 42692 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 42695 soc.cpu.cpu_state[2]
.sym 42700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[7]
.sym 42710 soc.cpu.instr_retirq
.sym 42711 soc.cpu.cpuregs_rs1[11]
.sym 42712 soc.cpu.cpu_state[3]
.sym 42720 soc.cpu.cpuregs_rs1[11]
.sym 42721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 42722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 42723 soc.cpu.instr_retirq
.sym 42732 soc.cpu.cpu_state[2]
.sym 42733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 42734 soc.cpu.cpu_state[4]
.sym 42735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[2]
.sym 42750 soc.cpu.cpu_state[4]
.sym 42751 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 42752 soc.cpu.cpu_state[3]
.sym 42753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[7]
.sym 42774 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 42777 iomem_wdata[26]
.sym 42783 soc.cpu.cpu_state[2]
.sym 42785 iomem_addr[16]
.sym 42787 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 42788 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 42789 soc.cpu.alu_out_q[3]
.sym 42790 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 42792 soc.cpu.decoded_imm[3]
.sym 42793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[1]
.sym 42794 soc.cpu.cpuregs_rs1[13]
.sym 42796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 42798 soc.cpu.reg_pc[7]
.sym 42807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 42809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[8]
.sym 42810 soc.cpu.cpuregs_rs1[13]
.sym 42811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 42812 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 42813 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42816 soc.cpu.irq_pending[13]
.sym 42822 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42823 soc.cpu.irq_mask[13]
.sym 42824 soc.cpu.cpu_state[4]
.sym 42833 soc.cpu.irq_pending[8]
.sym 42835 soc.cpu.cpu_state[3]
.sym 42849 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 42851 soc.cpu.irq_pending[8]
.sym 42852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 42858 soc.cpu.cpuregs_rs1[13]
.sym 42867 soc.cpu.irq_mask[13]
.sym 42869 soc.cpu.irq_pending[13]
.sym 42879 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 42880 soc.cpu.cpu_state[4]
.sym 42881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[8]
.sym 42882 soc.cpu.cpu_state[3]
.sym 42883 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42885 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42897 soc.cpu.reg_out[31]
.sym 42898 soc.cpu.cpuregs_raddr2[2]
.sym 42902 soc.simpleuart_reg_div_do[16]
.sym 42910 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 42911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 42913 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 42914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[10]
.sym 42915 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 42916 soc.cpu.irq_pending[15]
.sym 42917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 42918 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 42919 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 42920 soc.cpu.count_instr[27]
.sym 42921 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 42929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[3]
.sym 42931 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 42932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[10]
.sym 42934 soc.cpu.cpu_state[3]
.sym 42935 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 42936 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 42937 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 42938 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 42939 soc.cpu.irq_pending[10]
.sym 42940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]
.sym 42941 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 42942 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 42943 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 42944 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 42945 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 42946 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 42948 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 42951 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 42953 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 42954 soc.cpu.cpu_state[4]
.sym 42955 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42956 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 42957 soc.cpu.cpu_state[2]
.sym 42958 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[10]
.sym 42967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]
.sym 42968 soc.cpu.cpu_state[3]
.sym 42969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[3]
.sym 42972 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 42973 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 42974 soc.cpu.cpu_state[4]
.sym 42975 soc.cpu.irq_pending[10]
.sym 42978 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 42984 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 42985 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 42986 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 42987 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 42990 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42991 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 42992 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 42993 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 42996 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 42997 soc.cpu.cpu_state[2]
.sym 42998 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 42999 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 43002 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 43003 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 43004 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 43005 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 43006 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43009 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 43010 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 43011 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 43012 soc.cpu.reg_out[7]
.sym 43013 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 43014 soc.cpu.next_pc[7]
.sym 43015 soc.cpu.reg_out[14]
.sym 43016 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 43021 soc.cpu.cpuregs_raddr2[4]
.sym 43023 iomem_addr[9]
.sym 43025 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[1]
.sym 43029 soc.cpu.reg_pc[7]
.sym 43033 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 43034 soc.cpu.cpu_state[4]
.sym 43035 soc.cpu.alu_out_q[6]
.sym 43036 soc.cpu.alu_out_q[3]
.sym 43037 soc.cpu.cpu_state[4]
.sym 43038 soc.cpu.alu_out_q[24]
.sym 43039 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 43040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1]
.sym 43041 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43043 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 43044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 43051 soc.cpu.reg_out[4]
.sym 43052 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43054 soc.cpu.latched_stalu
.sym 43055 soc.cpu.alu_out_q[7]
.sym 43056 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 43057 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 43058 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 43059 soc.cpu.reg_out[4]
.sym 43061 soc.cpu.alu_out_q[3]
.sym 43062 soc.cpu.latched_stalu
.sym 43063 soc.cpu.alu_out_q[7]
.sym 43064 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 43065 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 43066 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43067 soc.cpu.reg_out[3]
.sym 43069 soc.cpu.alu_out_q[4]
.sym 43072 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43073 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 43074 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43075 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 43077 soc.cpu.reg_out[7]
.sym 43078 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43079 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 43083 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 43084 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43085 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43086 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 43089 soc.cpu.alu_out_q[4]
.sym 43090 soc.cpu.reg_out[4]
.sym 43091 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43092 soc.cpu.latched_stalu
.sym 43095 soc.cpu.reg_out[7]
.sym 43096 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43097 soc.cpu.alu_out_q[7]
.sym 43098 soc.cpu.latched_stalu
.sym 43101 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 43102 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 43103 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 43104 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 43107 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 43109 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43110 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 43113 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43114 soc.cpu.latched_stalu
.sym 43115 soc.cpu.reg_out[3]
.sym 43116 soc.cpu.alu_out_q[3]
.sym 43119 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43120 soc.cpu.alu_out_q[7]
.sym 43121 soc.cpu.reg_out[7]
.sym 43122 soc.cpu.latched_stalu
.sym 43125 soc.cpu.alu_out_q[4]
.sym 43126 soc.cpu.latched_stalu
.sym 43127 soc.cpu.reg_out[4]
.sym 43128 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43132 soc.cpu.next_pc[14]
.sym 43133 soc.cpu.reg_out[3]
.sym 43134 soc.cpu.next_pc[8]
.sym 43135 soc.cpu.next_pc[3]
.sym 43137 soc.cpu.next_pc[9]
.sym 43138 soc.cpu.next_pc[2]
.sym 43139 soc.cpu.reg_out[6]
.sym 43142 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 43143 soc.cpu.reg_out[20]
.sym 43145 soc.cpu.reg_out[4]
.sym 43146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 43149 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 43156 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43157 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43158 soc.cpu.alu_out_q[21]
.sym 43159 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 43160 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43161 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43162 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 43163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 43165 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 43166 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 43173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 43174 soc.cpu.latched_stalu
.sym 43175 soc.cpu.alu_out_q[8]
.sym 43176 soc.cpu.reg_out[6]
.sym 43178 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43180 soc.cpu.latched_stalu
.sym 43181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 43182 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43183 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 43184 soc.cpu.reg_out[8]
.sym 43186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[9]
.sym 43187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 43188 soc.cpu.reg_out[3]
.sym 43189 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43190 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 43191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 43192 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43194 soc.cpu.cpu_state[4]
.sym 43195 soc.cpu.alu_out_q[6]
.sym 43196 soc.cpu.alu_out_q[3]
.sym 43197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 43198 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 43200 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43201 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43202 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 43204 soc.cpu.cpu_state[3]
.sym 43206 soc.cpu.cpu_state[3]
.sym 43207 soc.cpu.cpu_state[4]
.sym 43208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[9]
.sym 43209 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 43212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 43213 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 43214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 43218 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43219 soc.cpu.latched_stalu
.sym 43220 soc.cpu.reg_out[3]
.sym 43221 soc.cpu.alu_out_q[3]
.sym 43224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 43225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 43230 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43231 soc.cpu.latched_stalu
.sym 43232 soc.cpu.alu_out_q[6]
.sym 43233 soc.cpu.reg_out[6]
.sym 43236 soc.cpu.latched_stalu
.sym 43237 soc.cpu.alu_out_q[8]
.sym 43238 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43239 soc.cpu.reg_out[8]
.sym 43242 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 43243 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43244 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 43248 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 43249 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43250 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43251 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.next_pc[6]
.sym 43256 soc.cpu.next_pc[12]
.sym 43257 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43258 soc.cpu.reg_out[11]
.sym 43259 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 43260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3[2]
.sym 43261 soc.cpu.next_pc[15]
.sym 43262 soc.cpu.next_pc[10]
.sym 43268 soc.cpu.cpu_state[2]
.sym 43269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 43272 soc.cpu.reg_out[6]
.sym 43274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 43276 soc.cpu.reg_out[3]
.sym 43278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 43279 soc.cpu.reg_pc[7]
.sym 43280 soc.cpu.reg_out[2]
.sym 43281 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 43282 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 43283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 43284 soc.cpu.alu_out_q[22]
.sym 43285 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43286 soc.cpu.cpu_state[6]
.sym 43287 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 43288 soc.cpu.decoded_imm[3]
.sym 43289 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43290 soc.cpu.alu_out_q[15]
.sym 43296 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43297 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 43302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[11]
.sym 43303 soc.cpu.reg_out[6]
.sym 43304 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 43305 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 43306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 43307 soc.cpu.alu_out_q[6]
.sym 43309 soc.cpu.cpu_state[4]
.sym 43310 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[1]
.sym 43312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[0]
.sym 43314 soc.cpu.cpu_state[3]
.sym 43315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[12]
.sym 43316 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43317 soc.cpu.irq_pending[11]
.sym 43318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 43319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 43321 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43322 soc.cpu.cpu_state[2]
.sym 43323 soc.cpu.irq_pending[12]
.sym 43324 soc.cpu.latched_stalu
.sym 43325 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43326 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43329 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43330 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43331 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 43332 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43335 soc.cpu.latched_stalu
.sym 43336 soc.cpu.alu_out_q[6]
.sym 43337 soc.cpu.reg_out[6]
.sym 43338 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43341 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43342 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43343 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43344 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 43349 soc.cpu.cpu_state[2]
.sym 43350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 43353 soc.cpu.cpu_state[3]
.sym 43354 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43355 soc.cpu.irq_pending[12]
.sym 43356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[12]
.sym 43360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[1]
.sym 43362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[0]
.sym 43365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 43366 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 43367 soc.cpu.cpu_state[4]
.sym 43368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 43371 soc.cpu.irq_pending[11]
.sym 43372 soc.cpu.cpu_state[3]
.sym 43373 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[11]
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[0]
.sym 43379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 43380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[0]
.sym 43381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 43382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[2]
.sym 43383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 43384 soc.cpu.next_pc[11]
.sym 43385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 43388 soc.cpu.instr_maskirq
.sym 43389 soc.cpu.reg_out[18]
.sym 43393 soc.cpu.reg_out[11]
.sym 43394 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 43395 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 43396 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 43399 soc.cpu.cpuregs_raddr2[0]
.sym 43401 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 43402 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43403 soc.cpu.reg_pc[11]
.sym 43404 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43405 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 43406 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43408 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43409 soc.cpu.alu_out_q[30]
.sym 43410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[10]
.sym 43411 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 43412 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43413 soc.cpu.irq_pending[15]
.sym 43420 soc.cpu.irq_pending[15]
.sym 43422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 43423 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43424 soc.cpu.cpu_state[3]
.sym 43425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[13]
.sym 43426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43428 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 43429 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 43430 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43433 soc.cpu.reg_out[15]
.sym 43434 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43435 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 43436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 43437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 43438 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43439 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 43442 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43443 soc.cpu.irq_pending[13]
.sym 43444 soc.cpu.latched_stalu
.sym 43445 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43446 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43447 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 43449 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43450 soc.cpu.alu_out_q[15]
.sym 43452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 43453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 43455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 43459 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43460 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 43461 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43464 soc.cpu.latched_stalu
.sym 43465 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43466 soc.cpu.alu_out_q[15]
.sym 43467 soc.cpu.reg_out[15]
.sym 43470 soc.cpu.irq_pending[13]
.sym 43471 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43472 soc.cpu.cpu_state[3]
.sym 43473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[13]
.sym 43476 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 43477 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43478 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43479 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43483 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 43484 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43485 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43488 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 43489 soc.cpu.irq_pending[15]
.sym 43490 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43491 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 43494 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43495 soc.cpu.latched_stalu
.sym 43496 soc.cpu.reg_out[15]
.sym 43497 soc.cpu.alu_out_q[15]
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43501 soc.cpu.reg_out[0]
.sym 43502 soc.cpu.next_pc[13]
.sym 43503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 43504 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 43505 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 43508 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43511 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 43512 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 43513 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 43514 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43515 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 43516 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43517 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 43518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 43519 soc.cpu.decoded_imm[3]
.sym 43520 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 43521 soc.cpu.cpuregs_raddr2[4]
.sym 43522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 43523 soc.cpu.decoded_imm[7]
.sym 43524 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 43525 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43526 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 43527 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43528 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 43529 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 43530 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 43531 soc.cpu.alu_out_q[24]
.sym 43532 soc.cpu.decoded_imm[7]
.sym 43533 soc.cpu.cpu_state[4]
.sym 43534 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43535 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 43536 soc.cpu.alu_out_q[29]
.sym 43542 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 43546 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 43549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 43550 soc.cpu.alu_out_q[1]
.sym 43552 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 43553 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43554 soc.cpu.latched_stalu
.sym 43556 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43557 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 43559 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 43560 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43562 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 43563 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43564 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 43565 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 43567 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43568 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43570 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 43571 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43572 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 43573 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43575 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 43576 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 43577 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 43578 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 43581 soc.cpu.alu_out_q[1]
.sym 43582 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43583 soc.cpu.latched_stalu
.sym 43584 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43588 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 43589 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43590 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43593 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 43594 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 43595 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 43596 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 43599 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43600 soc.cpu.alu_out_q[1]
.sym 43601 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43602 soc.cpu.latched_stalu
.sym 43605 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43606 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 43607 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43608 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43611 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43612 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43613 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 43614 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 43624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 43625 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 43627 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 43628 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 43630 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 43631 soc.cpu.next_pc[16]
.sym 43637 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 43638 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 43639 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 43640 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 43641 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 43642 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43643 soc.cpu.reg_out[2]
.sym 43645 soc.cpu.decoded_imm[1]
.sym 43646 soc.cpu.decoded_imm[0]
.sym 43647 soc.cpu.decoded_imm[5]
.sym 43648 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43649 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 43650 soc.cpu.alu_out_q[21]
.sym 43651 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43652 soc.cpu.cpu_state[2]
.sym 43653 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43654 soc.cpu.alu_out_q[11]
.sym 43655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43656 soc.cpu.latched_compr
.sym 43657 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43658 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 43659 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 43665 soc.cpu.reg_out[13]
.sym 43666 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43667 soc.cpu.latched_stalu
.sym 43668 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43669 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43672 soc.cpu.alu_out_q[13]
.sym 43673 soc.cpu.reg_out[13]
.sym 43674 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 43675 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 43676 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43677 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 43680 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 43681 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43687 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43689 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43690 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 43693 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43695 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 43698 soc.cpu.latched_stalu
.sym 43699 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43700 soc.cpu.reg_out[13]
.sym 43701 soc.cpu.alu_out_q[13]
.sym 43706 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43711 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 43716 soc.cpu.alu_out_q[13]
.sym 43717 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43718 soc.cpu.reg_out[13]
.sym 43719 soc.cpu.latched_stalu
.sym 43722 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43724 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 43725 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 43731 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43734 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 43735 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 43736 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43737 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43740 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43741 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43742 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43743 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 43744 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43747 soc.cpu.reg_out[23]
.sym 43748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 43749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 43750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 43751 soc.cpu.reg_out[25]
.sym 43752 soc.cpu.reg_out[17]
.sym 43753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 43754 soc.cpu.next_pc[17]
.sym 43758 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 43761 soc.cpu.latched_stalu
.sym 43762 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 43763 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 43765 soc.cpu.cpuregs_waddr[4]
.sym 43766 soc.cpu.decoded_imm[17]
.sym 43767 soc.cpu.decoded_imm[22]
.sym 43768 soc.mem_rdata[16]
.sym 43771 soc.cpu.next_pc[31]
.sym 43772 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 43773 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 43774 soc.cpu.reg_out[17]
.sym 43775 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 43776 soc.cpu.alu_out_q[22]
.sym 43777 soc.cpu.compressed_instr
.sym 43778 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 43779 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 43780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 43781 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43782 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3[2]
.sym 43789 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 43790 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 43791 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 43793 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 43797 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43798 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43799 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 43801 soc.cpu.reg_out[11]
.sym 43804 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43805 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 43806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 43807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 43808 soc.cpu.cpu_state[2]
.sym 43809 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 43810 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43811 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 43813 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 43814 soc.cpu.alu_out_q[11]
.sym 43815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 43816 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43817 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43818 soc.cpu.irq_pending[18]
.sym 43819 soc.cpu.latched_stalu
.sym 43821 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43822 soc.cpu.irq_pending[18]
.sym 43823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 43824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 43827 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43828 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43829 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43830 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 43833 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43834 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 43835 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43839 soc.cpu.alu_out_q[11]
.sym 43840 soc.cpu.latched_stalu
.sym 43841 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 43842 soc.cpu.reg_out[11]
.sym 43846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 43847 soc.cpu.cpu_state[2]
.sym 43848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 43851 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 43852 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 43853 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 43854 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 43857 soc.cpu.cpu_state[2]
.sym 43858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 43859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 43863 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43864 soc.cpu.latched_stalu
.sym 43865 soc.cpu.alu_out_q[11]
.sym 43866 soc.cpu.reg_out[11]
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43870 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 43871 soc.cpu.next_pc[20]
.sym 43872 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 43873 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 43876 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 43877 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 43880 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 43882 soc.cpu.reg_out[18]
.sym 43884 soc.cpu.reg_out[22]
.sym 43885 soc.mem_rdata[18]
.sym 43886 soc.cpu.decoded_imm[17]
.sym 43887 soc.cpu.cpuregs_raddr2[2]
.sym 43888 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 43889 soc.cpu.reg_out[23]
.sym 43890 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 43891 soc.cpu.cpuregs_raddr2[0]
.sym 43892 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 43893 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 43894 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43895 soc.cpu.reg_pc[11]
.sym 43896 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43897 soc.cpu.alu_out_q[30]
.sym 43898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 43899 soc.cpu.irq_pending[24]
.sym 43900 soc.cpu.irq_pending[28]
.sym 43901 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43902 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43903 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 43904 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43905 soc.cpu.irq_pending[25]
.sym 43911 soc.cpu.cpu_state[3]
.sym 43912 soc.cpu.irq_pending[25]
.sym 43915 soc.cpu.latched_compr
.sym 43917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[29]
.sym 43918 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 43919 soc.cpu.cpu_state[3]
.sym 43921 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 43922 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 43923 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43925 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 43926 soc.cpu.irq_pending[20]
.sym 43927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[28]
.sym 43928 soc.cpu.instr_retirq
.sym 43929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[25]
.sym 43930 soc.cpu.cpu_state[4]
.sym 43931 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 43933 soc.cpu.instr_maskirq
.sym 43934 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43937 soc.cpu.compressed_instr
.sym 43938 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43941 soc.cpu.cpu_state[2]
.sym 43942 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 43944 soc.cpu.irq_pending[20]
.sym 43945 soc.cpu.cpu_state[4]
.sym 43946 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 43947 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43950 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43952 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 43953 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43956 soc.cpu.cpu_state[3]
.sym 43957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 43958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[29]
.sym 43959 soc.cpu.cpu_state[2]
.sym 43962 soc.cpu.cpu_state[4]
.sym 43963 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 43964 soc.cpu.cpu_state[3]
.sym 43965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[28]
.sym 43969 soc.cpu.compressed_instr
.sym 43974 soc.cpu.instr_retirq
.sym 43976 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 43977 soc.cpu.instr_maskirq
.sym 43980 soc.cpu.latched_compr
.sym 43986 soc.cpu.irq_pending[25]
.sym 43987 soc.cpu.cpu_state[3]
.sym 43988 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 43989 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[25]
.sym 43990 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43993 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 43994 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 43995 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 43996 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43997 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 43998 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3[2]
.sym 43999 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.sym 44000 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 44005 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 44007 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 44008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 44009 soc.cpu.cpuregs_waddr[3]
.sym 44010 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 44011 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 44013 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 44014 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44015 soc.cpu.reg_out[30]
.sym 44016 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 44017 soc.cpu.reg_pc[21]
.sym 44018 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44019 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 44020 soc.cpu.cpu_state[4]
.sym 44021 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 44022 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 44023 soc.cpu.alu_out_q[24]
.sym 44024 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44025 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44026 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 44027 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 44028 soc.cpu.alu_out_q[29]
.sym 44035 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 44037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 44038 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 44042 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44043 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 44045 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 44046 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 44047 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 44048 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 44049 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 44051 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 44052 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 44053 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 44054 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 44057 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44059 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 44060 soc.cpu.irq_pending[28]
.sym 44061 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 44063 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44070 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 44073 soc.cpu.irq_pending[28]
.sym 44074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 44075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 44076 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 44079 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 44085 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 44086 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 44087 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 44088 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 44091 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 44092 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 44093 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 44094 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 44097 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44098 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 44099 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44100 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44103 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 44112 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 44113 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44116 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 44117 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 44118 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 44119 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 44120 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 44121 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 44122 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 44123 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 44128 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44131 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 44132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 44134 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 44135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 44137 soc.cpu.cpu_state[3]
.sym 44138 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 44140 soc.cpu.reg_out[29]
.sym 44141 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44142 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 44143 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 44144 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 44145 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 44148 soc.cpu.reg_pc[24]
.sym 44149 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44150 soc.cpu.alu_out_q[21]
.sym 44151 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 44157 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44158 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44159 soc.cpu.latched_stalu
.sym 44160 soc.cpu.latched_stalu
.sym 44161 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 44162 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 44163 soc.cpu.compressed_instr
.sym 44164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44165 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44166 soc.cpu.reg_out[22]
.sym 44167 soc.cpu.alu_out_q[30]
.sym 44168 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44169 soc.cpu.decoded_imm_j[10]
.sym 44170 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 44172 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44173 soc.cpu.reg_out[30]
.sym 44177 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 44178 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44181 soc.cpu.reg_out[30]
.sym 44182 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 44183 soc.cpu.alu_out_q[22]
.sym 44184 soc.cpu.reg_out[31]
.sym 44190 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 44191 soc.cpu.decoded_imm_j[10]
.sym 44192 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 44193 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44196 soc.cpu.latched_stalu
.sym 44197 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44198 soc.cpu.alu_out_q[22]
.sym 44199 soc.cpu.reg_out[22]
.sym 44202 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44203 soc.cpu.alu_out_q[30]
.sym 44204 soc.cpu.reg_out[30]
.sym 44205 soc.cpu.latched_stalu
.sym 44208 soc.cpu.alu_out_q[22]
.sym 44209 soc.cpu.latched_stalu
.sym 44210 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44211 soc.cpu.reg_out[22]
.sym 44216 soc.cpu.compressed_instr
.sym 44220 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44221 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 44222 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 44223 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 44226 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44227 soc.cpu.reg_out[30]
.sym 44228 soc.cpu.latched_stalu
.sym 44229 soc.cpu.alu_out_q[30]
.sym 44232 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44234 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44235 soc.cpu.reg_out[31]
.sym 44236 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44238 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 44239 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 44240 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 44241 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 44242 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 44243 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 44244 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 44245 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 44246 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 44250 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 44252 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44253 soc.cpu.decoded_imm[17]
.sym 44254 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 44256 soc.cpu.decoded_imm_j[2]
.sym 44257 soc.cpu.decoded_imm_j[10]
.sym 44259 soc.cpu.compressed_instr
.sym 44260 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44261 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44262 UART_RX_SB_LUT4_I1_I0[3]
.sym 44263 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 44264 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 44265 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 44266 soc.cpu.reg_out[17]
.sym 44267 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44268 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 44269 soc.cpu.alu_out_q[22]
.sym 44270 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 44272 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44273 soc.cpu.alu_out_q[18]
.sym 44274 soc.cpu.next_pc[31]
.sym 44281 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 44282 soc.cpu.reg_out[17]
.sym 44283 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44285 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 44287 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44290 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44291 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 44292 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 44293 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 44294 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 44295 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44296 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 44298 soc.cpu.alu_out_q[29]
.sym 44300 soc.cpu.reg_out[29]
.sym 44301 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44302 soc.cpu.alu_out_q[17]
.sym 44305 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44306 soc.cpu.latched_stalu
.sym 44308 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44309 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44313 soc.cpu.reg_out[29]
.sym 44314 soc.cpu.latched_stalu
.sym 44315 soc.cpu.alu_out_q[29]
.sym 44316 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44319 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44320 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44321 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44322 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44325 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44326 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 44327 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 44328 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 44331 soc.cpu.latched_stalu
.sym 44332 soc.cpu.alu_out_q[17]
.sym 44333 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44334 soc.cpu.reg_out[17]
.sym 44337 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 44338 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44339 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44340 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44343 soc.cpu.latched_stalu
.sym 44344 soc.cpu.reg_out[17]
.sym 44345 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44346 soc.cpu.alu_out_q[17]
.sym 44355 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 44356 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 44357 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 44358 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44362 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 44363 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 44364 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 44365 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 44366 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 44367 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 44368 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 44369 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 44370 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 44372 soc.cpu.instr_maskirq
.sym 44374 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 44377 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 44378 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 44379 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 44380 soc.cpu.cpuregs_waddr[4]
.sym 44381 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 44382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44383 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 44384 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 44385 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 44386 soc.cpu.irq_pending[24]
.sym 44387 soc.cpu.reg_pc[18]
.sym 44388 soc.cpu.alu_out_q[17]
.sym 44389 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44391 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 44392 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 44393 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 44394 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 44395 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 44396 soc.cpu.irq_pending[28]
.sym 44404 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44406 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 44409 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 44410 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 44411 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44413 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44416 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 44418 soc.cpu.reg_out[21]
.sym 44419 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44420 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 44421 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44422 soc.cpu.alu_out_q[21]
.sym 44425 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 44426 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 44427 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44428 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 44429 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 44430 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44431 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44432 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44434 soc.cpu.latched_stalu
.sym 44436 soc.cpu.reg_out[21]
.sym 44437 soc.cpu.alu_out_q[21]
.sym 44438 soc.cpu.latched_stalu
.sym 44439 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44442 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44443 soc.cpu.latched_stalu
.sym 44444 soc.cpu.alu_out_q[21]
.sym 44445 soc.cpu.reg_out[21]
.sym 44448 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 44449 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 44450 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44451 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44454 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44455 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 44456 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 44457 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 44460 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 44461 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44462 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44466 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 44467 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 44468 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 44469 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 44473 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 44475 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 44478 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 44479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44481 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44482 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44485 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 44486 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 44487 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 44488 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 44489 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 44490 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 44491 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 44492 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 44493 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 44497 soc.cpu.cpuregs_waddr[0]
.sym 44498 soc.cpu.cpuregs_waddr[2]
.sym 44499 soc.cpu.cpuregs_waddr[0]
.sym 44500 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 44501 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44502 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 44504 soc.cpu.cpuregs_waddr[3]
.sym 44505 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 44506 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 44507 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 44508 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44509 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 44510 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44511 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 44513 soc.cpu.reg_pc[21]
.sym 44515 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 44516 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44517 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44518 soc.cpu.cpuregs_waddr[3]
.sym 44520 soc.cpu.alu_out_q[24]
.sym 44527 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 44530 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44532 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44534 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 44535 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44538 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 44540 soc.cpu.alu_out_q[20]
.sym 44545 soc.cpu.alu_out_q[18]
.sym 44546 soc.cpu.reg_out[18]
.sym 44548 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 44550 soc.cpu.reg_out[20]
.sym 44551 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44553 soc.cpu.latched_stalu
.sym 44554 soc.cpu.reg_out[18]
.sym 44556 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44557 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 44559 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44560 soc.cpu.reg_out[20]
.sym 44561 soc.cpu.latched_stalu
.sym 44562 soc.cpu.alu_out_q[20]
.sym 44565 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 44566 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44568 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 44571 soc.cpu.latched_stalu
.sym 44572 soc.cpu.alu_out_q[18]
.sym 44573 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44574 soc.cpu.reg_out[18]
.sym 44579 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 44583 soc.cpu.latched_stalu
.sym 44584 soc.cpu.alu_out_q[20]
.sym 44585 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44586 soc.cpu.reg_out[20]
.sym 44589 soc.cpu.alu_out_q[18]
.sym 44590 soc.cpu.latched_stalu
.sym 44591 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44592 soc.cpu.reg_out[18]
.sym 44598 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 44602 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44603 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 44604 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44605 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44608 soc.cpu.reg_pc[23]
.sym 44609 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 44610 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44611 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 44612 soc.cpu.reg_pc[20]
.sym 44613 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 44614 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 44615 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 44620 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44621 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 44622 soc.cpu.cpuregs_waddr[2]
.sym 44623 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 44624 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 44625 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 44626 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44629 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 44630 soc.cpu.cpuregs_waddr[1]
.sym 44633 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 44634 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44635 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 44636 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 44637 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44638 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 44639 soc.cpu.reg_pc[24]
.sym 44640 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 44641 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 44642 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 44643 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 44652 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44653 soc.cpu.alu_out_q[23]
.sym 44655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44657 soc.cpu.reg_out[16]
.sym 44659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 44660 soc.cpu.latched_stalu
.sym 44662 soc.cpu.alu_out_q[16]
.sym 44663 soc.cpu.reg_out[23]
.sym 44664 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44668 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 44670 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 44671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 44673 soc.cpu.alu_out_q[26]
.sym 44675 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 44676 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44678 soc.cpu.alu_out_q[26]
.sym 44682 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44688 soc.cpu.alu_out_q[26]
.sym 44689 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44690 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 44691 soc.cpu.latched_stalu
.sym 44694 soc.cpu.alu_out_q[26]
.sym 44695 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44696 soc.cpu.latched_stalu
.sym 44697 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 44700 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44701 soc.cpu.alu_out_q[23]
.sym 44702 soc.cpu.reg_out[23]
.sym 44703 soc.cpu.latched_stalu
.sym 44706 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44707 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 44708 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 44712 soc.cpu.reg_out[16]
.sym 44713 soc.cpu.latched_stalu
.sym 44714 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44715 soc.cpu.alu_out_q[16]
.sym 44721 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44724 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 44726 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 44727 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44728 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 44729 clk$SB_IO_IN_$glb_clk
.sym 44730 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44731 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 44732 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 44733 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 44734 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 44735 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 44736 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0[1]
.sym 44737 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44738 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0[0]
.sym 44743 UART_RX_SB_LUT4_I1_I0[3]
.sym 44744 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 44745 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 44748 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 44751 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 44752 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 44753 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44756 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 44757 soc.cpu.reg_pc[29]
.sym 44759 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44760 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44761 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 44772 soc.cpu.cpuregs_waddr[0]
.sym 44774 soc.cpu.reg_out[24]
.sym 44776 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44777 soc.cpu.reg_out[24]
.sym 44778 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44780 soc.cpu.cpuregs_waddr[1]
.sym 44781 soc.cpu.cpuregs_waddr[4]
.sym 44782 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44783 soc.cpu.cpu_state[1]
.sym 44786 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44788 soc.cpu.cpuregs_waddr[3]
.sym 44789 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44790 soc.cpu.alu_out_q[24]
.sym 44791 soc.cpu.latched_stalu
.sym 44792 UART_RX_SB_LUT4_I1_I0[3]
.sym 44793 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44794 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44795 soc.cpu.cpuregs.wen_SB_LUT4_O_I1[0]
.sym 44796 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 44800 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 44801 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 44802 soc.cpu.cpuregs_waddr[2]
.sym 44805 soc.cpu.alu_out_q[24]
.sym 44806 soc.cpu.latched_stalu
.sym 44807 soc.cpu.reg_out[24]
.sym 44808 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 44812 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44818 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 44823 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44824 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 44825 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 44829 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44830 soc.cpu.latched_stalu
.sym 44831 soc.cpu.alu_out_q[24]
.sym 44832 soc.cpu.reg_out[24]
.sym 44836 soc.cpu.cpu_state[1]
.sym 44837 soc.cpu.cpuregs.wen_SB_LUT4_O_I1[0]
.sym 44838 UART_RX_SB_LUT4_I1_I0[3]
.sym 44841 soc.cpu.cpuregs_waddr[0]
.sym 44842 soc.cpu.cpuregs_waddr[1]
.sym 44843 soc.cpu.cpuregs_waddr[4]
.sym 44844 soc.cpu.cpuregs_waddr[2]
.sym 44847 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44848 soc.cpu.cpuregs_waddr[3]
.sym 44849 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 44850 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44851 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 44852 clk$SB_IO_IN_$glb_clk
.sym 44853 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44854 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44855 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 44857 soc.cpu.reg_pc[24]
.sym 44859 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 44860 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44861 soc.cpu.reg_pc[29]
.sym 44862 soc.cpu.cpuregs_waddr[1]
.sym 44867 soc.cpu.cpuregs_waddr[4]
.sym 44868 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 44870 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 44872 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 44874 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 44876 soc.cpu.cpuregs_waddr[1]
.sym 44877 soc.cpu.reg_out[28]
.sym 44895 display.refresh_tick
.sym 44899 COMM[3]$SB_IO_OUT
.sym 44901 COLHI$SB_IO_OUT
.sym 44917 display.refresh_tick_SB_LUT4_O_I3
.sym 44921 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 44924 COMM[0]$SB_IO_OUT
.sym 44925 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 44934 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 44936 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 44940 COLHI$SB_IO_OUT
.sym 44954 display.refresh_tick_SB_LUT4_O_I3
.sym 44958 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 44960 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 44964 COMM[0]$SB_IO_OUT
.sym 44975 display.refresh_tick
.sym 44976 COMM[3]$SB_IO_OUT
.sym 44981 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 44982 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44985 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 44986 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44988 soc.cpu.reg_pc[24]
.sym 44989 soc.cpu.cpuregs_waddr[0]
.sym 44990 soc.cpu.reg_pc[29]
.sym 44993 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44994 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 44995 display.refresh_tick
.sym 45048 COMM[0]$SB_IO_OUT
.sym 45082 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 45089 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45094 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45096 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 45111 UART_RX$SB_IO_IN
.sym 45119 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 45121 soc.simpleuart.recv_state[2]
.sym 45122 soc.simpleuart.recv_state[3]
.sym 45124 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45126 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 45131 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 45132 UART_RX_SB_LUT4_I1_I2[0]
.sym 45137 UART_RX_SB_LUT4_I1_O
.sym 45140 soc.simpleuart.recv_state[1]
.sym 45143 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45144 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 45148 iomem_wstrb[1]
.sym 45151 $nextpnr_ICESTORM_LC_21$O
.sym 45154 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 45157 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 45160 soc.simpleuart.recv_state[1]
.sym 45163 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 45164 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 45166 soc.simpleuart.recv_state[2]
.sym 45167 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 45171 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 45172 soc.simpleuart.recv_state[3]
.sym 45173 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 45177 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45178 iomem_wstrb[1]
.sym 45182 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 45183 UART_RX_SB_LUT4_I1_I2[0]
.sym 45184 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 45185 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 45189 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45191 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45195 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 45196 soc.simpleuart.recv_state[1]
.sym 45198 UART_RX_SB_LUT4_I1_O
.sym 45199 clk$SB_IO_IN_$glb_clk
.sym 45200 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45205 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 45207 UART_RX_SB_LUT4_I1_O
.sym 45208 UART_RX_SB_LUT4_I1_I0[0]
.sym 45217 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 45222 iomem_wdata[0]
.sym 45223 iomem_wdata[19]
.sym 45224 iomem_wdata[28]
.sym 45227 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 45244 soc.memory.rdata_1[11]
.sym 45258 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 45262 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 45264 soc.memory.rdata_0[11]
.sym 45265 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 45269 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 45282 UART_RX$SB_IO_IN
.sym 45284 soc.simpleuart.recv_state[2]
.sym 45285 soc.simpleuart.recv_state[3]
.sym 45290 iomem_wstrb[1]
.sym 45295 soc.simpleuart.recv_state[1]
.sym 45298 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45306 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45308 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 45309 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45313 UART_RX_SB_LUT4_I1_I0[3]
.sym 45322 UART_RX$SB_IO_IN
.sym 45327 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45328 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45329 UART_RX_SB_LUT4_I1_I0[3]
.sym 45339 soc.simpleuart.recv_state[2]
.sym 45340 soc.simpleuart.recv_state[3]
.sym 45341 soc.simpleuart.recv_state[1]
.sym 45345 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 45346 soc.simpleuart.recv_state[2]
.sym 45347 soc.simpleuart.recv_state[3]
.sym 45348 soc.simpleuart.recv_state[1]
.sym 45357 iomem_wstrb[1]
.sym 45358 UART_RX_SB_LUT4_I1_I0[3]
.sym 45359 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45361 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45362 clk$SB_IO_IN_$glb_clk
.sym 45363 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45364 soc.simpleuart_reg_div_do[11]
.sym 45365 soc.simpleuart_reg_div_do[12]
.sym 45367 soc.simpleuart_reg_div_do[15]
.sym 45368 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 45369 UART_RX_SB_LUT4_I1_I0[2]
.sym 45370 soc.simpleuart_reg_div_do[8]
.sym 45372 flash_io0_oe
.sym 45376 DBG[0]$SB_IO_OUT
.sym 45380 soc.simpleuart.recv_pattern[7]
.sym 45381 iomem_wdata[28]
.sym 45386 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 45388 UART_RX_SB_LUT4_I1_O
.sym 45389 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 45392 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45393 soc.simpleuart_reg_div_do[8]
.sym 45394 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 45395 UART_RX_SB_LUT4_I1_I2[0]
.sym 45399 UART_RX_SB_LUT4_I1_I0[3]
.sym 45406 UART_RX_SB_LUT4_I1_I0[3]
.sym 45408 soc.simpleuart.send_bitcnt[3]
.sym 45409 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 45414 $PACKER_VCC_NET
.sym 45415 $PACKER_VCC_NET
.sym 45416 soc.simpleuart.send_bitcnt[3]
.sym 45418 UART_RX_SB_LUT4_I1_I2[0]
.sym 45421 soc.simpleuart.send_bitcnt[1]
.sym 45423 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45424 soc.simpleuart.send_bitcnt[2]
.sym 45425 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45426 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 45427 soc.simpleuart.send_bitcnt[0]
.sym 45428 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 45430 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 45435 soc.simpleuart.send_bitcnt[0]
.sym 45436 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 45437 $nextpnr_ICESTORM_LC_11$O
.sym 45439 soc.simpleuart.send_bitcnt[0]
.sym 45443 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 45445 soc.simpleuart.send_bitcnt[1]
.sym 45446 $PACKER_VCC_NET
.sym 45447 soc.simpleuart.send_bitcnt[0]
.sym 45449 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 45451 soc.simpleuart.send_bitcnt[2]
.sym 45452 $PACKER_VCC_NET
.sym 45453 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 45456 soc.simpleuart.send_bitcnt[3]
.sym 45457 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45458 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 45459 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 45462 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 45463 UART_RX_SB_LUT4_I1_I0[3]
.sym 45465 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 45469 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 45471 UART_RX_SB_LUT4_I1_I2[0]
.sym 45474 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 45475 soc.simpleuart.send_bitcnt[0]
.sym 45476 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45480 soc.simpleuart.send_bitcnt[0]
.sym 45481 soc.simpleuart.send_bitcnt[1]
.sym 45482 soc.simpleuart.send_bitcnt[2]
.sym 45483 soc.simpleuart.send_bitcnt[3]
.sym 45484 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45485 clk$SB_IO_IN_$glb_clk
.sym 45486 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45487 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 45488 soc.cpu.irq_pending[7]
.sym 45494 soc.cpu.irq_pending[4]
.sym 45501 iomem_wdata[12]
.sym 45502 soc.simpleuart_reg_div_do[15]
.sym 45504 soc.spimemio.dout_data[0]
.sym 45506 iomem_wstrb[1]
.sym 45511 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45512 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 45513 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45515 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 45516 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45519 soc.simpleuart_reg_div_do[8]
.sym 45520 iomem_wdata[15]
.sym 45521 iomem_wdata[11]
.sym 45522 iomem_addr[9]
.sym 45529 soc.simpleuart.recv_pattern[1]
.sym 45538 soc.simpleuart.recv_pattern[7]
.sym 45539 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45540 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 45543 soc.simpleuart.recv_pattern[4]
.sym 45544 soc.simpleuart.recv_pattern[3]
.sym 45554 soc.simpleuart.recv_pattern[5]
.sym 45556 soc.simpleuart.recv_pattern[2]
.sym 45557 iomem_wstrb[1]
.sym 45558 soc.simpleuart.recv_pattern[6]
.sym 45559 UART_RX_SB_LUT4_I1_I0[3]
.sym 45561 soc.simpleuart.recv_pattern[4]
.sym 45567 soc.simpleuart.recv_pattern[2]
.sym 45574 soc.simpleuart.recv_pattern[6]
.sym 45581 soc.simpleuart.recv_pattern[1]
.sym 45587 soc.simpleuart.recv_pattern[3]
.sym 45591 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 45592 iomem_wstrb[1]
.sym 45594 UART_RX_SB_LUT4_I1_I0[3]
.sym 45598 soc.simpleuart.recv_pattern[7]
.sym 45603 soc.simpleuart.recv_pattern[5]
.sym 45607 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45608 clk$SB_IO_IN_$glb_clk
.sym 45609 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45611 soc.simpleuart.recv_divcnt[1]
.sym 45612 soc.simpleuart.recv_divcnt[2]
.sym 45613 soc.simpleuart.recv_divcnt[3]
.sym 45614 soc.simpleuart.recv_divcnt[4]
.sym 45615 soc.simpleuart.recv_divcnt[5]
.sym 45616 soc.simpleuart.recv_divcnt[6]
.sym 45617 soc.simpleuart.recv_divcnt[7]
.sym 45624 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45626 soc.cpu.irq_mask[7]
.sym 45627 soc.cpu.irq_pending[4]
.sym 45628 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 45630 UART_TX$SB_IO_OUT
.sym 45631 soc.cpu.irq_pending[7]
.sym 45632 soc.simpleuart.recv_pattern[2]
.sym 45633 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45635 soc.cpu.trap_SB_LUT4_I2_O
.sym 45638 soc.cpu.trap_SB_LUT4_I2_O
.sym 45639 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45640 iomem_wdata[7]
.sym 45641 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 45643 UART_RX_SB_LUT4_I1_I0[3]
.sym 45644 soc.cpu.irq_pending[4]
.sym 45652 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45653 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45655 iomem_wdata[5]
.sym 45657 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 45658 iomem_wdata[7]
.sym 45659 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45660 soc.cpu.irq_pending[7]
.sym 45662 iomem_wdata[4]
.sym 45663 iomem_wdata[6]
.sym 45664 soc.simpleuart.send_pattern[7]
.sym 45665 soc.simpleuart.send_pattern[6]
.sym 45666 soc.cpu.irq_pending[4]
.sym 45668 soc.cpu.irq_pending[6]
.sym 45669 soc.simpleuart.send_pattern[8]
.sym 45671 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 45673 flash_clk_SB_LUT4_I3_O[2]
.sym 45679 soc.cpu.irq_pending[5]
.sym 45696 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 45697 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45698 flash_clk_SB_LUT4_I3_O[2]
.sym 45699 iomem_wdata[7]
.sym 45708 soc.cpu.irq_pending[7]
.sym 45709 soc.cpu.irq_pending[5]
.sym 45710 soc.cpu.irq_pending[4]
.sym 45711 soc.cpu.irq_pending[6]
.sym 45714 iomem_wdata[6]
.sym 45716 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45717 soc.simpleuart.send_pattern[8]
.sym 45720 soc.simpleuart.send_pattern[7]
.sym 45721 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45722 iomem_wdata[5]
.sym 45726 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45727 iomem_wdata[4]
.sym 45728 soc.simpleuart.send_pattern[6]
.sym 45730 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45731 clk$SB_IO_IN_$glb_clk
.sym 45732 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 45733 soc.simpleuart.recv_divcnt[8]
.sym 45734 soc.simpleuart.recv_divcnt[9]
.sym 45735 soc.simpleuart.recv_divcnt[10]
.sym 45736 soc.simpleuart.recv_divcnt[11]
.sym 45737 soc.simpleuart.recv_divcnt[12]
.sym 45738 soc.simpleuart.recv_divcnt[13]
.sym 45739 soc.simpleuart.recv_divcnt[14]
.sym 45740 soc.simpleuart.recv_divcnt[15]
.sym 45746 $PACKER_VCC_NET
.sym 45755 iomem_wdata[24]
.sym 45757 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 45758 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 45759 soc.cpu.trap_SB_LUT4_I2_O
.sym 45760 soc.simpleuart.send_dummy
.sym 45761 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 45763 iomem_wdata[9]
.sym 45764 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 45766 soc.cpu.irq_mask[4]
.sym 45775 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 45776 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45778 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 45785 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 45788 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 45790 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45791 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45796 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 45798 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45801 flash_clk_SB_LUT4_I3_O[2]
.sym 45807 flash_clk_SB_LUT4_I3_O[2]
.sym 45808 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45809 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 45813 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 45814 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 45815 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45816 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 45826 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45827 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 45828 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 45853 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45854 clk$SB_IO_IN_$glb_clk
.sym 45855 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45856 soc.simpleuart.recv_divcnt[16]
.sym 45857 soc.simpleuart.recv_divcnt[17]
.sym 45858 soc.simpleuart.recv_divcnt[18]
.sym 45859 soc.simpleuart.recv_divcnt[19]
.sym 45860 soc.simpleuart.recv_divcnt[20]
.sym 45861 soc.simpleuart.recv_divcnt[21]
.sym 45862 soc.simpleuart.recv_divcnt[22]
.sym 45863 soc.simpleuart.recv_divcnt[23]
.sym 45864 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 45866 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 45868 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 45872 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 45875 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 45880 UART_RX_SB_LUT4_I1_O
.sym 45881 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 45882 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 45883 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45885 soc.simpleuart_reg_div_do[14]
.sym 45886 soc.simpleuart.send_dummy
.sym 45887 soc.simpleuart_reg_div_do[16]
.sym 45888 UART_RX_SB_LUT4_I1_I2[0]
.sym 45889 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 45890 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 45891 soc.simpleuart.send_divcnt[1]
.sym 45897 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 45899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3]
.sym 45901 soc.cpu.irq_pending[5]
.sym 45903 soc.cpu.cpu_state[3]
.sym 45913 UART_RX_SB_LUT4_I1_I0[3]
.sym 45914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 45915 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 45916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[5]
.sym 45920 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 45922 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 45924 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 45925 soc.cpu.cpu_state[4]
.sym 45927 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 45928 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 45942 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 45943 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 45944 soc.cpu.irq_pending[5]
.sym 45945 soc.cpu.cpu_state[4]
.sym 45954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3]
.sym 45955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[5]
.sym 45956 soc.cpu.cpu_state[3]
.sym 45957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 45961 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 45962 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 45963 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 45966 UART_RX_SB_LUT4_I1_I0[3]
.sym 45968 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 45975 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 45976 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 45977 clk$SB_IO_IN_$glb_clk
.sym 45978 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45979 soc.simpleuart.recv_divcnt[24]
.sym 45980 soc.simpleuart.recv_divcnt[25]
.sym 45981 soc.simpleuart.recv_divcnt[26]
.sym 45982 soc.simpleuart.recv_divcnt[27]
.sym 45983 soc.simpleuart.recv_divcnt[28]
.sym 45984 soc.simpleuart.recv_divcnt[29]
.sym 45985 soc.simpleuart.recv_divcnt[30]
.sym 45986 soc.simpleuart.recv_divcnt[31]
.sym 45987 flash_io1_di
.sym 45989 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 45991 iomem_wstrb[1]
.sym 45998 soc.simpleuart.recv_pattern[4]
.sym 46002 soc.simpleuart.recv_pattern[6]
.sym 46003 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 46004 iomem_wdata[25]
.sym 46005 iomem_wdata[11]
.sym 46006 soc.simpleuart_reg_div_do[13]
.sym 46007 soc.simpleuart_reg_div_do[8]
.sym 46009 soc.simpleuart_reg_div_do[23]
.sym 46010 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 46011 soc.simpleuart_reg_div_do[14]
.sym 46012 iomem_wdata[30]
.sym 46013 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 46014 iomem_addr[9]
.sym 46023 soc.cpu.irq_pending[4]
.sym 46024 soc.cpu.irq_mask[7]
.sym 46027 soc.cpu.irq_pending[7]
.sym 46033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 46035 iomem_wdata[9]
.sym 46036 soc.cpu.irq_mask[4]
.sym 46038 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 46039 iomem_wdata[14]
.sym 46040 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 46046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 46048 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46056 iomem_wdata[14]
.sym 46065 soc.cpu.irq_mask[7]
.sym 46066 soc.cpu.irq_pending[7]
.sym 46067 soc.cpu.irq_mask[4]
.sym 46068 soc.cpu.irq_pending[4]
.sym 46071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 46072 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 46073 soc.cpu.irq_pending[7]
.sym 46074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 46079 iomem_wdata[9]
.sym 46083 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46084 soc.cpu.irq_mask[7]
.sym 46085 soc.cpu.irq_pending[7]
.sym 46089 soc.cpu.irq_mask[4]
.sym 46090 soc.cpu.irq_pending[4]
.sym 46092 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46099 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 46100 clk$SB_IO_IN_$glb_clk
.sym 46101 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46102 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 46103 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 46104 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 46105 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 46106 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 46107 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 46108 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 46109 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 46114 soc.simpleuart_reg_div_do[14]
.sym 46115 flash_clk_SB_LUT4_I3_O[1]
.sym 46117 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 46119 soc.simpleuart.recv_divcnt[31]
.sym 46121 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 46122 flash_clk_SB_LUT4_I3_O[2]
.sym 46123 soc.cpu.instr_retirq
.sym 46124 soc.simpleuart_reg_div_do[9]
.sym 46126 iomem_addr[5]
.sym 46128 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 46130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 46131 soc.simpleuart_reg_div_do[9]
.sym 46132 iomem_addr[9]
.sym 46133 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46134 soc.cpu.trap_SB_LUT4_I2_O
.sym 46135 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46145 soc.simpleuart.send_divcnt[2]
.sym 46146 soc.simpleuart.send_divcnt[1]
.sym 46149 soc.simpleuart.send_divcnt[0]
.sym 46154 soc.simpleuart.send_divcnt[3]
.sym 46158 soc.simpleuart.send_divcnt[7]
.sym 46163 soc.simpleuart.send_divcnt[4]
.sym 46164 soc.simpleuart.send_divcnt[5]
.sym 46173 soc.simpleuart.send_divcnt[6]
.sym 46175 $nextpnr_ICESTORM_LC_8$O
.sym 46178 soc.simpleuart.send_divcnt[0]
.sym 46181 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 46184 soc.simpleuart.send_divcnt[1]
.sym 46187 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 46190 soc.simpleuart.send_divcnt[2]
.sym 46191 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 46193 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 46195 soc.simpleuart.send_divcnt[3]
.sym 46197 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 46199 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 46202 soc.simpleuart.send_divcnt[4]
.sym 46203 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 46205 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 46208 soc.simpleuart.send_divcnt[5]
.sym 46209 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 46211 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 46213 soc.simpleuart.send_divcnt[6]
.sym 46215 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 46217 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 46219 soc.simpleuart.send_divcnt[7]
.sym 46221 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 46223 clk$SB_IO_IN_$glb_clk
.sym 46224 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 46225 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 46226 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 46227 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 46228 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 46229 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 46230 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 46231 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 46232 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 46233 flash_io0_di
.sym 46241 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 46243 iomem_wdata[22]
.sym 46245 iomem_wdata[19]
.sym 46247 soc.simpleuart_reg_div_do[22]
.sym 46252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 46255 soc.cpu.trap_SB_LUT4_I2_O
.sym 46256 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 46261 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 46266 soc.simpleuart.send_divcnt[8]
.sym 46268 soc.simpleuart.send_divcnt[10]
.sym 46270 soc.simpleuart.send_divcnt[12]
.sym 46271 soc.simpleuart.send_divcnt[13]
.sym 46280 soc.simpleuart.send_divcnt[14]
.sym 46291 soc.simpleuart.send_divcnt[9]
.sym 46293 soc.simpleuart.send_divcnt[11]
.sym 46297 soc.simpleuart.send_divcnt[15]
.sym 46298 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 46301 soc.simpleuart.send_divcnt[8]
.sym 46302 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 46304 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 46306 soc.simpleuart.send_divcnt[9]
.sym 46308 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 46310 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 46313 soc.simpleuart.send_divcnt[10]
.sym 46314 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 46316 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 46318 soc.simpleuart.send_divcnt[11]
.sym 46320 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 46322 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 46325 soc.simpleuart.send_divcnt[12]
.sym 46326 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 46328 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 46331 soc.simpleuart.send_divcnt[13]
.sym 46332 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 46334 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 46336 soc.simpleuart.send_divcnt[14]
.sym 46338 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 46340 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 46342 soc.simpleuart.send_divcnt[15]
.sym 46344 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 46346 clk$SB_IO_IN_$glb_clk
.sym 46347 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 46348 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 46349 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 46350 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 46351 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 46352 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 46353 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 46354 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 46355 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 46359 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46360 flash_clk_SB_LUT4_I3_O[1]
.sym 46361 soc.simpleuart_reg_div_do[10]
.sym 46363 iomem_wstrb[2]
.sym 46371 soc.cpu.decoded_imm[4]
.sym 46373 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 46374 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 46375 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 46376 iomem_wdata[16]
.sym 46377 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 46379 UART_RX_SB_LUT4_I1_I0[3]
.sym 46383 soc.simpleuart_reg_div_do[16]
.sym 46384 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 46390 soc.simpleuart.send_divcnt[17]
.sym 46392 soc.simpleuart.send_divcnt[19]
.sym 46393 soc.simpleuart.send_divcnt[20]
.sym 46397 soc.simpleuart.send_divcnt[16]
.sym 46399 soc.simpleuart.send_divcnt[18]
.sym 46411 soc.simpleuart.send_divcnt[22]
.sym 46412 soc.simpleuart.send_divcnt[23]
.sym 46418 soc.simpleuart.send_divcnt[21]
.sym 46421 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 46423 soc.simpleuart.send_divcnt[16]
.sym 46425 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 46427 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 46430 soc.simpleuart.send_divcnt[17]
.sym 46431 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 46433 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 46435 soc.simpleuart.send_divcnt[18]
.sym 46437 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 46439 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 46442 soc.simpleuart.send_divcnt[19]
.sym 46443 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 46445 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 46448 soc.simpleuart.send_divcnt[20]
.sym 46449 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 46451 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 46453 soc.simpleuart.send_divcnt[21]
.sym 46455 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 46457 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 46460 soc.simpleuart.send_divcnt[22]
.sym 46461 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 46463 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 46466 soc.simpleuart.send_divcnt[23]
.sym 46467 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46470 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 46471 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 46472 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 46473 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 46474 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 46475 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 46476 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 46477 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 46478 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 46479 flash_io1_di
.sym 46482 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 46486 flash_clk_SB_LUT4_I3_O[1]
.sym 46487 soc.cpu.decoded_imm[1]
.sym 46490 flash_clk_SB_LUT4_I3_O[1]
.sym 46494 iomem_wstrb[3]
.sym 46495 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 46498 iomem_addr[9]
.sym 46500 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 46501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 46502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 46503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 46504 iomem_addr[7]
.sym 46505 soc.simpleuart_reg_div_do[23]
.sym 46507 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 46519 soc.simpleuart.send_divcnt[31]
.sym 46526 soc.simpleuart.send_divcnt[30]
.sym 46529 soc.simpleuart.send_divcnt[25]
.sym 46530 soc.simpleuart.send_divcnt[26]
.sym 46531 soc.simpleuart.send_divcnt[27]
.sym 46536 soc.simpleuart.send_divcnt[24]
.sym 46540 soc.simpleuart.send_divcnt[28]
.sym 46541 soc.simpleuart.send_divcnt[29]
.sym 46544 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 46546 soc.simpleuart.send_divcnt[24]
.sym 46548 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 46550 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 46553 soc.simpleuart.send_divcnt[25]
.sym 46554 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 46556 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 46559 soc.simpleuart.send_divcnt[26]
.sym 46560 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 46562 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 46565 soc.simpleuart.send_divcnt[27]
.sym 46566 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 46568 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 46570 soc.simpleuart.send_divcnt[28]
.sym 46572 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 46574 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 46576 soc.simpleuart.send_divcnt[29]
.sym 46578 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 46580 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 46582 soc.simpleuart.send_divcnt[30]
.sym 46584 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 46589 soc.simpleuart.send_divcnt[31]
.sym 46590 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 46592 clk$SB_IO_IN_$glb_clk
.sym 46593 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 46594 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 46597 soc.simpleuart_reg_div_do[23]
.sym 46599 soc.simpleuart_reg_div_do[16]
.sym 46608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 46612 soc.cpu.instr_retirq
.sym 46616 flash_clk_SB_LUT4_I3_O[1]
.sym 46618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 46620 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 46621 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46622 iomem_addr[5]
.sym 46623 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46624 iomem_addr[9]
.sym 46625 soc.cpu.trap_SB_LUT4_I2_O
.sym 46626 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 46627 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 46628 UART_RX_SB_LUT4_I1_I0[3]
.sym 46629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[14]
.sym 46717 iomem_addr[5]
.sym 46718 iomem_addr[9]
.sym 46719 iomem_addr[4]
.sym 46720 iomem_addr[8]
.sym 46721 iomem_addr[7]
.sym 46722 iomem_addr[2]
.sym 46723 iomem_addr[3]
.sym 46724 iomem_addr[6]
.sym 46728 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46741 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 46742 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.sym 46744 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46745 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 46746 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 46747 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46748 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.sym 46749 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 46750 iomem_addr[5]
.sym 46751 soc.cpu.trap_SB_LUT4_I2_O
.sym 46752 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 46840 soc.cpu.reg_out[5]
.sym 46841 soc.cpu.next_pc[5]
.sym 46842 soc.cpu.next_pc[4]
.sym 46843 soc.cpu.trap_SB_LUT4_I2_O
.sym 46853 iomem_addr[3]
.sym 46855 iomem_addr[8]
.sym 46857 iomem_addr[6]
.sym 46861 iomem_addr[9]
.sym 46863 iomem_addr[4]
.sym 46864 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 46865 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 46866 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 46867 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 46868 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 46869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 46870 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46872 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 46873 soc.mem_rdata[20]
.sym 46874 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46875 UART_RX_SB_LUT4_I1_I0[3]
.sym 46882 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 46883 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 46886 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 46887 soc.cpu.cpu_state[6]
.sym 46888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[1]
.sym 46890 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 46891 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46893 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46897 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 46899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46900 soc.cpu.reg_out[7]
.sym 46903 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46904 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[0]
.sym 46906 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46907 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46910 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46914 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 46915 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46916 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46920 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 46921 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46926 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46927 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 46928 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 46932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 46933 soc.cpu.cpu_state[6]
.sym 46935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46939 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46940 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46941 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46945 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46946 soc.cpu.reg_out[7]
.sym 46947 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[0]
.sym 46953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[1]
.sym 46956 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 46957 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46958 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46961 clk$SB_IO_IN_$glb_clk
.sym 46962 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46963 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.sym 46964 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.sym 46965 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 46966 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.sym 46967 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 46968 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 46969 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 46970 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.sym 46975 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 46977 iomem_addr[24]
.sym 46978 soc.cpu.cpu_state[6]
.sym 46983 soc.cpu.cpu_state[6]
.sym 46986 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 46988 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46989 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46990 soc.cpu.next_pc[17]
.sym 46991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[0]
.sym 46992 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 46995 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 46996 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 47004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 47010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 47011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 47012 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 47013 soc.cpu.reg_out[9]
.sym 47015 soc.cpu.reg_out[8]
.sym 47017 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47018 soc.cpu.reg_out[14]
.sym 47019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 47021 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 47023 soc.cpu.cpu_state[6]
.sym 47024 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 47025 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47026 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 47029 soc.cpu.reg_out[3]
.sym 47033 soc.cpu.reg_out[2]
.sym 47037 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47038 soc.cpu.reg_out[14]
.sym 47040 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 47045 soc.cpu.cpu_state[6]
.sym 47046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 47049 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 47050 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47051 soc.cpu.reg_out[8]
.sym 47055 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 47056 soc.cpu.reg_out[3]
.sym 47057 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47067 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47068 soc.cpu.reg_out[9]
.sym 47070 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 47074 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47075 soc.cpu.reg_out[2]
.sym 47076 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 47079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 47080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 47081 soc.cpu.cpu_state[6]
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47085 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47086 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.sym 47087 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9]
.sym 47088 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.sym 47089 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 47090 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12]
.sym 47091 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 47092 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 47093 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15]
.sym 47100 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47101 iomem_addr[15]
.sym 47102 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 47104 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 47105 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47107 soc.cpu.instr_retirq
.sym 47108 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 47110 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47111 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47112 soc.cpu.next_pc[13]
.sym 47113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[14]
.sym 47114 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47117 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 47118 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 47119 UART_RX_SB_LUT4_I1_I0[3]
.sym 47127 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47128 soc.cpu.cpu_state[4]
.sym 47129 soc.cpu.cpu_state[2]
.sym 47130 soc.cpu.reg_out[12]
.sym 47132 soc.cpu.reg_out[10]
.sym 47133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1]
.sym 47134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[3]
.sym 47135 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47136 soc.cpu.cpu_state[4]
.sym 47139 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[2]
.sym 47140 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47142 soc.cpu.reg_out[6]
.sym 47144 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47145 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 47146 soc.cpu.irq_pending[1]
.sym 47152 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 47153 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 47154 soc.cpu.cpu_state[0]
.sym 47155 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 47156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3[2]
.sym 47157 soc.cpu.reg_out[15]
.sym 47158 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 47160 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 47161 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47162 soc.cpu.reg_out[6]
.sym 47166 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 47167 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47168 soc.cpu.reg_out[12]
.sym 47174 soc.cpu.cpu_state[0]
.sym 47179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3[2]
.sym 47180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 47181 soc.cpu.cpu_state[4]
.sym 47184 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47185 soc.cpu.cpu_state[4]
.sym 47186 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 47187 soc.cpu.irq_pending[1]
.sym 47190 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[3]
.sym 47191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1]
.sym 47192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[2]
.sym 47193 soc.cpu.cpu_state[2]
.sym 47196 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 47197 soc.cpu.reg_out[15]
.sym 47198 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47202 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47203 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47204 soc.cpu.reg_out[10]
.sym 47207 clk$SB_IO_IN_$glb_clk
.sym 47208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47209 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 47210 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 47211 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 47212 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 47213 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 47214 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 47215 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 47216 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.sym 47221 iomem_addr[10]
.sym 47223 soc.cpu.cpu_state[2]
.sym 47224 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 47225 iomem_addr[12]
.sym 47226 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 47227 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 47230 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 47232 soc.cpu.cpu_state[4]
.sym 47233 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 47234 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 47235 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 47236 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 47237 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47238 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 47239 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47240 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 47241 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47242 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 47243 soc.cpu.next_pc[20]
.sym 47244 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 47250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0[0]
.sym 47252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[0]
.sym 47253 soc.cpu.reg_out[11]
.sym 47255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[0]
.sym 47256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 47259 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 47260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 47261 soc.cpu.cpu_state[6]
.sym 47263 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 47273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47277 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 47281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47283 soc.cpu.cpu_state[6]
.sym 47284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0[0]
.sym 47286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47290 soc.cpu.cpu_state[6]
.sym 47291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[0]
.sym 47295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[0]
.sym 47297 soc.cpu.cpu_state[6]
.sym 47298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47302 soc.cpu.cpu_state[6]
.sym 47303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47304 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 47307 soc.cpu.cpu_state[6]
.sym 47308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 47310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 47314 soc.cpu.cpu_state[6]
.sym 47315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47319 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47320 soc.cpu.reg_out[11]
.sym 47321 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 47325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47326 soc.cpu.cpu_state[6]
.sym 47327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 47332 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.sym 47333 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.sym 47334 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26]
.sym 47335 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27]
.sym 47336 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28]
.sym 47337 iomem_addr[31]
.sym 47338 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47342 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 47343 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 47344 soc.cpu.mem_do_rinst
.sym 47345 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 47346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[0]
.sym 47347 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 47348 soc.cpu.cpuregs_raddr2[3]
.sym 47349 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.sym 47350 soc.cpu.mem_do_rinst
.sym 47351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[0]
.sym 47352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 47353 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 47354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0[0]
.sym 47355 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 47357 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47358 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 47359 soc.cpu.next_pc[16]
.sym 47360 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47361 soc.mem_rdata[20]
.sym 47362 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47363 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 47364 soc.cpu.reg_out[0]
.sym 47365 soc.cpu.next_pc[25]
.sym 47366 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 47367 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47374 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47376 soc.cpu.cpu_state[6]
.sym 47378 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47379 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 47382 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47384 soc.cpu.cpu_state[6]
.sym 47385 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 47387 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 47388 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 47389 soc.cpu.reg_out[13]
.sym 47390 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47392 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47394 soc.cpu.latched_is_lh
.sym 47395 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47397 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47402 soc.cpu.latched_is_lb
.sym 47406 soc.cpu.cpu_state[6]
.sym 47407 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 47408 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47409 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47412 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47413 soc.cpu.reg_out[13]
.sym 47414 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47418 soc.cpu.latched_is_lb
.sym 47421 soc.cpu.latched_is_lh
.sym 47424 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 47425 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 47426 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 47431 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 47432 soc.cpu.cpu_state[6]
.sym 47433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 47448 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47449 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47450 soc.cpu.cpu_state[6]
.sym 47451 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 47453 clk$SB_IO_IN_$glb_clk
.sym 47454 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 47457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 47458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 47459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 47460 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 47461 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 47462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 47467 soc.cpu.reg_out[2]
.sym 47468 soc.cpu.next_pc[31]
.sym 47469 soc.cpu.decoded_imm[13]
.sym 47471 soc.cpu.decoded_imm[15]
.sym 47472 soc.cpu.cpu_state[6]
.sym 47474 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 47475 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 47476 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 47477 soc.cpu.decoded_imm[3]
.sym 47479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47480 soc.cpu.decoded_imm[2]
.sym 47481 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47482 soc.cpu.next_pc[17]
.sym 47483 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 47484 soc.cpu.decoded_imm[1]
.sym 47486 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 47488 soc.cpu.decoded_imm[0]
.sym 47489 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 47490 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47498 soc.mem_rdata[16]
.sym 47499 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 47505 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 47508 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47510 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 47511 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 47513 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47514 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47515 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47516 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47517 soc.cpu.latched_is_lh
.sym 47518 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 47520 soc.cpu.cpu_state[6]
.sym 47521 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 47522 soc.cpu.reg_out[16]
.sym 47525 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 47526 soc.cpu.latched_is_lb
.sym 47527 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3[2]
.sym 47529 soc.mem_rdata[16]
.sym 47530 soc.cpu.cpu_state[6]
.sym 47531 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 47532 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 47535 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47536 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47538 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 47547 soc.cpu.latched_is_lh
.sym 47548 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 47549 soc.cpu.latched_is_lb
.sym 47550 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 47553 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3[2]
.sym 47554 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47555 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47565 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47568 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 47571 soc.cpu.reg_out[16]
.sym 47572 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47574 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 47575 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 47576 clk$SB_IO_IN_$glb_clk
.sym 47577 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47578 soc.cpu.next_pc[23]
.sym 47579 soc.cpu.reg_out[22]
.sym 47580 soc.cpu.next_pc[18]
.sym 47581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 47582 soc.cpu.next_pc[25]
.sym 47583 soc.cpu.next_pc[21]
.sym 47584 soc.cpu.next_pc[22]
.sym 47585 soc.cpu.reg_out[21]
.sym 47587 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 47588 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 47590 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 47593 soc.cpu.instr_retirq
.sym 47596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 47598 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 47600 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 47601 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 47602 soc.cpu.next_pc[30]
.sym 47603 soc.cpu.latched_is_lh
.sym 47604 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47605 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 47606 soc.cpu.cpu_state[6]
.sym 47607 soc.cpu.cpu_state[3]
.sym 47608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[3]
.sym 47609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 47611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 47612 soc.cpu.latched_is_lb
.sym 47613 soc.cpu.decoded_imm[9]
.sym 47620 soc.cpu.cpu_state[4]
.sym 47621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 47622 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 47623 soc.cpu.cpu_state[3]
.sym 47624 soc.cpu.cpu_state[6]
.sym 47625 soc.mem_rdata[18]
.sym 47626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 47627 soc.cpu.cpu_state[2]
.sym 47628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 47630 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 47631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 47632 soc.cpu.reg_out[17]
.sym 47633 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 47635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3]
.sym 47637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 47638 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 47640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[20]
.sym 47641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 47642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 47643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 47644 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 47646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 47648 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 47649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 47650 soc.cpu.cpu_state[4]
.sym 47653 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 47654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 47658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 47659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 47660 soc.cpu.cpu_state[4]
.sym 47661 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 47664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3]
.sym 47665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 47666 soc.cpu.cpu_state[3]
.sym 47667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[20]
.sym 47670 soc.cpu.cpu_state[6]
.sym 47671 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 47672 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 47673 soc.mem_rdata[18]
.sym 47676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 47677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 47679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 47683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 47684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 47688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 47689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 47690 soc.cpu.cpu_state[4]
.sym 47691 soc.cpu.cpu_state[2]
.sym 47694 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 47695 soc.cpu.reg_out[17]
.sym 47697 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47699 clk$SB_IO_IN_$glb_clk
.sym 47700 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47701 soc.cpu.reg_out[30]
.sym 47702 soc.cpu.reg_out[29]
.sym 47703 soc.cpu.reg_out[27]
.sym 47704 soc.cpu.next_pc[29]
.sym 47705 soc.cpu.reg_out[24]
.sym 47706 soc.cpu.reg_out[19]
.sym 47707 soc.cpu.next_pc[30]
.sym 47708 soc.cpu.next_pc[27]
.sym 47712 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 47713 soc.cpu.decoded_imm[22]
.sym 47714 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 47715 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 47717 soc.cpu.decoded_imm[16]
.sym 47719 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 47720 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 47721 soc.cpu.decoded_imm[7]
.sym 47722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 47724 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47725 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 47726 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47727 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47728 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 47729 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 47730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 47731 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47732 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 47733 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47734 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47735 soc.cpu.next_pc[20]
.sym 47736 soc.cpu.cpu_state[4]
.sym 47742 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 47743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 47744 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47745 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47746 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47749 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47751 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47752 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 47753 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 47754 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47756 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.sym 47758 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47760 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0]
.sym 47762 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 47764 soc.cpu.reg_out[20]
.sym 47765 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 47768 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 47769 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47770 soc.cpu.irq_pending[24]
.sym 47772 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47773 soc.cpu.cpu_state[4]
.sym 47775 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47776 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47777 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47778 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47781 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47782 soc.cpu.reg_out[20]
.sym 47783 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 47787 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 47788 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47789 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47790 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 47794 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47795 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47796 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0]
.sym 47799 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 47800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 47801 soc.cpu.cpu_state[4]
.sym 47802 soc.cpu.irq_pending[24]
.sym 47811 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 47812 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47813 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 47814 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 47817 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.sym 47818 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47820 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47821 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 47822 clk$SB_IO_IN_$glb_clk
.sym 47823 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47824 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47825 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 47826 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0]
.sym 47827 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47828 soc.cpu.next_pc[26]
.sym 47829 soc.cpu.decoded_imm[9]
.sym 47830 soc.cpu.decoded_imm[6]
.sym 47831 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 47835 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 47836 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 47839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 47840 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 47841 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 47843 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 47845 soc.cpu.reg_out[29]
.sym 47846 soc.cpu.instr_retirq
.sym 47847 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 47848 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 47849 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47850 soc.cpu.decoded_imm[23]
.sym 47851 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[0]
.sym 47852 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47853 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47854 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47855 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 47857 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 47858 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47859 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 47867 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 47870 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 47872 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47873 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 47875 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[0]
.sym 47876 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47878 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 47879 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47880 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47881 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[0]
.sym 47882 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47883 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47884 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47885 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 47888 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 47889 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47890 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 47891 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 47892 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47896 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47898 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 47899 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47900 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 47901 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47904 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47905 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47906 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 47910 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 47911 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47912 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 47913 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 47916 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47917 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 47918 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 47919 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[0]
.sym 47922 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 47923 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 47924 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47925 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47928 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47929 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47930 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 47931 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 47934 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 47935 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47936 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 47937 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47940 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47942 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[0]
.sym 47943 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 47944 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47946 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47947 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[0]
.sym 47948 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 47949 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 47950 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 47951 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 47952 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 47953 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 47954 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 47959 soc.cpu.decoded_imm_j[6]
.sym 47960 soc.cpu.decoded_imm[18]
.sym 47961 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 47962 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 47963 soc.cpu.compressed_instr
.sym 47964 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47966 soc.cpu.decoded_imm_j[9]
.sym 47967 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 47968 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 47969 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 47970 soc.cpu.instr_waitirq
.sym 47971 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47973 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47974 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 47975 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 47976 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 47978 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 47979 soc.cpu.decoded_imm[6]
.sym 47981 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 47982 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47994 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47996 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47997 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47999 soc.cpu.compressed_instr
.sym 48000 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 48003 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 48005 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 48009 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 48014 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 48015 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 48020 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 48022 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 48023 soc.cpu.compressed_instr
.sym 48026 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 48028 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 48029 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 48030 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 48032 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 48035 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 48036 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 48038 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 48041 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 48042 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 48044 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 48047 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 48048 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 48050 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 48052 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 48054 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 48056 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 48058 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 48060 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 48062 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 48065 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 48066 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 48070 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 48071 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 48072 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[10]
.sym 48073 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 48074 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 48075 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 48076 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[14]
.sym 48077 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 48080 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 48083 UART_RX_SB_LUT4_I1_I0[3]
.sym 48085 UART_RX_SB_LUT4_I1_I0[3]
.sym 48087 soc.cpu.compressed_instr
.sym 48089 soc.cpu.cpu_state[3]
.sym 48090 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 48092 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 48094 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 48096 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 48097 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48098 soc.cpu.decoded_imm_j[7]
.sym 48099 soc.cpu.reg_pc[20]
.sym 48100 soc.cpu.decoded_imm_j[4]
.sym 48101 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 48102 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 48103 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 48104 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 48105 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 48106 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 48117 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 48118 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 48124 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 48125 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 48131 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 48138 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 48141 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 48142 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 48143 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 48146 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 48147 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 48149 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 48151 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 48153 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 48155 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 48157 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 48159 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 48161 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 48164 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 48165 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 48167 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 48170 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 48171 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 48173 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 48175 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 48177 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 48179 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 48181 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 48183 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 48185 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 48187 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 48189 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 48193 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 48194 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[17]
.sym 48195 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[18]
.sym 48196 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[19]
.sym 48197 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[20]
.sym 48198 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[21]
.sym 48199 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[22]
.sym 48200 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 48202 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48205 soc.cpu.decoded_imm[22]
.sym 48206 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 48207 soc.cpu.instr_jalr
.sym 48208 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 48210 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 48211 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 48212 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48213 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48214 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 48215 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 48216 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 48217 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 48218 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 48219 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 48220 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 48221 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 48223 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 48224 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 48225 soc.cpu.reg_pc[20]
.sym 48226 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 48227 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 48228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 48229 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 48234 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 48241 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 48246 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 48249 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 48251 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 48252 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48255 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 48264 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 48266 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 48268 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 48270 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 48272 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 48274 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 48276 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 48278 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 48280 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 48282 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 48284 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 48286 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 48288 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 48290 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 48292 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 48294 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 48296 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 48299 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 48300 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 48302 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 48304 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 48306 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 48308 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 48310 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48312 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 48316 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 48317 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 48318 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[26]
.sym 48319 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 48320 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 48321 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[29]
.sym 48322 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[30]
.sym 48323 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 48330 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 48332 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 48335 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 48337 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48340 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 48341 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 48342 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[19]
.sym 48343 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 48344 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 48345 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 48346 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48347 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48348 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 48349 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48350 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48351 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 48352 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 48358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 48364 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48366 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48367 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 48372 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48377 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 48379 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48382 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48385 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 48388 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 48389 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 48391 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 48393 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 48395 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 48397 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 48399 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 48401 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 48403 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 48405 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 48407 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 48409 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48411 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 48413 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 48416 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48417 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 48419 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 48422 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48423 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 48426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48429 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 48433 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48434 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 48435 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 48439 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 48440 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48441 soc.cpu.next_pc[19]
.sym 48442 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[0]
.sym 48443 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 48444 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 48445 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[1]
.sym 48446 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 48451 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48452 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 48453 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 48455 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 48456 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 48457 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 48458 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 48461 soc.cpu.instr_jalr
.sym 48462 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 48463 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48464 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48467 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 48468 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 48469 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48470 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 48471 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 48472 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48473 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 48482 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48483 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48484 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 48486 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 48488 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48491 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 48492 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 48494 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 48495 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 48496 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48499 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48500 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 48504 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 48505 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48508 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 48509 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 48510 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48511 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 48515 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 48519 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48520 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48521 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 48525 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 48526 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 48527 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48528 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48531 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48532 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 48533 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 48539 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 48543 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 48545 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 48549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 48550 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48551 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 48555 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 48556 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48557 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48558 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48559 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 48560 clk$SB_IO_IN_$glb_clk
.sym 48561 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48562 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48563 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48564 soc.cpu.next_pc[24]
.sym 48565 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48566 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48567 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 48568 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 48569 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 48574 soc.cpu.is_alu_reg_imm
.sym 48577 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 48578 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 48579 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 48581 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 48584 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48585 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48586 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48587 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 48588 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 48589 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 48591 soc.cpu.reg_pc[20]
.sym 48593 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 48594 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 48595 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 48597 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48603 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48605 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 48606 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 48608 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 48609 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48611 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 48613 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 48616 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0[1]
.sym 48618 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0[0]
.sym 48619 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48620 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48621 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 48622 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48624 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48625 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48626 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 48627 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 48630 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 48632 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48633 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 48634 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 48636 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48637 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 48638 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48643 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 48644 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 48645 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48648 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48649 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 48650 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48651 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48654 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48655 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0[1]
.sym 48656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 48657 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0[0]
.sym 48660 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48661 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 48663 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 48666 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 48667 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48668 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48669 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 48672 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48673 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 48674 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 48675 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48678 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 48679 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48680 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48681 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 48682 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 48683 clk$SB_IO_IN_$glb_clk
.sym 48684 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48685 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48686 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48687 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 48688 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48689 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 48690 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 48691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48692 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 48697 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 48698 soc.cpu.cpuregs_waddr[0]
.sym 48699 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 48702 soc.cpu.cpuregs_waddr[3]
.sym 48703 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 48706 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 48712 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 48716 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 48727 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48728 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 48735 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48736 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48739 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 48740 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 48742 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48743 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 48744 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 48747 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48750 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 48751 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48753 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48754 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48759 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 48760 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 48761 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 48762 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48765 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 48766 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 48767 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48768 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 48780 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48789 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 48790 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48791 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 48792 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 48796 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48797 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48801 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48805 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 48806 clk$SB_IO_IN_$glb_clk
.sym 48807 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48816 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48821 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 48823 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48824 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48827 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 48829 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 48832 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 48833 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48835 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48836 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48882 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48895 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48912 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 48920 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 48927 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 48929 soc.simpleuart_reg_div_do[11]
.sym 48931 soc.simpleuart_reg_div_do[12]
.sym 48943 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48956 soc.memory.rdata_1[11]
.sym 48966 iomem_addr[16]
.sym 48974 soc.memory.rdata_0[11]
.sym 48978 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 49013 soc.memory.rdata_0[11]
.sym 49014 soc.memory.rdata_1[11]
.sym 49015 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 49016 iomem_addr[16]
.sym 49034 UART_RX$SB_IO_IN
.sym 49046 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 49049 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 49050 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 49055 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 49056 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 49057 DBG[2]$SB_IO_OUT
.sym 49058 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 49069 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 49077 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 49081 UART_RX$SB_IO_IN
.sym 49090 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 49091 soc.simpleuart_reg_div_do[8]
.sym 49095 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 49096 soc.simpleuart_reg_div_do[11]
.sym 49097 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 49098 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 49117 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49121 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 49125 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 49126 UART_RX_SB_LUT4_I1_I0[2]
.sym 49132 UART_RX_SB_LUT4_I1_I0[0]
.sym 49136 UART_RX_SB_LUT4_I1_I0[3]
.sym 49138 UART_RX$SB_IO_IN
.sym 49139 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 49146 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49149 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 49158 UART_RX$SB_IO_IN
.sym 49159 UART_RX_SB_LUT4_I1_I0[3]
.sym 49160 UART_RX_SB_LUT4_I1_I0[2]
.sym 49161 UART_RX_SB_LUT4_I1_I0[0]
.sym 49164 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 49166 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 49193 clk$SB_IO_IN_$glb_clk
.sym 49194 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49195 soc.simpleuart_reg_div_do[0]
.sym 49196 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 49197 soc.simpleuart_reg_div_do[7]
.sym 49198 soc.simpleuart_reg_div_do[2]
.sym 49199 soc.simpleuart_reg_div_do[6]
.sym 49200 soc.simpleuart_reg_div_do[4]
.sym 49201 soc.simpleuart_reg_div_do[3]
.sym 49202 soc.simpleuart_reg_div_do[5]
.sym 49203 iomem_addr[5]
.sym 49205 soc.simpleuart_reg_div_do[15]
.sym 49206 iomem_addr[5]
.sym 49207 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 49213 gpio_out_SB_DFFESR_Q_9_E
.sym 49217 iomem_wdata[25]
.sym 49218 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49219 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49220 soc.simpleuart_reg_div_do[6]
.sym 49222 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 49224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49227 soc.simpleuart_reg_div_do[11]
.sym 49228 soc.simpleuart_reg_div_do[0]
.sym 49229 soc.simpleuart_reg_div_do[12]
.sym 49230 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 49241 UART_RX_SB_LUT4_I1_I0[2]
.sym 49243 iomem_wdata[12]
.sym 49245 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 49247 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 49257 UART_RX_SB_LUT4_I1_I2[0]
.sym 49258 iomem_wdata[11]
.sym 49259 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 49263 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 49264 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 49265 iomem_wdata[15]
.sym 49266 iomem_wdata[8]
.sym 49269 iomem_wdata[11]
.sym 49275 iomem_wdata[12]
.sym 49288 iomem_wdata[15]
.sym 49294 UART_RX_SB_LUT4_I1_I2[0]
.sym 49296 UART_RX_SB_LUT4_I1_I0[2]
.sym 49299 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 49300 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 49301 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 49302 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 49306 iomem_wdata[8]
.sym 49315 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 49316 clk$SB_IO_IN_$glb_clk
.sym 49317 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49318 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[0]
.sym 49319 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 49320 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 49321 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 49322 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 49323 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 49324 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 49325 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 49326 UART_RX_SB_LUT4_I1_I0[3]
.sym 49329 UART_RX_SB_LUT4_I1_I0[3]
.sym 49330 iomem_wdata[4]
.sym 49333 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 49334 soc.spimemio.dout_data[1]
.sym 49335 iomem_wdata[7]
.sym 49337 iomem_wdata[5]
.sym 49340 UART_RX_SB_LUT4_I1_I0[3]
.sym 49342 soc.simpleuart_reg_div_do[7]
.sym 49343 iomem_wdata[1]
.sym 49344 soc.simpleuart_reg_div_do[2]
.sym 49345 soc.simpleuart_reg_div_do[15]
.sym 49347 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 49348 soc.simpleuart_reg_div_do[4]
.sym 49350 soc.simpleuart_reg_div_do[3]
.sym 49352 soc.simpleuart_reg_div_do[5]
.sym 49365 soc.cpu.irq_mask[4]
.sym 49366 soc.cpu.irq_mask[7]
.sym 49368 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 49371 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49382 soc.cpu.irq_pending[4]
.sym 49384 soc.cpu.irq_pending[7]
.sym 49386 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 49390 UART_RX_SB_LUT4_I1_I0[3]
.sym 49392 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 49394 UART_RX_SB_LUT4_I1_I0[3]
.sym 49395 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49398 soc.cpu.irq_mask[7]
.sym 49399 soc.cpu.irq_pending[7]
.sym 49435 soc.cpu.irq_mask[4]
.sym 49436 soc.cpu.irq_pending[4]
.sym 49438 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 49439 clk$SB_IO_IN_$glb_clk
.sym 49440 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49441 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 49442 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 49443 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 49444 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 49445 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[12]
.sym 49446 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[13]
.sym 49447 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[14]
.sym 49448 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[15]
.sym 49457 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 49461 soc.cpu.irq_mask[4]
.sym 49463 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49465 gpio_in[0]
.sym 49466 iomem_addr[4]
.sym 49468 iomem_wdata[31]
.sym 49469 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49471 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 49472 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O
.sym 49482 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49485 soc.simpleuart.recv_divcnt[3]
.sym 49487 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 49488 soc.simpleuart.recv_divcnt[6]
.sym 49490 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49495 soc.simpleuart.recv_divcnt[5]
.sym 49497 soc.simpleuart.recv_divcnt[7]
.sym 49499 soc.simpleuart.recv_divcnt[1]
.sym 49500 soc.simpleuart.recv_divcnt[2]
.sym 49509 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 49510 soc.simpleuart.recv_divcnt[4]
.sym 49514 $nextpnr_ICESTORM_LC_23$O
.sym 49516 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 49520 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 49521 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49523 soc.simpleuart.recv_divcnt[1]
.sym 49524 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 49526 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 49527 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49529 soc.simpleuart.recv_divcnt[2]
.sym 49530 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 49532 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 49533 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49535 soc.simpleuart.recv_divcnt[3]
.sym 49536 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 49538 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 49539 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49540 soc.simpleuart.recv_divcnt[4]
.sym 49542 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 49544 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 49545 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49546 soc.simpleuart.recv_divcnt[5]
.sym 49548 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 49550 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 49551 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49553 soc.simpleuart.recv_divcnt[6]
.sym 49554 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 49556 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 49557 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49558 soc.simpleuart.recv_divcnt[7]
.sym 49560 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 49562 clk$SB_IO_IN_$glb_clk
.sym 49563 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49564 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[16]
.sym 49565 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[17]
.sym 49566 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[18]
.sym 49567 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[19]
.sym 49568 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[20]
.sym 49569 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[21]
.sym 49570 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[22]
.sym 49571 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[23]
.sym 49578 soc.simpleuart_reg_div_do[8]
.sym 49579 soc.simpleuart_reg_div_do[16]
.sym 49582 soc.simpleuart_reg_div_do[14]
.sym 49584 $PACKER_VCC_NET
.sym 49587 soc.simpleuart_reg_div_do[10]
.sym 49588 soc.simpleuart.recv_pattern[3]
.sym 49589 soc.simpleuart_reg_div_do[8]
.sym 49590 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 49593 soc.simpleuart_reg_div_do[11]
.sym 49595 soc.simpleuart_reg_div_do[9]
.sym 49596 soc.simpleuart_reg_div_do[28]
.sym 49597 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 49599 soc.simpleuart_reg_div_do[29]
.sym 49600 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 49608 soc.simpleuart.recv_divcnt[11]
.sym 49609 soc.simpleuart.recv_divcnt[12]
.sym 49610 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49613 soc.simpleuart.recv_divcnt[8]
.sym 49615 soc.simpleuart.recv_divcnt[10]
.sym 49618 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49619 soc.simpleuart.recv_divcnt[14]
.sym 49628 soc.simpleuart.recv_divcnt[15]
.sym 49630 soc.simpleuart.recv_divcnt[9]
.sym 49634 soc.simpleuart.recv_divcnt[13]
.sym 49637 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]
.sym 49638 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49639 soc.simpleuart.recv_divcnt[8]
.sym 49641 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 49643 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 49644 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49645 soc.simpleuart.recv_divcnt[9]
.sym 49647 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]
.sym 49649 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 49650 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49651 soc.simpleuart.recv_divcnt[10]
.sym 49653 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 49655 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 49656 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49658 soc.simpleuart.recv_divcnt[11]
.sym 49659 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 49661 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 49662 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49664 soc.simpleuart.recv_divcnt[12]
.sym 49665 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 49667 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 49668 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49669 soc.simpleuart.recv_divcnt[13]
.sym 49671 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 49673 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 49674 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49675 soc.simpleuart.recv_divcnt[14]
.sym 49677 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 49679 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 49680 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49682 soc.simpleuart.recv_divcnt[15]
.sym 49683 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 49685 clk$SB_IO_IN_$glb_clk
.sym 49686 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49687 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[24]
.sym 49688 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[25]
.sym 49689 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[26]
.sym 49690 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[27]
.sym 49691 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[28]
.sym 49692 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[29]
.sym 49693 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[30]
.sym 49694 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 49698 soc.cpu.next_pc[19]
.sym 49707 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 49708 soc.simpleuart_reg_div_do[23]
.sym 49711 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 49712 soc.simpleuart_reg_div_do[6]
.sym 49713 $PACKER_VCC_NET
.sym 49714 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 49715 iomem_wdata[24]
.sym 49716 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49718 soc.simpleuart_reg_div_do[17]
.sym 49719 soc.simpleuart.send_divcnt[0]
.sym 49720 soc.simpleuart_reg_div_do[18]
.sym 49721 soc.simpleuart_reg_div_do[0]
.sym 49722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49723 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 49728 soc.simpleuart.recv_divcnt[16]
.sym 49734 soc.simpleuart.recv_divcnt[22]
.sym 49737 soc.simpleuart.recv_divcnt[17]
.sym 49741 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49744 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49747 soc.simpleuart.recv_divcnt[19]
.sym 49749 soc.simpleuart.recv_divcnt[21]
.sym 49751 soc.simpleuart.recv_divcnt[23]
.sym 49752 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49754 soc.simpleuart.recv_divcnt[18]
.sym 49756 soc.simpleuart.recv_divcnt[20]
.sym 49760 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 49761 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49763 soc.simpleuart.recv_divcnt[16]
.sym 49764 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 49766 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 49767 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49768 soc.simpleuart.recv_divcnt[17]
.sym 49770 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 49772 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 49773 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49774 soc.simpleuart.recv_divcnt[18]
.sym 49776 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 49778 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 49779 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49781 soc.simpleuart.recv_divcnt[19]
.sym 49782 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 49784 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 49785 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49786 soc.simpleuart.recv_divcnt[20]
.sym 49788 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 49790 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 49791 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49793 soc.simpleuart.recv_divcnt[21]
.sym 49794 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 49796 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 49797 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49799 soc.simpleuart.recv_divcnt[22]
.sym 49800 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 49802 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 49803 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49805 soc.simpleuart.recv_divcnt[23]
.sym 49806 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 49808 clk$SB_IO_IN_$glb_clk
.sym 49809 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49810 soc.simpleuart.recv_buf_data[3]
.sym 49811 soc.simpleuart.recv_buf_data[1]
.sym 49814 soc.simpleuart.recv_buf_data[0]
.sym 49815 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 49821 soc.cpu.next_pc[24]
.sym 49829 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 49831 iomem_addr[9]
.sym 49834 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 49835 iomem_wdata[20]
.sym 49836 iomem_addr[8]
.sym 49837 soc.simpleuart_reg_div_do[5]
.sym 49838 soc.simpleuart_reg_div_do[3]
.sym 49839 soc.simpleuart_reg_div_do[7]
.sym 49840 soc.simpleuart_reg_div_do[4]
.sym 49841 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 49842 soc.simpleuart_reg_div_do[20]
.sym 49843 soc.simpleuart_reg_div_do[26]
.sym 49844 soc.simpleuart_reg_div_do[2]
.sym 49845 soc.simpleuart_reg_div_do[30]
.sym 49846 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 49852 soc.simpleuart.recv_divcnt[25]
.sym 49857 soc.simpleuart.recv_divcnt[30]
.sym 49858 soc.simpleuart.recv_divcnt[31]
.sym 49859 soc.simpleuart.recv_divcnt[24]
.sym 49862 soc.simpleuart.recv_divcnt[27]
.sym 49863 soc.simpleuart.recv_divcnt[28]
.sym 49868 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49869 soc.simpleuart.recv_divcnt[26]
.sym 49876 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49880 soc.simpleuart.recv_divcnt[29]
.sym 49883 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 49884 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49885 soc.simpleuart.recv_divcnt[24]
.sym 49887 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 49889 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 49890 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49892 soc.simpleuart.recv_divcnt[25]
.sym 49893 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 49895 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 49896 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49898 soc.simpleuart.recv_divcnt[26]
.sym 49899 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 49901 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 49902 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49903 soc.simpleuart.recv_divcnt[27]
.sym 49905 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 49907 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 49908 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49909 soc.simpleuart.recv_divcnt[28]
.sym 49911 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 49913 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 49914 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49915 soc.simpleuart.recv_divcnt[29]
.sym 49917 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 49919 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 49920 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49922 soc.simpleuart.recv_divcnt[30]
.sym 49923 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 49927 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49928 soc.simpleuart.recv_divcnt[31]
.sym 49929 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 49931 clk$SB_IO_IN_$glb_clk
.sym 49932 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49933 soc.simpleuart_reg_div_do[22]
.sym 49934 soc.simpleuart_reg_div_do[21]
.sym 49935 soc.simpleuart_reg_div_do[20]
.sym 49936 soc.simpleuart_reg_div_do[17]
.sym 49937 soc.simpleuart_reg_div_do[18]
.sym 49938 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 49939 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 49940 soc.simpleuart_reg_div_do[19]
.sym 49949 soc.simpleuart.send_dummy
.sym 49952 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 49955 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 49956 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 49957 soc.simpleuart_reg_div_do[25]
.sym 49958 iomem_addr[3]
.sym 49959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 49960 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 49961 iomem_wdata[31]
.sym 49962 iomem_addr[4]
.sym 49963 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 49964 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 49965 gpio_in[0]
.sym 49966 soc.simpleuart_reg_div_do[22]
.sym 49967 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 49968 soc.simpleuart_reg_div_do[21]
.sym 49974 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 49975 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 49976 soc.simpleuart.send_divcnt[1]
.sym 49980 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 49981 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 49982 soc.simpleuart_reg_div_do[6]
.sym 49983 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 49984 soc.simpleuart.send_divcnt[2]
.sym 49985 soc.simpleuart.send_divcnt[3]
.sym 49986 soc.simpleuart.send_divcnt[4]
.sym 49987 soc.simpleuart.send_divcnt[5]
.sym 49988 soc.simpleuart.send_divcnt[6]
.sym 49989 soc.simpleuart.send_divcnt[7]
.sym 49991 soc.simpleuart.send_divcnt[0]
.sym 49992 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 49993 soc.simpleuart_reg_div_do[0]
.sym 49994 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 49997 soc.simpleuart_reg_div_do[5]
.sym 49998 soc.simpleuart_reg_div_do[3]
.sym 49999 soc.simpleuart_reg_div_do[7]
.sym 50000 soc.simpleuart_reg_div_do[4]
.sym 50001 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 50003 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 50004 soc.simpleuart_reg_div_do[2]
.sym 50006 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[0]
.sym 50008 soc.simpleuart_reg_div_do[0]
.sym 50009 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 50010 soc.simpleuart.send_divcnt[0]
.sym 50012 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[1]
.sym 50014 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 50015 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 50016 soc.simpleuart.send_divcnt[1]
.sym 50018 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[2]
.sym 50020 soc.simpleuart_reg_div_do[2]
.sym 50021 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 50022 soc.simpleuart.send_divcnt[2]
.sym 50024 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[3]
.sym 50026 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 50027 soc.simpleuart_reg_div_do[3]
.sym 50028 soc.simpleuart.send_divcnt[3]
.sym 50030 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[4]
.sym 50032 soc.simpleuart_reg_div_do[4]
.sym 50033 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 50034 soc.simpleuart.send_divcnt[4]
.sym 50036 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[5]
.sym 50038 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 50039 soc.simpleuart_reg_div_do[5]
.sym 50040 soc.simpleuart.send_divcnt[5]
.sym 50042 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[6]
.sym 50044 soc.simpleuart_reg_div_do[6]
.sym 50045 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 50046 soc.simpleuart.send_divcnt[6]
.sym 50048 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[7]
.sym 50050 soc.simpleuart_reg_div_do[7]
.sym 50051 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 50052 soc.simpleuart.send_divcnt[7]
.sym 50056 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 50059 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 50060 soc.simpleuart_reg_div_do[24]
.sym 50061 soc.simpleuart_reg_div_do[30]
.sym 50062 soc.simpleuart_reg_div_do[25]
.sym 50063 soc.simpleuart_reg_div_do[28]
.sym 50067 soc.cpu.next_pc[23]
.sym 50068 flash_clk_SB_LUT4_I3_O[1]
.sym 50069 soc.simpleuart.send_dummy
.sym 50071 UART_RX_SB_LUT4_I1_I0[3]
.sym 50072 iomem_wdata[21]
.sym 50074 iomem_wdata[22]
.sym 50076 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 50077 soc.simpleuart_reg_div_do[21]
.sym 50078 iomem_wdata[21]
.sym 50079 UART_RX_SB_LUT4_I1_I2[0]
.sym 50080 soc.simpleuart_reg_div_do[20]
.sym 50082 soc.simpleuart_reg_div_do[17]
.sym 50083 soc.cpu.instr_retirq
.sym 50084 soc.simpleuart_reg_div_do[18]
.sym 50085 soc.simpleuart_reg_div_do[25]
.sym 50087 soc.simpleuart_reg_div_do[28]
.sym 50088 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 50089 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 50090 soc.simpleuart_reg_div_do[19]
.sym 50091 soc.simpleuart_reg_div_do[29]
.sym 50092 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[7]
.sym 50098 soc.simpleuart_reg_div_do[9]
.sym 50099 soc.simpleuart_reg_div_do[13]
.sym 50100 soc.simpleuart_reg_div_do[14]
.sym 50101 soc.simpleuart_reg_div_do[10]
.sym 50102 soc.simpleuart_reg_div_do[8]
.sym 50105 soc.simpleuart.send_divcnt[8]
.sym 50106 soc.simpleuart.send_divcnt[9]
.sym 50107 soc.simpleuart.send_divcnt[10]
.sym 50108 soc.simpleuart.send_divcnt[11]
.sym 50109 soc.simpleuart.send_divcnt[12]
.sym 50110 soc.simpleuart.send_divcnt[13]
.sym 50111 soc.simpleuart.send_divcnt[14]
.sym 50112 soc.simpleuart.send_divcnt[15]
.sym 50113 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 50114 soc.simpleuart_reg_div_do[15]
.sym 50116 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 50118 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 50119 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 50122 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 50123 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 50124 soc.simpleuart_reg_div_do[11]
.sym 50125 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 50126 soc.simpleuart_reg_div_do[12]
.sym 50128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 50129 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[8]
.sym 50131 soc.simpleuart_reg_div_do[8]
.sym 50132 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 50133 soc.simpleuart.send_divcnt[8]
.sym 50135 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[9]
.sym 50137 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 50138 soc.simpleuart_reg_div_do[9]
.sym 50139 soc.simpleuart.send_divcnt[9]
.sym 50141 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[10]
.sym 50143 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 50144 soc.simpleuart_reg_div_do[10]
.sym 50145 soc.simpleuart.send_divcnt[10]
.sym 50147 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[11]
.sym 50149 soc.simpleuart_reg_div_do[11]
.sym 50150 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 50151 soc.simpleuart.send_divcnt[11]
.sym 50153 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[12]
.sym 50155 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 50156 soc.simpleuart_reg_div_do[12]
.sym 50157 soc.simpleuart.send_divcnt[12]
.sym 50159 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[13]
.sym 50161 soc.simpleuart_reg_div_do[13]
.sym 50162 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 50163 soc.simpleuart.send_divcnt[13]
.sym 50165 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[14]
.sym 50167 soc.simpleuart_reg_div_do[14]
.sym 50168 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 50169 soc.simpleuart.send_divcnt[14]
.sym 50171 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[15]
.sym 50173 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 50174 soc.simpleuart_reg_div_do[15]
.sym 50175 soc.simpleuart.send_divcnt[15]
.sym 50179 iomem_rdata[1]
.sym 50184 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 50185 iomem_rdata[0]
.sym 50186 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 50191 iomem_wdata[25]
.sym 50192 soc.simpleuart_reg_div_do[25]
.sym 50193 iomem_wdata[28]
.sym 50195 iomem_wdata[30]
.sym 50196 soc.simpleuart_reg_div_do[14]
.sym 50199 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 50203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 50204 iomem_addr[11]
.sym 50205 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 50207 soc.simpleuart_reg_div_do[24]
.sym 50208 iomem_addr[10]
.sym 50209 soc.simpleuart_reg_div_do[30]
.sym 50210 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 50211 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 50212 iomem_wdata[24]
.sym 50213 soc.simpleuart_reg_div_do[28]
.sym 50214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 50215 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[15]
.sym 50220 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 50221 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 50222 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 50228 soc.simpleuart.send_divcnt[16]
.sym 50229 soc.simpleuart.send_divcnt[17]
.sym 50230 soc.simpleuart.send_divcnt[18]
.sym 50231 soc.simpleuart.send_divcnt[19]
.sym 50232 soc.simpleuart.send_divcnt[20]
.sym 50233 soc.simpleuart.send_divcnt[21]
.sym 50234 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 50235 soc.simpleuart.send_divcnt[23]
.sym 50236 soc.simpleuart_reg_div_do[22]
.sym 50237 soc.simpleuart.send_divcnt[22]
.sym 50238 soc.simpleuart_reg_div_do[21]
.sym 50240 soc.simpleuart_reg_div_do[20]
.sym 50241 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 50242 soc.simpleuart_reg_div_do[17]
.sym 50243 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 50244 soc.simpleuart_reg_div_do[18]
.sym 50246 soc.simpleuart_reg_div_do[16]
.sym 50247 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 50248 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 50250 soc.simpleuart_reg_div_do[19]
.sym 50251 soc.simpleuart_reg_div_do[23]
.sym 50252 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[16]
.sym 50254 soc.simpleuart_reg_div_do[16]
.sym 50255 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 50256 soc.simpleuart.send_divcnt[16]
.sym 50258 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[17]
.sym 50260 soc.simpleuart_reg_div_do[17]
.sym 50261 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 50262 soc.simpleuart.send_divcnt[17]
.sym 50264 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[18]
.sym 50266 soc.simpleuart_reg_div_do[18]
.sym 50267 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 50268 soc.simpleuart.send_divcnt[18]
.sym 50270 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[19]
.sym 50272 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 50273 soc.simpleuart_reg_div_do[19]
.sym 50274 soc.simpleuart.send_divcnt[19]
.sym 50276 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[20]
.sym 50278 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 50279 soc.simpleuart_reg_div_do[20]
.sym 50280 soc.simpleuart.send_divcnt[20]
.sym 50282 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[21]
.sym 50284 soc.simpleuart_reg_div_do[21]
.sym 50285 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 50286 soc.simpleuart.send_divcnt[21]
.sym 50288 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[22]
.sym 50290 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 50291 soc.simpleuart_reg_div_do[22]
.sym 50292 soc.simpleuart.send_divcnt[22]
.sym 50294 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[23]
.sym 50296 soc.simpleuart_reg_div_do[23]
.sym 50297 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 50298 soc.simpleuart.send_divcnt[23]
.sym 50302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 50304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 50306 soc.simpleuart_reg_div_do[26]
.sym 50307 soc.simpleuart_reg_div_do[29]
.sym 50308 soc.simpleuart_reg_div_do[27]
.sym 50309 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50314 soc.spimemio.buffer[16]
.sym 50317 UART_RX_SB_LUT4_I1_I0[3]
.sym 50326 iomem_addr[5]
.sym 50327 soc.simpleuart_reg_div_do[26]
.sym 50328 iomem_addr[9]
.sym 50329 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 50330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 50331 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 50332 iomem_addr[8]
.sym 50333 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 50334 iomem_addr[7]
.sym 50335 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 50336 iomem_addr[2]
.sym 50337 soc.simpleuart_reg_div_do[23]
.sym 50338 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[23]
.sym 50343 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 50345 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 50346 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 50347 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 50348 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 50349 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 50350 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 50351 soc.simpleuart.send_divcnt[24]
.sym 50352 soc.simpleuart.send_divcnt[25]
.sym 50353 soc.simpleuart.send_divcnt[26]
.sym 50354 soc.simpleuart.send_divcnt[27]
.sym 50355 soc.simpleuart_reg_div_do[25]
.sym 50356 soc.simpleuart.send_divcnt[29]
.sym 50357 soc.simpleuart.send_divcnt[30]
.sym 50358 soc.simpleuart.send_divcnt[31]
.sym 50359 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 50364 soc.simpleuart.send_divcnt[28]
.sym 50365 soc.simpleuart_reg_div_do[27]
.sym 50367 soc.simpleuart_reg_div_do[24]
.sym 50368 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 50369 soc.simpleuart_reg_div_do[30]
.sym 50371 soc.simpleuart_reg_div_do[26]
.sym 50372 soc.simpleuart_reg_div_do[29]
.sym 50373 soc.simpleuart_reg_div_do[28]
.sym 50375 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[24]
.sym 50377 soc.simpleuart_reg_div_do[24]
.sym 50378 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 50379 soc.simpleuart.send_divcnt[24]
.sym 50381 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[25]
.sym 50383 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 50384 soc.simpleuart_reg_div_do[25]
.sym 50385 soc.simpleuart.send_divcnt[25]
.sym 50387 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[26]
.sym 50389 soc.simpleuart_reg_div_do[26]
.sym 50390 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 50391 soc.simpleuart.send_divcnt[26]
.sym 50393 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[27]
.sym 50395 soc.simpleuart_reg_div_do[27]
.sym 50396 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 50397 soc.simpleuart.send_divcnt[27]
.sym 50399 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[28]
.sym 50401 soc.simpleuart_reg_div_do[28]
.sym 50402 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 50403 soc.simpleuart.send_divcnt[28]
.sym 50405 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[29]
.sym 50407 soc.simpleuart_reg_div_do[29]
.sym 50408 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 50409 soc.simpleuart.send_divcnt[29]
.sym 50411 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[30]
.sym 50413 soc.simpleuart_reg_div_do[30]
.sym 50414 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 50415 soc.simpleuart.send_divcnt[30]
.sym 50417 $nextpnr_ICESTORM_LC_7$I3
.sym 50419 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 50420 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 50421 soc.simpleuart.send_divcnt[31]
.sym 50426 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 50427 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 50428 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 50429 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 50430 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 50431 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 50432 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 50438 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 50447 iomem_addr[5]
.sym 50448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 50449 iomem_wdata[27]
.sym 50450 iomem_addr[3]
.sym 50452 iomem_addr[6]
.sym 50453 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 50454 iomem_addr[5]
.sym 50455 soc.cpu.trap_SB_LUT4_I2_O
.sym 50456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 50457 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 50458 iomem_addr[4]
.sym 50459 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 50460 iomem_addr[12]
.sym 50461 $nextpnr_ICESTORM_LC_7$I3
.sym 50471 iomem_wdata[16]
.sym 50477 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 50495 iomem_wdata[23]
.sym 50502 $nextpnr_ICESTORM_LC_7$I3
.sym 50520 iomem_wdata[23]
.sym 50531 iomem_wdata[16]
.sym 50545 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 50546 clk$SB_IO_IN_$glb_clk
.sym 50547 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50548 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 50549 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 50550 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 50551 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 50552 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 50553 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 50555 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 50556 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 50562 UART_RX_SB_LUT4_I1_I0[3]
.sym 50564 soc.mem_rdata[20]
.sym 50565 UART_RX_SB_LUT4_I1_I0[3]
.sym 50568 soc.simpleuart_reg_div_do[23]
.sym 50572 iomem_addr[7]
.sym 50574 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.sym 50576 iomem_addr[3]
.sym 50578 iomem_addr[6]
.sym 50579 soc.simpleuart_reg_div_do[16]
.sym 50580 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 50581 iomem_addr[15]
.sym 50582 soc.cpu.instr_retirq
.sym 50583 soc.cpu.trap_SB_LUT4_I2_O
.sym 50591 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 50592 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.sym 50593 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50595 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 50596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 50597 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 50599 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 50601 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 50602 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 50603 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 50605 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.sym 50609 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 50611 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.sym 50612 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.sym 50613 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 50615 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 50616 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50617 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 50622 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50624 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.sym 50625 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 50628 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.sym 50629 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50631 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 50634 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 50636 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50637 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 50640 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 50641 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50642 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 50646 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50648 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 50649 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 50653 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50654 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 50655 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.sym 50659 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.sym 50660 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50661 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 50665 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 50666 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 50667 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 50668 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50669 clk$SB_IO_IN_$glb_clk
.sym 50671 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 50672 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 50673 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 50674 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 50675 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 50676 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 50677 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 50683 iomem_addr[5]
.sym 50685 iomem_addr[2]
.sym 50689 iomem_addr[4]
.sym 50691 iomem_addr[8]
.sym 50693 iomem_addr[7]
.sym 50695 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 50696 iomem_addr[14]
.sym 50697 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 50698 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.sym 50699 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 50700 iomem_addr[11]
.sym 50701 soc.cpu.mem_la_firstword_xfer
.sym 50702 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50703 soc.mem_rdata[24]
.sym 50704 iomem_addr[10]
.sym 50705 $PACKER_VCC_NET
.sym 50706 iomem_addr[12]
.sym 50714 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 50716 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 50721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 50724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 50726 soc.cpu.cpu_state[6]
.sym 50731 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50736 soc.cpu.reg_out[5]
.sym 50737 soc.cpu.reg_out[4]
.sym 50738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 50741 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 50745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 50746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 50748 soc.cpu.cpu_state[6]
.sym 50751 soc.cpu.reg_out[5]
.sym 50752 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 50753 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50757 soc.cpu.reg_out[4]
.sym 50759 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 50760 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 50766 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 50792 clk$SB_IO_IN_$glb_clk
.sym 50793 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50794 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 50795 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 50797 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 50798 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 50799 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 50800 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 50801 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 50805 UART_RX_SB_LUT4_I1_I0[3]
.sym 50806 soc.cpu.reg_out[5]
.sym 50810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 50812 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50817 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 50818 iomem_addr[17]
.sym 50820 soc.cpu.next_pc[22]
.sym 50821 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 50822 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 50823 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 50824 iomem_addr[26]
.sym 50825 iomem_addr[30]
.sym 50826 iomem_addr[11]
.sym 50827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 50829 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 50837 soc.cpu.next_pc[4]
.sym 50841 soc.cpu.next_pc[2]
.sym 50844 soc.cpu.next_pc[5]
.sym 50845 soc.cpu.next_pc[8]
.sym 50846 soc.cpu.next_pc[3]
.sym 50848 soc.cpu.next_pc[9]
.sym 50856 soc.cpu.next_pc[7]
.sym 50859 soc.cpu.next_pc[6]
.sym 50861 soc.cpu.mem_la_firstword_xfer
.sym 50867 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50869 soc.cpu.mem_la_firstword_xfer
.sym 50870 soc.cpu.next_pc[2]
.sym 50873 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50875 soc.cpu.next_pc[3]
.sym 50877 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50879 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 50882 soc.cpu.next_pc[4]
.sym 50883 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50885 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50887 soc.cpu.next_pc[5]
.sym 50889 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 50891 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 50893 soc.cpu.next_pc[6]
.sym 50895 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50897 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 50900 soc.cpu.next_pc[7]
.sym 50901 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 50903 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50905 soc.cpu.next_pc[8]
.sym 50907 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 50909 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50911 soc.cpu.next_pc[9]
.sym 50913 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50917 iomem_addr[14]
.sym 50918 iomem_addr[26]
.sym 50919 iomem_addr[11]
.sym 50920 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50921 iomem_addr[10]
.sym 50922 iomem_addr[12]
.sym 50923 iomem_addr[17]
.sym 50924 iomem_addr[27]
.sym 50929 iomem_addr[20]
.sym 50930 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 50931 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 50934 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 50935 iomem_addr[22]
.sym 50936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 50938 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 50941 iomem_addr[29]
.sym 50943 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.sym 50944 iomem_addr[12]
.sym 50945 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 50947 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 50949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 50951 iomem_addr[31]
.sym 50952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 50953 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50959 soc.cpu.next_pc[12]
.sym 50965 soc.cpu.next_pc[17]
.sym 50968 soc.cpu.next_pc[16]
.sym 50972 soc.cpu.next_pc[15]
.sym 50973 soc.cpu.next_pc[10]
.sym 50974 soc.cpu.next_pc[14]
.sym 50980 soc.cpu.next_pc[11]
.sym 50985 soc.cpu.next_pc[13]
.sym 50990 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 50993 soc.cpu.next_pc[10]
.sym 50994 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50996 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 50998 soc.cpu.next_pc[11]
.sym 51000 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 51002 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 51004 soc.cpu.next_pc[12]
.sym 51006 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 51008 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 51010 soc.cpu.next_pc[13]
.sym 51012 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 51014 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 51017 soc.cpu.next_pc[14]
.sym 51018 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 51020 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 51023 soc.cpu.next_pc[15]
.sym 51024 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 51026 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 51028 soc.cpu.next_pc[16]
.sym 51030 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 51032 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 51035 soc.cpu.next_pc[17]
.sym 51036 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 51040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0[0]
.sym 51041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[0]
.sym 51042 iomem_addr[28]
.sym 51043 iomem_addr[30]
.sym 51044 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 51045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 51046 iomem_addr[29]
.sym 51047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 51051 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 51053 iomem_addr[17]
.sym 51055 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51056 soc.cpu.next_pc[16]
.sym 51058 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 51059 iomem_addr[14]
.sym 51063 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51064 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 51065 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 51066 soc.cpu.instr_retirq
.sym 51067 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51068 soc.mem_rdata[23]
.sym 51069 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.sym 51070 soc.mem_rdata[26]
.sym 51071 soc.cpu.decoded_imm[0]
.sym 51072 soc.cpu.next_pc[28]
.sym 51073 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51074 soc.mem_rdata[25]
.sym 51075 soc.mem_rdata[31]
.sym 51076 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 51092 soc.cpu.next_pc[22]
.sym 51097 soc.cpu.next_pc[19]
.sym 51100 soc.cpu.next_pc[24]
.sym 51102 soc.cpu.next_pc[25]
.sym 51104 soc.cpu.next_pc[23]
.sym 51105 soc.cpu.next_pc[18]
.sym 51108 soc.cpu.next_pc[20]
.sym 51111 soc.cpu.next_pc[21]
.sym 51113 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 51115 soc.cpu.next_pc[18]
.sym 51117 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 51119 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 51121 soc.cpu.next_pc[19]
.sym 51123 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 51125 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 51128 soc.cpu.next_pc[20]
.sym 51129 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 51131 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 51134 soc.cpu.next_pc[21]
.sym 51135 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 51137 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 51140 soc.cpu.next_pc[22]
.sym 51141 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 51143 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 51146 soc.cpu.next_pc[23]
.sym 51147 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 51149 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 51151 soc.cpu.next_pc[24]
.sym 51153 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 51155 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 51158 soc.cpu.next_pc[25]
.sym 51159 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 51163 soc.cpu.reg_out[4]
.sym 51164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 51165 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 51166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 51167 soc.cpu.reg_out[2]
.sym 51168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 51169 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 51170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 51173 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 51174 soc.cpu.next_pc[19]
.sym 51175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 51176 soc.mem_rdata[29]
.sym 51177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 51178 soc.mem_rdata[24]
.sym 51183 iomem_ready_SB_LUT4_I1_O[0]
.sym 51187 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 51188 soc.mem_rdata[24]
.sym 51189 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 51190 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 51191 soc.cpu.next_pc[18]
.sym 51192 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 51193 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 51194 soc.mem_rdata[17]
.sym 51195 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 51196 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 51197 soc.cpu.next_pc[21]
.sym 51199 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 51205 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 51208 soc.cpu.next_pc[31]
.sym 51209 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 51210 soc.cpu.next_pc[30]
.sym 51219 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 51223 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 51224 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51225 soc.cpu.next_pc[27]
.sym 51228 soc.cpu.latched_is_lb
.sym 51229 soc.cpu.next_pc[26]
.sym 51230 soc.cpu.next_pc[29]
.sym 51231 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51232 soc.cpu.next_pc[28]
.sym 51233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 51234 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 51236 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 51239 soc.cpu.next_pc[26]
.sym 51240 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 51242 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 51245 soc.cpu.next_pc[27]
.sym 51246 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 51248 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 51250 soc.cpu.next_pc[28]
.sym 51252 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 51254 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 51257 soc.cpu.next_pc[29]
.sym 51258 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 51260 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 51263 soc.cpu.next_pc[30]
.sym 51264 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 51267 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 51268 soc.cpu.next_pc[31]
.sym 51269 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 51270 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 51273 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 51274 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 51275 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51276 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 51280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 51281 soc.cpu.latched_is_lb
.sym 51283 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51284 clk$SB_IO_IN_$glb_clk
.sym 51286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 51287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 51288 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 51289 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51290 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 51291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 51292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 51293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 51297 soc.cpu.next_pc[24]
.sym 51301 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 51304 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 51305 soc.mem_rdata[23]
.sym 51306 soc.cpu.next_pc[30]
.sym 51308 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 51311 soc.cpu.next_pc[22]
.sym 51312 soc.cpu.reg_out[29]
.sym 51313 soc.cpu.reg_out[21]
.sym 51314 soc.cpu.decoded_imm[5]
.sym 51315 soc.cpu.next_pc[26]
.sym 51316 soc.cpu.next_pc[29]
.sym 51317 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51319 soc.mem_rdata[29]
.sym 51320 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51321 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 51330 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51333 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 51336 soc.mem_rdata[20]
.sym 51337 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 51338 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51340 soc.mem_rdata[23]
.sym 51345 soc.mem_rdata[31]
.sym 51346 soc.mem_rdata[25]
.sym 51349 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51350 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 51351 soc.cpu.cpu_state[6]
.sym 51354 soc.mem_rdata[17]
.sym 51356 soc.cpu.latched_is_lh
.sym 51357 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51366 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51367 soc.mem_rdata[17]
.sym 51368 soc.cpu.cpu_state[6]
.sym 51369 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51372 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51373 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51374 soc.mem_rdata[23]
.sym 51375 soc.cpu.cpu_state[6]
.sym 51378 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51379 soc.mem_rdata[20]
.sym 51380 soc.cpu.cpu_state[6]
.sym 51381 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51384 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51385 soc.cpu.cpu_state[6]
.sym 51386 soc.mem_rdata[31]
.sym 51387 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51390 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51392 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 51393 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51397 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 51398 soc.cpu.latched_is_lh
.sym 51399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 51402 soc.mem_rdata[25]
.sym 51403 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51404 soc.cpu.cpu_state[6]
.sym 51405 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51406 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 51407 clk$SB_IO_IN_$glb_clk
.sym 51408 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51409 soc.cpu.decoded_imm[5]
.sym 51410 soc.cpu.decoded_imm[8]
.sym 51411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 51413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[2]
.sym 51414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 51415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 51416 soc.cpu.decoded_imm[7]
.sym 51422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 51426 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 51434 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 51435 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51436 soc.cpu.next_pc[27]
.sym 51437 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 51438 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 51439 soc.cpu.decoded_imm[11]
.sym 51440 soc.cpu.decoded_imm[7]
.sym 51441 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51442 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51443 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51444 soc.cpu.decoded_imm[8]
.sym 51450 soc.cpu.reg_out[23]
.sym 51452 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51453 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 51454 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 51458 soc.mem_rdata[24]
.sym 51459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 51460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 51462 soc.cpu.reg_out[25]
.sym 51464 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51465 soc.cpu.reg_out[21]
.sym 51466 soc.cpu.reg_out[18]
.sym 51467 soc.cpu.reg_out[22]
.sym 51468 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 51474 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 51475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 51476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 51477 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51478 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 51479 soc.cpu.cpu_state[6]
.sym 51483 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51485 soc.cpu.reg_out[23]
.sym 51486 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 51491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 51492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 51495 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51497 soc.cpu.reg_out[18]
.sym 51498 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 51501 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 51502 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 51503 soc.mem_rdata[24]
.sym 51504 soc.cpu.cpu_state[6]
.sym 51507 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 51509 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51510 soc.cpu.reg_out[25]
.sym 51513 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 51514 soc.cpu.reg_out[21]
.sym 51516 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51519 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51521 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 51522 soc.cpu.reg_out[22]
.sym 51525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 51526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 51530 clk$SB_IO_IN_$glb_clk
.sym 51531 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[2]
.sym 51537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[0]
.sym 51539 soc.cpu.decoded_imm[0]
.sym 51542 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 51544 soc.mem_rdata[19]
.sym 51545 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 51546 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 51549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 51550 soc.cpu.decoded_imm_j[5]
.sym 51552 soc.cpu.decoded_imm_j[8]
.sym 51553 soc.cpu.decoded_imm[8]
.sym 51555 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 51556 soc.cpu.next_pc[28]
.sym 51557 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 51558 soc.cpu.reg_out[19]
.sym 51559 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 51560 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 51561 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 51562 soc.cpu.instr_retirq
.sym 51563 soc.cpu.decoded_imm[0]
.sym 51564 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 51565 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 51566 soc.cpu.decoded_imm[12]
.sym 51567 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[27]
.sym 51575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[3]
.sym 51576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 51577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 51578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 51579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 51581 soc.cpu.reg_out[30]
.sym 51582 soc.cpu.cpu_state[3]
.sym 51583 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 51584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 51585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[2]
.sym 51586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 51589 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 51590 soc.cpu.reg_out[29]
.sym 51591 soc.cpu.reg_out[27]
.sym 51592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 51593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 51594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 51597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[2]
.sym 51598 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51599 soc.cpu.cpu_state[4]
.sym 51600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 51604 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 51606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 51608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 51612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 51613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 51614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 51618 soc.cpu.cpu_state[3]
.sym 51619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[27]
.sym 51620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[3]
.sym 51621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[2]
.sym 51624 soc.cpu.reg_out[29]
.sym 51625 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51627 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 51631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 51632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 51633 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 51636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[2]
.sym 51637 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 51638 soc.cpu.cpu_state[4]
.sym 51639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 51642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 51644 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51645 soc.cpu.reg_out[30]
.sym 51648 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 51649 soc.cpu.reg_out[27]
.sym 51651 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51653 clk$SB_IO_IN_$glb_clk
.sym 51654 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51656 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 51659 soc.cpu.reg_out[28]
.sym 51661 soc.cpu.next_pc[28]
.sym 51667 soc.cpu.decoded_imm[2]
.sym 51671 soc.cpu.decoded_imm[4]
.sym 51672 soc.cpu.decoded_imm[0]
.sym 51673 soc.cpu.decoded_imm[1]
.sym 51674 soc.mem_rdata[27]
.sym 51675 soc.cpu.decoded_imm[15]
.sym 51678 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[27]
.sym 51679 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 51680 soc.cpu.reg_out[27]
.sym 51681 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 51682 soc.cpu.instr_jalr
.sym 51683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 51684 soc.cpu.reg_out[24]
.sym 51685 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 51686 soc.cpu.reg_out[19]
.sym 51687 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51689 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 51690 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51696 soc.cpu.decoded_imm_j[9]
.sym 51700 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 51701 soc.cpu.decoded_imm_j[6]
.sym 51702 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51707 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 51709 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 51710 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 51711 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 51712 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51713 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51714 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51715 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 51716 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51717 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 51720 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51721 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 51722 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 51723 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51724 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51726 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 51727 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51729 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51730 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51731 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 51732 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51735 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51736 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51737 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51741 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 51743 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 51744 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 51747 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 51748 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51749 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 51750 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51753 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 51754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 51755 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51759 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 51760 soc.cpu.decoded_imm_j[9]
.sym 51761 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51762 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51765 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 51766 soc.cpu.decoded_imm_j[6]
.sym 51767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 51768 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51771 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 51772 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51773 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51774 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 51775 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51776 clk$SB_IO_IN_$glb_clk
.sym 51777 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 51778 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 51779 soc.cpu.cpuregs.regs.0.0_RADDR_2
.sym 51781 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 51782 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 51783 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51784 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 51790 soc.cpu.decoded_imm[16]
.sym 51791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 51793 soc.cpu.decoded_imm_j[7]
.sym 51795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51797 soc.cpu.mem_rdata_q[18]
.sym 51799 soc.cpu.decoded_imm_j[4]
.sym 51802 soc.cpu.decoded_imm[11]
.sym 51803 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51805 soc.cpu.reg_out[21]
.sym 51806 soc.cpu.reg_out[28]
.sym 51807 soc.cpu.next_pc[26]
.sym 51808 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 51809 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 51810 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51812 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51813 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 51819 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51821 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51824 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51827 soc.cpu.decoded_imm_j[5]
.sym 51828 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 51830 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 51833 soc.cpu.decoded_imm_j[3]
.sym 51835 soc.cpu.decoded_imm_j[7]
.sym 51837 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51838 soc.cpu.decoded_imm_j[2]
.sym 51841 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51842 soc.cpu.decoded_imm_j[6]
.sym 51845 soc.cpu.decoded_imm_j[4]
.sym 51846 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51847 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51849 soc.cpu.decoded_imm_j[8]
.sym 51851 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 51854 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51857 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51859 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51860 soc.cpu.decoded_imm_j[2]
.sym 51861 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51863 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51865 soc.cpu.decoded_imm_j[3]
.sym 51866 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51867 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51869 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51871 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51872 soc.cpu.decoded_imm_j[4]
.sym 51873 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51875 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51877 soc.cpu.decoded_imm_j[5]
.sym 51878 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51879 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51881 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51883 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 51884 soc.cpu.decoded_imm_j[6]
.sym 51885 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51887 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51889 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51890 soc.cpu.decoded_imm_j[7]
.sym 51891 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51893 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 51896 soc.cpu.decoded_imm_j[8]
.sym 51897 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51901 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 51902 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51903 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[0]
.sym 51904 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51905 soc.cpu.decoded_imm[22]
.sym 51906 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 51907 soc.cpu.decoded_imm[11]
.sym 51908 soc.cpu.decoded_imm[23]
.sym 51913 soc.cpu.decoded_imm_j[5]
.sym 51914 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 51915 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 51916 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 51917 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 51918 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 51919 soc.cpu.is_alu_reg_imm
.sym 51920 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 51921 soc.cpu.decoded_imm_j[3]
.sym 51922 soc.cpu.instr_retirq
.sym 51923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51924 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 51925 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 51926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 51927 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51928 soc.cpu.decoded_imm_j[6]
.sym 51929 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51930 soc.cpu.decoded_imm[11]
.sym 51932 soc.cpu.decoded_imm[14]
.sym 51933 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 51935 soc.cpu.decoded_imm_j[8]
.sym 51937 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51947 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51951 soc.cpu.decoded_imm_j[9]
.sym 51952 soc.cpu.decoded_imm_j[10]
.sym 51953 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 51954 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51955 soc.cpu.decoded_imm_j[11]
.sym 51957 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51959 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51960 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51961 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 51963 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51969 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 51970 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51971 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 51972 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 51974 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51976 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51977 soc.cpu.decoded_imm_j[9]
.sym 51978 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51980 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51982 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51983 soc.cpu.decoded_imm_j[10]
.sym 51984 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51986 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51988 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51989 soc.cpu.decoded_imm_j[11]
.sym 51990 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51992 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51994 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51995 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 51996 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51998 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 52000 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 52001 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 52002 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 52004 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 52006 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52007 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 52008 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 52010 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 52012 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 52013 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 52014 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 52016 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 52018 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 52019 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 52020 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 52024 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 52025 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52026 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52027 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 52028 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 52029 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 52030 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 52031 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 52036 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52037 soc.cpu.decoded_imm_j[9]
.sym 52038 soc.cpu.decoded_imm_j[10]
.sym 52040 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52041 soc.cpu.decoded_imm[23]
.sym 52042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52043 soc.cpu.decoded_imm_j[11]
.sym 52044 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 52045 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 52046 soc.cpu.mem_rdata_q[24]
.sym 52047 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[0]
.sym 52048 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 52049 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 52050 soc.cpu.decoded_imm[12]
.sym 52051 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 52052 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 52053 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 52054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52055 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 52056 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 52057 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[14]
.sym 52058 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 52059 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 52060 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 52067 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52070 soc.cpu.decoded_imm_j[20]
.sym 52072 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 52076 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 52077 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 52078 soc.cpu.decoded_imm_j[20]
.sym 52080 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 52084 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 52088 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 52089 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 52090 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 52094 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 52095 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 52097 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 52099 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 52100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 52101 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 52103 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 52105 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 52106 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 52107 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 52109 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 52111 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 52112 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52113 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 52115 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 52117 soc.cpu.decoded_imm_j[20]
.sym 52118 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 52119 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 52121 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 52123 soc.cpu.decoded_imm_j[20]
.sym 52124 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 52125 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 52127 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 52129 soc.cpu.decoded_imm_j[20]
.sym 52130 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 52131 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 52133 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 52135 soc.cpu.decoded_imm_j[20]
.sym 52136 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 52137 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 52139 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 52141 soc.cpu.decoded_imm_j[20]
.sym 52142 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 52143 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 52147 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 52148 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 52149 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52150 soc.cpu.decoded_imm[14]
.sym 52151 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52152 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52153 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 52154 soc.cpu.decoded_imm[12]
.sym 52159 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 52160 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 52161 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52162 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52163 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 52165 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52166 soc.cpu.decoded_imm_j[20]
.sym 52168 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 52170 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 52171 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 52172 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[18]
.sym 52173 soc.cpu.cpuregs.regs.0.0_RADDR
.sym 52174 soc.cpu.instr_jalr
.sym 52175 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 52176 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[20]
.sym 52177 soc.cpu.reg_out[24]
.sym 52178 soc.cpu.reg_out[19]
.sym 52180 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 52181 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 52182 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52183 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 52192 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52195 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 52197 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 52199 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52200 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 52205 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 52208 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 52210 soc.cpu.decoded_imm_j[20]
.sym 52213 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52216 soc.cpu.decoded_imm_j[20]
.sym 52218 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 52219 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 52220 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 52222 soc.cpu.decoded_imm_j[20]
.sym 52223 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52224 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 52226 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 52228 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 52229 soc.cpu.decoded_imm_j[20]
.sym 52230 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 52232 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 52234 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 52235 soc.cpu.decoded_imm_j[20]
.sym 52236 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 52238 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 52240 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 52241 soc.cpu.decoded_imm_j[20]
.sym 52242 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 52244 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 52246 soc.cpu.decoded_imm_j[20]
.sym 52247 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52248 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 52250 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 52252 soc.cpu.decoded_imm_j[20]
.sym 52253 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 52254 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 52257 soc.cpu.decoded_imm_j[20]
.sym 52258 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 52260 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 52264 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 52265 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 52266 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52267 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 52268 clk$SB_IO_IN_$glb_clk
.sym 52269 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52270 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52271 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52272 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 52273 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 52274 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52275 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 52276 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 52277 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[0]
.sym 52282 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 52285 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 52286 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52288 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52289 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52291 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 52292 soc.cpu.decoded_imm[13]
.sym 52293 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 52294 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52296 soc.cpu.decoded_imm_j[20]
.sym 52297 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 52298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52299 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 52300 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 52301 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52302 soc.cpu.decoded_imm_j[20]
.sym 52304 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52305 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 52311 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 52312 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52317 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52318 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 52319 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 52322 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[0]
.sym 52323 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 52324 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 52325 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52327 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[14]
.sym 52328 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52329 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 52331 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 52332 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 52333 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52335 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52336 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52337 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 52338 soc.cpu.reg_out[19]
.sym 52339 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 52340 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 52341 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[1]
.sym 52344 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52345 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 52346 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 52350 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52351 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52352 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 52353 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 52356 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 52357 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 52358 soc.cpu.reg_out[19]
.sym 52362 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 52363 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52364 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52365 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 52368 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 52369 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52370 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52374 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 52376 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 52377 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52380 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[14]
.sym 52381 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52382 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 52383 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52386 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52387 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 52388 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[1]
.sym 52389 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[0]
.sym 52390 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 52391 clk$SB_IO_IN_$glb_clk
.sym 52392 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52393 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 52394 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 52395 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 52396 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 52397 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 52398 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52399 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52400 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52405 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 52410 soc.cpu.cpu_state[1]
.sym 52412 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 52413 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52416 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52419 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52424 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 52425 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 52426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 52427 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 52428 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 52434 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 52436 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 52437 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[19]
.sym 52438 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 52439 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52441 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52442 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52444 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 52445 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52446 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[20]
.sym 52447 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52449 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 52453 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52454 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52456 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52457 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52458 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 52459 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 52460 soc.cpu.reg_out[24]
.sym 52461 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 52462 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52464 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 52467 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52468 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[19]
.sym 52469 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52470 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 52474 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52475 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52476 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 52479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 52481 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 52482 soc.cpu.reg_out[24]
.sym 52485 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52486 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 52487 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[20]
.sym 52488 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52491 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 52492 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52493 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52494 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 52497 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52498 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 52499 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 52503 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 52504 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52505 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52506 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52509 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52510 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52512 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 52513 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 52514 clk$SB_IO_IN_$glb_clk
.sym 52515 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52521 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 52523 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52528 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52530 soc.cpu.cpuregs_waddr[2]
.sym 52531 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 52533 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52534 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52535 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 52537 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52544 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 52545 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 52557 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52558 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52561 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 52562 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52565 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52566 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52568 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52569 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 52570 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 52572 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 52573 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 52574 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52576 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52577 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 52578 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 52579 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 52580 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52581 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 52584 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52586 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 52590 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52591 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 52592 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 52593 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52596 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52597 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 52598 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52599 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 52602 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52603 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52604 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 52605 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52608 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 52609 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 52610 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52611 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 52614 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 52615 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52616 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52617 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52620 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52621 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52622 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52623 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 52626 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52628 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 52629 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52632 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52633 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 52635 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 52636 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 52637 clk$SB_IO_IN_$glb_clk
.sym 52638 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52647 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52650 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52652 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52656 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52657 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 52664 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 52665 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 52683 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52698 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52713 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 52724 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 52758 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 52783 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52840 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52861 clk$SB_IO_IN_$glb_clk
.sym 52869 soc.spimemio.softreset
.sym 52879 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 52883 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52888 DBG[1]$SB_IO_OUT
.sym 52889 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 52890 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 52909 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 52911 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 52913 soc.simpleuart_reg_div_do[7]
.sym 52916 soc.simpleuart_reg_div_do[2]
.sym 52918 soc.simpleuart_reg_div_do[6]
.sym 52924 soc.simpleuart_reg_div_do[5]
.sym 52926 soc.spimemio.dout_data[5]
.sym 52927 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 52932 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 53026 soc.spimemio.dout_data[5]
.sym 53027 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 53028 soc.spimemio.dout_data[2]
.sym 53029 soc.spimemio.dout_data[0]
.sym 53031 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 53032 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 53033 soc.spimemio.dout_data[4]
.sym 53040 DBG[3]$SB_IO_OUT
.sym 53045 iomem_wdata[31]
.sym 53048 iomem_wdata[1]
.sym 53053 iomem_addr[16]
.sym 53057 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 53058 soc.simpleuart_reg_div_do[0]
.sym 53059 soc.spimemio.dout_data[5]
.sym 53060 soc.spimemio.dout_data[3]
.sym 53067 iomem_wdata[5]
.sym 53069 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 53071 iomem_wdata[0]
.sym 53072 iomem_wdata[4]
.sym 53073 iomem_wdata[7]
.sym 53075 iomem_wdata[6]
.sym 53077 iomem_wdata[2]
.sym 53082 iomem_wdata[3]
.sym 53088 iomem_wdata[1]
.sym 53100 iomem_wdata[0]
.sym 53108 iomem_wdata[1]
.sym 53112 iomem_wdata[7]
.sym 53118 iomem_wdata[2]
.sym 53127 iomem_wdata[6]
.sym 53130 iomem_wdata[4]
.sym 53136 iomem_wdata[3]
.sym 53143 iomem_wdata[5]
.sym 53146 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 53147 clk$SB_IO_IN_$glb_clk
.sym 53148 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53163 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 53164 soc.spimemio.dout_data[0]
.sym 53165 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 53166 soc.spimemio.dout_data[4]
.sym 53168 iomem_wdata[31]
.sym 53169 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53170 iomem_wdata[3]
.sym 53172 soc.spimemio.dout_data[2]
.sym 53174 soc.simpleuart_reg_div_do[24]
.sym 53176 soc.simpleuart_reg_div_do[19]
.sym 53180 soc.simpleuart_reg_div_do[4]
.sym 53182 soc.simpleuart_reg_div_do[3]
.sym 53184 soc.simpleuart_reg_div_do[13]
.sym 53191 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53192 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 53193 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 53194 soc.simpleuart_reg_div_do[6]
.sym 53195 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 53196 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 53197 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 53199 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 53200 soc.simpleuart_reg_div_do[7]
.sym 53201 soc.simpleuart_reg_div_do[2]
.sym 53202 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 53203 soc.simpleuart_reg_div_do[4]
.sym 53204 soc.simpleuart_reg_div_do[3]
.sym 53205 soc.simpleuart_reg_div_do[5]
.sym 53212 soc.simpleuart_reg_div_do[8]
.sym 53213 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 53214 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[0]
.sym 53215 soc.simpleuart.recv_divcnt[1]
.sym 53216 soc.simpleuart.recv_divcnt[2]
.sym 53217 soc.simpleuart.recv_divcnt[3]
.sym 53218 soc.simpleuart.recv_divcnt[4]
.sym 53219 soc.simpleuart.recv_divcnt[5]
.sym 53220 soc.simpleuart.recv_divcnt[6]
.sym 53221 soc.simpleuart.recv_divcnt[7]
.sym 53222 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 53224 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[0]
.sym 53225 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 53226 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 53228 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 53230 soc.simpleuart_reg_div_do[2]
.sym 53231 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 53232 soc.simpleuart.recv_divcnt[1]
.sym 53234 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 53236 soc.simpleuart_reg_div_do[3]
.sym 53237 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 53238 soc.simpleuart.recv_divcnt[2]
.sym 53240 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 53242 soc.simpleuart_reg_div_do[4]
.sym 53243 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 53244 soc.simpleuart.recv_divcnt[3]
.sym 53246 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 53248 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 53249 soc.simpleuart_reg_div_do[5]
.sym 53250 soc.simpleuart.recv_divcnt[4]
.sym 53252 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 53254 soc.simpleuart_reg_div_do[6]
.sym 53255 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 53256 soc.simpleuart.recv_divcnt[5]
.sym 53258 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 53260 soc.simpleuart_reg_div_do[7]
.sym 53261 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 53262 soc.simpleuart.recv_divcnt[6]
.sym 53264 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 53266 soc.simpleuart_reg_div_do[8]
.sym 53267 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 53268 soc.simpleuart.recv_divcnt[7]
.sym 53282 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 53287 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53290 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 53291 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 53293 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 53294 soc.simpleuart_reg_div_do[10]
.sym 53295 iomem_wdata[30]
.sym 53297 soc.simpleuart_reg_div_do[6]
.sym 53298 soc.simpleuart_reg_div_do[12]
.sym 53300 soc.simpleuart_reg_div_do[7]
.sym 53301 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53302 iomem_wstrb[3]
.sym 53304 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53306 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 53307 soc.simpleuart_reg_div_do[2]
.sym 53308 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 53313 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 53314 soc.simpleuart_reg_div_do[11]
.sym 53315 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 53316 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 53317 soc.simpleuart_reg_div_do[10]
.sym 53318 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[13]
.sym 53319 soc.simpleuart_reg_div_do[16]
.sym 53320 soc.simpleuart_reg_div_do[15]
.sym 53322 soc.simpleuart_reg_div_do[14]
.sym 53324 soc.simpleuart_reg_div_do[12]
.sym 53325 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[12]
.sym 53330 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 53331 soc.simpleuart_reg_div_do[13]
.sym 53332 soc.simpleuart_reg_div_do[9]
.sym 53335 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[14]
.sym 53336 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[15]
.sym 53337 soc.simpleuart.recv_divcnt[8]
.sym 53338 soc.simpleuart.recv_divcnt[9]
.sym 53339 soc.simpleuart.recv_divcnt[10]
.sym 53340 soc.simpleuart.recv_divcnt[11]
.sym 53341 soc.simpleuart.recv_divcnt[12]
.sym 53342 soc.simpleuart.recv_divcnt[13]
.sym 53343 soc.simpleuart.recv_divcnt[14]
.sym 53344 soc.simpleuart.recv_divcnt[15]
.sym 53345 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 53347 soc.simpleuart_reg_div_do[9]
.sym 53348 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 53349 soc.simpleuart.recv_divcnt[8]
.sym 53351 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 53353 soc.simpleuart_reg_div_do[10]
.sym 53354 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 53355 soc.simpleuart.recv_divcnt[9]
.sym 53357 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[10]
.sym 53359 soc.simpleuart_reg_div_do[11]
.sym 53360 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 53361 soc.simpleuart.recv_divcnt[10]
.sym 53363 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[11]
.sym 53365 soc.simpleuart_reg_div_do[12]
.sym 53366 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 53367 soc.simpleuart.recv_divcnt[11]
.sym 53369 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[12]
.sym 53371 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[12]
.sym 53372 soc.simpleuart_reg_div_do[13]
.sym 53373 soc.simpleuart.recv_divcnt[12]
.sym 53375 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[13]
.sym 53377 soc.simpleuart_reg_div_do[14]
.sym 53378 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[13]
.sym 53379 soc.simpleuart.recv_divcnt[13]
.sym 53381 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[14]
.sym 53383 soc.simpleuart_reg_div_do[15]
.sym 53384 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[14]
.sym 53385 soc.simpleuart.recv_divcnt[14]
.sym 53387 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[15]
.sym 53389 soc.simpleuart_reg_div_do[16]
.sym 53390 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[15]
.sym 53391 soc.simpleuart.recv_divcnt[15]
.sym 53403 iomem_addr[14]
.sym 53405 soc.simpleuart.recv_buf_data[1]
.sym 53406 iomem_addr[14]
.sym 53410 soc.simpleuart_reg_div_do[12]
.sym 53412 soc.simpleuart_reg_div_do[11]
.sym 53413 iomem_wdata[24]
.sym 53415 $PACKER_VCC_NET
.sym 53419 soc.spimemio.dout_data[5]
.sym 53421 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 53422 soc.simpleuart_reg_div_do[29]
.sym 53423 iomem_addr[16]
.sym 53424 soc.simpleuart.recv_pattern[0]
.sym 53425 soc.simpleuart.recv_pattern[1]
.sym 53427 soc.simpleuart.recv_pattern[5]
.sym 53428 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 53429 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 53430 soc.simpleuart_reg_div_do[5]
.sym 53431 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[15]
.sym 53437 soc.simpleuart_reg_div_do[20]
.sym 53438 soc.simpleuart_reg_div_do[23]
.sym 53441 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[21]
.sym 53444 soc.simpleuart_reg_div_do[24]
.sym 53445 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[17]
.sym 53446 soc.simpleuart_reg_div_do[19]
.sym 53447 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[19]
.sym 53448 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[20]
.sym 53450 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[22]
.sym 53451 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[23]
.sym 53452 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[16]
.sym 53454 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[18]
.sym 53455 soc.simpleuart_reg_div_do[17]
.sym 53456 soc.simpleuart_reg_div_do[22]
.sym 53457 soc.simpleuart_reg_div_do[18]
.sym 53458 soc.simpleuart_reg_div_do[21]
.sym 53460 soc.simpleuart.recv_divcnt[16]
.sym 53461 soc.simpleuart.recv_divcnt[17]
.sym 53462 soc.simpleuart.recv_divcnt[18]
.sym 53463 soc.simpleuart.recv_divcnt[19]
.sym 53464 soc.simpleuart.recv_divcnt[20]
.sym 53465 soc.simpleuart.recv_divcnt[21]
.sym 53466 soc.simpleuart.recv_divcnt[22]
.sym 53467 soc.simpleuart.recv_divcnt[23]
.sym 53468 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[16]
.sym 53470 soc.simpleuart_reg_div_do[17]
.sym 53471 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[16]
.sym 53472 soc.simpleuart.recv_divcnt[16]
.sym 53474 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[17]
.sym 53476 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[17]
.sym 53477 soc.simpleuart_reg_div_do[18]
.sym 53478 soc.simpleuart.recv_divcnt[17]
.sym 53480 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[18]
.sym 53482 soc.simpleuart_reg_div_do[19]
.sym 53483 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[18]
.sym 53484 soc.simpleuart.recv_divcnt[18]
.sym 53486 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[19]
.sym 53488 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[19]
.sym 53489 soc.simpleuart_reg_div_do[20]
.sym 53490 soc.simpleuart.recv_divcnt[19]
.sym 53492 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[20]
.sym 53494 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[20]
.sym 53495 soc.simpleuart_reg_div_do[21]
.sym 53496 soc.simpleuart.recv_divcnt[20]
.sym 53498 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[21]
.sym 53500 soc.simpleuart_reg_div_do[22]
.sym 53501 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[21]
.sym 53502 soc.simpleuart.recv_divcnt[21]
.sym 53504 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[22]
.sym 53506 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[22]
.sym 53507 soc.simpleuart_reg_div_do[23]
.sym 53508 soc.simpleuart.recv_divcnt[22]
.sym 53510 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[23]
.sym 53512 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[23]
.sym 53513 soc.simpleuart_reg_div_do[24]
.sym 53514 soc.simpleuart.recv_divcnt[23]
.sym 53525 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[31]
.sym 53533 iomem_wdata[26]
.sym 53534 soc.simpleuart_reg_div_do[15]
.sym 53535 iomem_addr[8]
.sym 53536 soc.spimemio_cfgreg_do[21]
.sym 53539 iomem_wdata[17]
.sym 53540 iomem_addr[8]
.sym 53541 soc.simpleuart_reg_div_do[20]
.sym 53542 soc.simpleuart_reg_div_do[22]
.sym 53543 soc.simpleuart_reg_div_do[0]
.sym 53544 soc.simpleuart_reg_div_do[21]
.sym 53545 soc.simpleuart_reg_div_do[16]
.sym 53546 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 53547 soc.spimemio.dout_data[5]
.sym 53548 soc.simpleuart_reg_div_do[17]
.sym 53549 iomem_addr[16]
.sym 53550 soc.simpleuart_reg_div_do[18]
.sym 53551 soc.simpleuart_reg_div_do[27]
.sym 53552 iomem_wdata[29]
.sym 53553 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 53554 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[23]
.sym 53559 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[24]
.sym 53560 soc.simpleuart_reg_div_do[25]
.sym 53562 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[27]
.sym 53563 soc.simpleuart_reg_div_do[28]
.sym 53568 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[25]
.sym 53569 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[26]
.sym 53571 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[28]
.sym 53572 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[29]
.sym 53573 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[30]
.sym 53574 soc.simpleuart_reg_div_do[29]
.sym 53575 soc.simpleuart_reg_div_do[27]
.sym 53580 soc.simpleuart_reg_div_do[26]
.sym 53582 soc.simpleuart_reg_div_do[30]
.sym 53583 soc.simpleuart.recv_divcnt[24]
.sym 53584 soc.simpleuart.recv_divcnt[25]
.sym 53585 soc.simpleuart.recv_divcnt[26]
.sym 53586 soc.simpleuart.recv_divcnt[27]
.sym 53587 soc.simpleuart.recv_divcnt[28]
.sym 53588 soc.simpleuart.recv_divcnt[29]
.sym 53589 soc.simpleuart.recv_divcnt[30]
.sym 53590 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 53591 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[24]
.sym 53593 soc.simpleuart_reg_div_do[25]
.sym 53594 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[24]
.sym 53595 soc.simpleuart.recv_divcnt[24]
.sym 53597 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[25]
.sym 53599 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[25]
.sym 53600 soc.simpleuart_reg_div_do[26]
.sym 53601 soc.simpleuart.recv_divcnt[25]
.sym 53603 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[26]
.sym 53605 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[26]
.sym 53606 soc.simpleuart_reg_div_do[27]
.sym 53607 soc.simpleuart.recv_divcnt[26]
.sym 53609 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[27]
.sym 53611 soc.simpleuart_reg_div_do[28]
.sym 53612 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[27]
.sym 53613 soc.simpleuart.recv_divcnt[27]
.sym 53615 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[28]
.sym 53617 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[28]
.sym 53618 soc.simpleuart_reg_div_do[29]
.sym 53619 soc.simpleuart.recv_divcnt[28]
.sym 53621 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[29]
.sym 53623 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[29]
.sym 53624 soc.simpleuart_reg_div_do[30]
.sym 53625 soc.simpleuart.recv_divcnt[29]
.sym 53627 $nextpnr_ICESTORM_LC_12$I3
.sym 53629 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[30]
.sym 53630 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 53631 soc.simpleuart.recv_divcnt[30]
.sym 53637 $nextpnr_ICESTORM_LC_12$I3
.sym 53641 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 53644 flash_csb_SB_LUT4_I3_O[0]
.sym 53645 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 53647 soc.simpleuart.recv_buf_data[2]
.sym 53649 iomem_addr[11]
.sym 53652 iomem_addr[11]
.sym 53653 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 53654 soc.simpleuart_reg_div_do[25]
.sym 53660 iomem_addr[3]
.sym 53664 iomem_addr[4]
.sym 53665 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 53667 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 53668 soc.simpleuart_reg_div_do[19]
.sym 53669 $PACKER_VCC_NET
.sym 53670 soc.simpleuart_reg_div_do[26]
.sym 53672 soc.simpleuart_reg_div_do[4]
.sym 53673 soc.simpleuart_reg_div_do[24]
.sym 53674 soc.simpleuart_reg_div_do[3]
.sym 53675 soc.simpleuart_reg_div_do[30]
.sym 53676 soc.simpleuart_reg_div_do[13]
.sym 53683 soc.simpleuart.recv_pattern[3]
.sym 53684 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 53689 soc.simpleuart.send_dummy
.sym 53690 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 53694 soc.simpleuart.recv_pattern[0]
.sym 53697 soc.simpleuart.recv_pattern[1]
.sym 53716 soc.simpleuart.recv_pattern[3]
.sym 53724 soc.simpleuart.recv_pattern[1]
.sym 53742 soc.simpleuart.recv_pattern[0]
.sym 53745 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 53747 soc.simpleuart.send_dummy
.sym 53761 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 53762 clk$SB_IO_IN_$glb_clk
.sym 53763 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53764 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I3_O[0]
.sym 53765 soc.simpleuart.send_dummy_SB_LUT4_I0_O[0]
.sym 53766 iomem_rdata_SB_LUT4_I3_1_O[0]
.sym 53767 flash_clk_SB_LUT4_I3_O[3]
.sym 53768 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I3_O[1]
.sym 53769 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O[3]
.sym 53770 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53771 soc.spimem_rdata[4]
.sym 53776 soc.simpleuart_reg_div_do[8]
.sym 53778 soc.simpleuart_reg_div_do[11]
.sym 53780 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 53783 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 53784 iomem_wdata[20]
.sym 53786 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53788 soc.simpleuart_reg_div_do[7]
.sym 53789 soc.simpleuart_reg_div_do[25]
.sym 53790 soc.simpleuart_reg_div_do[6]
.sym 53791 soc.simpleuart_reg_div_do[28]
.sym 53792 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53793 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53794 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 53796 soc.simpleuart.recv_buf_data[2]
.sym 53798 iomem_wstrb[3]
.sym 53799 soc.simpleuart_reg_div_do[2]
.sym 53806 iomem_wdata[22]
.sym 53807 iomem_wdata[17]
.sym 53809 UART_RX_SB_LUT4_I1_I2[0]
.sym 53810 iomem_wdata[20]
.sym 53813 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 53815 iomem_wdata[18]
.sym 53816 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53817 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 53818 flash_clk_SB_LUT4_I3_O[1]
.sym 53819 UART_RX_SB_LUT4_I1_I0[3]
.sym 53820 iomem_wdata[21]
.sym 53835 iomem_wdata[19]
.sym 53836 flash_clk_SB_LUT4_I3_O[2]
.sym 53839 iomem_wdata[22]
.sym 53847 iomem_wdata[21]
.sym 53853 iomem_wdata[20]
.sym 53859 iomem_wdata[17]
.sym 53865 iomem_wdata[18]
.sym 53869 flash_clk_SB_LUT4_I3_O[2]
.sym 53870 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 53871 flash_clk_SB_LUT4_I3_O[1]
.sym 53875 UART_RX_SB_LUT4_I1_I0[3]
.sym 53876 UART_RX_SB_LUT4_I1_I2[0]
.sym 53877 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 53880 iomem_wdata[19]
.sym 53884 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53885 clk$SB_IO_IN_$glb_clk
.sym 53886 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53887 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 53888 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 53889 iomem_rdata_SB_LUT4_I3_1_O[3]
.sym 53890 flash_clk_SB_LUT4_I3_O[0]
.sym 53891 iomem_rdata_SB_LUT4_I3_O[3]
.sym 53892 soc.simpleuart.recv_buf_data[6]
.sym 53893 soc.simpleuart.recv_buf_data[7]
.sym 53894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 53899 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 53901 iomem_wdata[18]
.sym 53902 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 53903 iomem_wdata[17]
.sym 53904 $PACKER_VCC_NET
.sym 53905 soc.simpleuart_reg_div_do[20]
.sym 53906 iomem_wdata[18]
.sym 53907 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 53909 soc.simpleuart_reg_div_do[18]
.sym 53910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 53911 soc.spimemio.dout_data[5]
.sym 53913 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 53914 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 53915 iomem_addr[16]
.sym 53916 iomem_addr[20]
.sym 53918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 53919 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 53920 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 53921 soc.simpleuart_reg_div_do[29]
.sym 53922 flash_clk_SB_LUT4_I3_O[2]
.sym 53930 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 53933 iomem_wdata[25]
.sym 53935 iomem_wdata[28]
.sym 53936 iomem_wdata[31]
.sym 53943 iomem_wdata[30]
.sym 53945 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 53949 iomem_wdata[24]
.sym 53955 iomem_wstrb[2]
.sym 53957 UART_RX_SB_LUT4_I1_I0[3]
.sym 53964 iomem_wdata[31]
.sym 53980 UART_RX_SB_LUT4_I1_I0[3]
.sym 53981 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 53982 iomem_wstrb[2]
.sym 53986 iomem_wdata[24]
.sym 53994 iomem_wdata[30]
.sym 54000 iomem_wdata[25]
.sym 54005 iomem_wdata[28]
.sym 54007 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54008 clk$SB_IO_IN_$glb_clk
.sym 54009 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54010 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 54011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54013 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 54014 soc.spimemio.buffer[16]
.sym 54015 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O[3]
.sym 54016 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 54017 iomem_rdata_SB_LUT4_I3_O[0]
.sym 54022 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 54023 iomem_addr[5]
.sym 54027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 54028 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 54029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54031 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 54032 iomem_addr[9]
.sym 54033 iomem_addr[7]
.sym 54035 soc.simpleuart_reg_div_do[27]
.sym 54036 soc.spimemio.dout_data[0]
.sym 54037 soc.simpleuart_reg_div_do[16]
.sym 54039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54040 soc.spimemio.dout_data[5]
.sym 54041 soc.simpleuart_reg_div_do[30]
.sym 54042 iomem_rdata_SB_DFFESR_Q_E
.sym 54043 UART_RX_SB_LUT4_I1_I0[3]
.sym 54044 iomem_wdata[29]
.sym 54045 iomem_addr[16]
.sym 54053 iomem_rdata_SB_DFFESR_Q_E
.sym 54060 gpio_in[0]
.sym 54063 UP_DWN$SB_IO_IN
.sym 54065 UART_RX_SB_LUT4_I1_I0[3]
.sym 54072 soc.simpleuart.recv_buf_data[1]
.sym 54076 iomem_wstrb[3]
.sym 54078 flash_clk_SB_LUT4_I3_O[1]
.sym 54079 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 54080 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54082 flash_clk_SB_LUT4_I3_O[2]
.sym 54085 UP_DWN$SB_IO_IN
.sym 54114 soc.simpleuart.recv_buf_data[1]
.sym 54115 flash_clk_SB_LUT4_I3_O[1]
.sym 54117 flash_clk_SB_LUT4_I3_O[2]
.sym 54120 gpio_in[0]
.sym 54126 UART_RX_SB_LUT4_I1_I0[3]
.sym 54128 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 54129 iomem_wstrb[3]
.sym 54130 iomem_rdata_SB_DFFESR_Q_E
.sym 54131 clk$SB_IO_IN_$glb_clk
.sym 54132 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54143 soc.cpu.cpu_state[6]
.sym 54146 iomem_addr[4]
.sym 54149 iomem_addr[6]
.sym 54150 iomem_addr[12]
.sym 54151 iomem_wdata[27]
.sym 54156 iomem_addr[5]
.sym 54157 soc.simpleuart_reg_div_do[26]
.sym 54159 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 54161 $PACKER_VCC_NET
.sym 54163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 54164 soc.simpleuart_reg_div_do[13]
.sym 54165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 54166 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54168 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54192 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54193 iomem_addr[2]
.sym 54194 iomem_wdata[27]
.sym 54198 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 54204 iomem_wdata[29]
.sym 54205 iomem_wdata[26]
.sym 54207 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54210 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 54219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 54222 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 54231 iomem_wdata[26]
.sym 54239 iomem_wdata[29]
.sym 54243 iomem_wdata[27]
.sym 54249 iomem_addr[2]
.sym 54253 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54254 clk$SB_IO_IN_$glb_clk
.sym 54255 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54262 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 54268 iomem_addr[6]
.sym 54269 iomem_addr[7]
.sym 54270 iomem_addr[3]
.sym 54271 soc.simpleuart_reg_div_do[16]
.sym 54273 soc.simpleuart_reg_div_do[17]
.sym 54275 soc.simpleuart_reg_div_do[19]
.sym 54276 iomem_addr[7]
.sym 54278 soc.simpleuart_reg_div_do[26]
.sym 54280 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 54284 soc.simpleuart_reg_div_do[28]
.sym 54285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 54287 soc.simpleuart_reg_div_do[29]
.sym 54289 soc.simpleuart_reg_div_do[27]
.sym 54298 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 54304 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 54313 iomem_addr[5]
.sym 54315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 54316 iomem_addr[8]
.sym 54317 iomem_addr[7]
.sym 54318 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 54319 iomem_addr[3]
.sym 54320 iomem_addr[6]
.sym 54322 iomem_addr[9]
.sym 54323 iomem_addr[4]
.sym 54324 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 54325 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 54327 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 54328 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 54329 $nextpnr_ICESTORM_LC_18$O
.sym 54331 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 54335 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 54338 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 54339 iomem_addr[3]
.sym 54341 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 54344 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 54345 iomem_addr[4]
.sym 54347 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 54349 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 54351 iomem_addr[5]
.sym 54353 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 54355 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 54357 iomem_addr[6]
.sym 54359 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 54362 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 54363 iomem_addr[7]
.sym 54365 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 54367 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 54369 iomem_addr[8]
.sym 54371 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 54373 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 54375 iomem_addr[9]
.sym 54386 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54392 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 54393 iomem_addr[12]
.sym 54394 soc.simpleuart_reg_div_do[24]
.sym 54396 soc.mem_rdata[24]
.sym 54398 iomem_addr[14]
.sym 54400 soc.mem_valid
.sym 54401 iomem_addr[10]
.sym 54403 soc.spimemio.dout_data[5]
.sym 54405 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 54406 iomem_addr[16]
.sym 54411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 54412 iomem_addr[20]
.sym 54413 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 54415 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 54421 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 54425 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 54426 iomem_addr[17]
.sym 54427 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 54428 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 54432 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 54433 $PACKER_VCC_NET
.sym 54434 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 54436 iomem_addr[15]
.sym 54439 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 54441 iomem_addr[14]
.sym 54443 iomem_addr[12]
.sym 54445 iomem_addr[11]
.sym 54446 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 54448 iomem_addr[10]
.sym 54451 iomem_addr[13]
.sym 54452 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 54454 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 54456 iomem_addr[10]
.sym 54458 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 54461 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 54462 iomem_addr[11]
.sym 54464 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 54466 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 54468 iomem_addr[12]
.sym 54470 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 54472 $PACKER_VCC_NET
.sym 54473 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 54474 iomem_addr[13]
.sym 54476 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 54478 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 54480 iomem_addr[14]
.sym 54482 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 54485 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 54486 iomem_addr[15]
.sym 54488 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 54490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 54494 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 54497 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 54498 iomem_addr[17]
.sym 54504 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54508 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 54509 iomem_addr[13]
.sym 54515 iomem_addr[4]
.sym 54519 iomem_addr[8]
.sym 54521 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 54522 iomem_addr[17]
.sym 54524 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 54525 iomem_addr[11]
.sym 54526 soc.mem_valid
.sym 54527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54528 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54529 soc.mem_rdata[22]
.sym 54530 iomem_addr[11]
.sym 54531 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 54532 iomem_addr[16]
.sym 54533 soc.cpu.cpuregs_raddr2[2]
.sym 54534 iomem_addr[10]
.sym 54535 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 54536 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54538 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 54543 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 54544 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 54547 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 54549 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 54550 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54553 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 54561 iomem_addr[21]
.sym 54562 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 54564 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 54567 iomem_addr[18]
.sym 54569 iomem_addr[24]
.sym 54570 iomem_addr[19]
.sym 54571 iomem_addr[20]
.sym 54572 iomem_addr[23]
.sym 54573 iomem_addr[22]
.sym 54575 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 54578 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 54579 iomem_addr[18]
.sym 54581 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 54584 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 54585 iomem_addr[19]
.sym 54587 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 54589 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 54591 iomem_addr[20]
.sym 54593 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 54596 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 54597 iomem_addr[21]
.sym 54599 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 54602 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 54603 iomem_addr[22]
.sym 54605 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 54608 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 54609 iomem_addr[23]
.sym 54611 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 54614 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 54615 iomem_addr[24]
.sym 54617 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 54620 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54625 iomem_addr[18]
.sym 54626 iomem_addr[16]
.sym 54627 iomem_addr[21]
.sym 54628 iomem_addr[19]
.sym 54629 iomem_addr[20]
.sym 54630 iomem_addr[23]
.sym 54631 iomem_addr[22]
.sym 54632 iomem_addr[15]
.sym 54642 iomem_addr[13]
.sym 54647 iomem_ready_SB_LUT4_I3_O[2]
.sym 54649 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54650 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54651 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 54653 iomem_addr[28]
.sym 54654 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 54655 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 54656 soc.cpu.cpuregs_raddr2[4]
.sym 54657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 54658 iomem_addr[18]
.sym 54660 iomem_addr[25]
.sym 54661 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 54673 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 54676 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54678 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 54680 $PACKER_VCC_NET
.sym 54681 iomem_addr[27]
.sym 54685 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 54686 iomem_addr[29]
.sym 54687 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 54688 iomem_addr[31]
.sym 54689 iomem_addr[26]
.sym 54690 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 54691 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 54694 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 54696 iomem_addr[30]
.sym 54698 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 54700 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 54702 iomem_addr[26]
.sym 54704 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 54706 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 54708 iomem_addr[27]
.sym 54710 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 54712 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54716 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 54719 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 54720 iomem_addr[29]
.sym 54722 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 54724 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 54726 iomem_addr[30]
.sym 54728 $nextpnr_ICESTORM_LC_19$I3
.sym 54731 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 54732 iomem_addr[31]
.sym 54734 $nextpnr_ICESTORM_LC_19$COUT
.sym 54736 $PACKER_VCC_NET
.sym 54738 $nextpnr_ICESTORM_LC_19$I3
.sym 54741 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 54743 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 54744 $nextpnr_ICESTORM_LC_19$COUT
.sym 54755 iomem_ready_SB_LUT4_I3_I1[6]
.sym 54761 soc.mem_rdata[26]
.sym 54763 soc.mem_rdata[25]
.sym 54765 iomem_addr[15]
.sym 54766 soc.mem_rdata[31]
.sym 54767 soc.mem_rdata[23]
.sym 54768 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 54769 iomem_addr[16]
.sym 54771 iomem_addr[21]
.sym 54772 soc.cpu.reg_out[4]
.sym 54773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 54774 soc.mem_rdata[31]
.sym 54775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 54776 iomem_addr[17]
.sym 54777 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 54778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 54780 iomem_addr[14]
.sym 54781 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54782 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 54789 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 54790 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 54791 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.sym 54792 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54794 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 54796 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 54797 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.sym 54798 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9]
.sym 54799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 54800 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 54801 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12]
.sym 54804 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15]
.sym 54805 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54806 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.sym 54808 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.sym 54812 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 54815 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 54816 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54819 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 54823 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 54824 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54825 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12]
.sym 54828 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.sym 54830 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 54831 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54835 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54836 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9]
.sym 54837 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 54840 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 54841 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 54846 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54847 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.sym 54848 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 54853 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54854 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 54855 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.sym 54858 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15]
.sym 54859 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 54861 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 54865 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54866 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.sym 54868 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54869 clk$SB_IO_IN_$glb_clk
.sym 54871 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 54873 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 54874 iomem_addr[24]
.sym 54875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[0]
.sym 54876 iomem_addr[25]
.sym 54877 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 54878 iomem_ready_SB_LUT4_I1_O[0]
.sym 54879 iomem_addr[10]
.sym 54885 iomem_addr[12]
.sym 54886 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 54887 iomem_addr[26]
.sym 54891 soc.mem_rdata[17]
.sym 54892 soc.cpu.mem_la_firstword_xfer
.sym 54893 iomem_addr[10]
.sym 54894 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 54895 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 54897 soc.mem_rdata[28]
.sym 54898 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 54899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 54902 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 54903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 54905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 54906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 54913 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 54914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 54915 soc.mem_rdata[28]
.sym 54917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 54918 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54923 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54924 soc.mem_rdata[29]
.sym 54926 soc.mem_rdata[24]
.sym 54928 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54930 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26]
.sym 54931 iomem_addr[30]
.sym 54932 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28]
.sym 54933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 54934 iomem_addr[29]
.sym 54935 soc.mem_rdata[26]
.sym 54936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 54938 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 54939 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27]
.sym 54941 iomem_addr[31]
.sym 54942 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54945 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 54947 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54948 soc.mem_rdata[26]
.sym 54951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 54952 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54953 soc.mem_rdata[29]
.sym 54954 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54958 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54959 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26]
.sym 54960 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 54963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 54965 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54966 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28]
.sym 54969 iomem_addr[29]
.sym 54970 iomem_addr[30]
.sym 54971 iomem_addr[31]
.sym 54975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 54976 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54977 soc.mem_rdata[24]
.sym 54978 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54981 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 54983 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27]
.sym 54984 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 54987 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 54988 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 54989 soc.mem_rdata[28]
.sym 54990 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 54991 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54992 clk$SB_IO_IN_$glb_clk
.sym 54994 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 54995 iomem_wstrb[3]
.sym 54996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 54997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 54998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 54999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 55000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 55001 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 55004 soc.cpu.decoded_imm[14]
.sym 55006 soc.mem_rdata[25]
.sym 55008 soc.mem_rdata[27]
.sym 55009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 55010 soc.mem_rdata[29]
.sym 55013 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 55017 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 55020 soc.cpu.cpuregs_raddr2[2]
.sym 55021 soc.mem_rdata[22]
.sym 55023 soc.mem_rdata[21]
.sym 55024 soc.cpu.cpuregs_raddr2[0]
.sym 55026 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55029 soc.mem_rdata[22]
.sym 55035 soc.mem_rdata[18]
.sym 55036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 55037 soc.mem_rdata[26]
.sym 55040 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 55042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 55043 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 55044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 55046 soc.mem_rdata[31]
.sym 55047 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 55051 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55052 soc.cpu.cpu_state[6]
.sym 55053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 55054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 55055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 55057 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 55058 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 55060 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55061 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55062 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 55065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 55066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 55068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 55069 soc.cpu.cpu_state[6]
.sym 55070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 55071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 55074 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55075 soc.mem_rdata[26]
.sym 55076 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 55080 soc.mem_rdata[31]
.sym 55081 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55082 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 55083 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 55086 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 55087 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55088 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 55089 soc.mem_rdata[31]
.sym 55092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 55093 soc.cpu.cpu_state[6]
.sym 55094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 55095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 55098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 55100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 55101 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55104 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55106 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55110 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 55111 soc.mem_rdata[18]
.sym 55112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 55113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 55115 clk$SB_IO_IN_$glb_clk
.sym 55116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 55118 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 55119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 55120 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 55121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 55122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 55123 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 55124 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55129 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 55130 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55135 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55136 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55137 UART_RX_SB_LUT4_I1_I0[3]
.sym 55138 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 55139 soc.mem_rdata[18]
.sym 55141 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55142 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 55144 soc.cpu.decoded_imm[7]
.sym 55145 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 55146 soc.cpu.decoded_imm[3]
.sym 55147 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55148 soc.cpu.cpuregs_raddr2[4]
.sym 55151 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 55152 soc.mem_rdata[30]
.sym 55159 soc.mem_rdata[20]
.sym 55160 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 55161 soc.mem_rdata[16]
.sym 55164 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55165 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55167 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 55168 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55169 soc.mem_rdata[28]
.sym 55170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 55171 soc.mem_rdata[24]
.sym 55172 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55173 soc.mem_rdata[26]
.sym 55174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 55176 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 55180 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55183 soc.mem_rdata[21]
.sym 55187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55188 soc.cpu.cpu_state[6]
.sym 55191 soc.mem_rdata[28]
.sym 55192 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55193 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 55194 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55197 soc.cpu.cpu_state[6]
.sym 55198 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55199 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55200 soc.mem_rdata[21]
.sym 55203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 55204 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55205 soc.mem_rdata[24]
.sym 55206 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55209 soc.mem_rdata[16]
.sym 55210 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 55211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 55212 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 55216 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55217 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55218 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55221 soc.cpu.cpu_state[6]
.sym 55222 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55223 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55224 soc.mem_rdata[26]
.sym 55227 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55228 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55229 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 55230 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55233 soc.mem_rdata[20]
.sym 55234 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 55235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 55236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 55241 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 55242 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 55244 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 55250 soc.cpu.decoded_imm[23]
.sym 55252 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 55253 soc.mem_rdata[20]
.sym 55257 soc.mem_rdata[16]
.sym 55258 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 55259 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 55263 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55264 soc.cpu.decoded_imm[1]
.sym 55266 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 55267 soc.cpu.decoded_imm[0]
.sym 55268 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 55269 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 55270 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 55272 soc.cpu.decoded_imm[5]
.sym 55273 soc.cpu.decoded_imm_j[7]
.sym 55274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 55275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 55283 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55284 soc.cpu.decoded_imm_j[8]
.sym 55285 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 55286 soc.mem_rdata[29]
.sym 55290 soc.cpu.decoded_imm_j[5]
.sym 55292 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55293 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 55294 soc.mem_rdata[19]
.sym 55297 soc.cpu.decoded_imm_j[7]
.sym 55298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55299 soc.mem_rdata[22]
.sym 55302 soc.cpu.cpu_state[6]
.sym 55303 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55306 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55307 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 55311 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55312 soc.mem_rdata[30]
.sym 55314 soc.cpu.decoded_imm_j[5]
.sym 55315 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55316 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55317 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 55320 soc.cpu.decoded_imm_j[8]
.sym 55321 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 55322 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55323 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55326 soc.mem_rdata[22]
.sym 55327 soc.cpu.cpu_state[6]
.sym 55328 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55329 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55338 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55339 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55340 soc.mem_rdata[19]
.sym 55341 soc.cpu.cpu_state[6]
.sym 55344 soc.cpu.cpu_state[6]
.sym 55345 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55346 soc.mem_rdata[29]
.sym 55347 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55350 soc.mem_rdata[30]
.sym 55351 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55352 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55353 soc.cpu.cpu_state[6]
.sym 55356 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55357 soc.cpu.decoded_imm_j[7]
.sym 55358 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 55359 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55360 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55361 clk$SB_IO_IN_$glb_clk
.sym 55362 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 55363 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 55364 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 55365 soc.cpu.decoded_imm[3]
.sym 55366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 55367 soc.cpu.decoded_imm[2]
.sym 55368 soc.cpu.decoded_imm[4]
.sym 55369 soc.cpu.decoded_imm[1]
.sym 55370 soc.cpu.decoded_imm[15]
.sym 55371 $PACKER_GND_NET
.sym 55374 $PACKER_GND_NET
.sym 55375 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 55377 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 55378 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 55379 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55384 soc.mem_rdata[25]
.sym 55385 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 55386 soc.mem_rdata[17]
.sym 55387 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55388 soc.cpu.decoded_imm[22]
.sym 55389 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55390 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55391 soc.cpu.decoded_imm[17]
.sym 55392 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55393 soc.cpu.decoded_imm_j[2]
.sym 55394 soc.mem_rdata[28]
.sym 55395 UART_RX_SB_LUT4_I1_I0[3]
.sym 55396 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 55398 soc.cpu.cpuregs_waddr[4]
.sym 55405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55406 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55410 soc.mem_rdata[28]
.sym 55412 soc.mem_rdata[27]
.sym 55416 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55417 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55422 soc.cpu.cpu_state[6]
.sym 55430 soc.cpu.cpu_state[6]
.sym 55431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55433 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 55437 soc.cpu.cpu_state[6]
.sym 55438 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55439 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55440 soc.mem_rdata[27]
.sym 55467 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55468 soc.mem_rdata[28]
.sym 55469 soc.cpu.cpu_state[6]
.sym 55470 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55479 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55481 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55482 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 55483 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55484 clk$SB_IO_IN_$glb_clk
.sym 55486 soc.cpu.decoded_imm[17]
.sym 55487 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[3]
.sym 55488 soc.cpu.decoded_imm[18]
.sym 55489 soc.cpu.decoded_imm[19]
.sym 55490 soc.cpu.decoded_imm[16]
.sym 55491 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 55492 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 55497 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55499 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55501 soc.cpu.mem_rdata_q[24]
.sym 55507 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 55509 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55510 soc.cpu.reg_out[28]
.sym 55511 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 55512 soc.cpu.cpuregs_raddr2[2]
.sym 55513 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 55514 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 55515 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 55516 soc.cpu.cpuregs_raddr2[0]
.sym 55518 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 55519 soc.cpu.decoded_imm[17]
.sym 55521 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55531 soc.cpu.reg_out[28]
.sym 55532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[0]
.sym 55539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 55541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 55546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 55549 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55558 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 55566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 55568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 55585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[0]
.sym 55586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 55596 soc.cpu.reg_out[28]
.sym 55598 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55599 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55608 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55609 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 55610 soc.cpu.cpuregs_raddr2[0]
.sym 55611 soc.cpu.cpuregs.regs.0.0_RADDR_1
.sym 55612 soc.cpu.compressed_instr
.sym 55613 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 55614 soc.cpu.cpuregs_raddr2[1]
.sym 55615 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 55616 soc.cpu.cpuregs_raddr2[2]
.sym 55622 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55624 soc.cpu.decoded_imm[19]
.sym 55628 soc.cpu.decoded_imm_j[8]
.sym 55631 soc.cpu.decoded_imm_j[6]
.sym 55632 soc.cpu.decoded_imm[18]
.sym 55633 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 55634 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55635 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 55636 soc.cpu.cpuregs_waddr[3]
.sym 55637 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 55638 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 55639 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55640 soc.cpu.cpuregs_raddr2[4]
.sym 55641 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 55643 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55644 soc.cpu.cpuregs_waddr[2]
.sym 55650 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 55653 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 55654 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 55655 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55657 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55658 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55659 soc.cpu.is_alu_reg_imm
.sym 55662 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 55663 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 55665 soc.cpu.instr_jalr
.sym 55668 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55670 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55672 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 55674 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 55678 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55679 soc.cpu.cpuregs_raddr2[1]
.sym 55680 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55683 soc.cpu.is_alu_reg_imm
.sym 55684 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 55685 soc.cpu.instr_jalr
.sym 55690 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55691 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 55692 soc.cpu.cpuregs_raddr2[1]
.sym 55702 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 55703 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55704 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 55708 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55709 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 55710 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55713 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 55714 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55715 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55716 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 55719 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 55720 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55722 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55729 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55731 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55732 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 55733 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 55734 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 55735 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 55736 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55737 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 55738 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[2]
.sym 55739 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 55744 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 55745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55748 soc.cpu.instr_retirq
.sym 55749 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 55751 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 55752 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55754 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 55756 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 55757 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 55758 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 55759 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 55761 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55762 soc.cpu.cpu_state[3]
.sym 55764 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55765 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 55773 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 55774 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 55775 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55776 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55777 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55778 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55781 soc.cpu.decoded_imm_j[11]
.sym 55782 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55783 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[10]
.sym 55784 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 55786 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55789 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 55790 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55791 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55792 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55793 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 55794 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55797 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55798 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55802 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 55803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55806 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55807 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55808 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 55809 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55812 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[10]
.sym 55813 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 55814 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55815 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55818 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55819 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55820 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 55824 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55825 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55826 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 55827 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55830 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 55831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55832 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55836 soc.cpu.decoded_imm_j[11]
.sym 55837 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 55839 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55842 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 55843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 55844 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55845 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55848 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55849 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55850 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55851 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 55852 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55854 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 55855 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 55856 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[3]
.sym 55857 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 55858 soc.cpu.cpuregs_raddr2[4]
.sym 55859 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 55861 soc.cpu.cpuregs.regs.1.0_RADDR
.sym 55862 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 55867 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 55869 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 55870 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 55874 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 55875 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55876 soc.cpu.cpuregs.regs.0.0_RADDR_3
.sym 55878 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 55879 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 55881 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55884 soc.cpu.decoded_imm[22]
.sym 55885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55886 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55888 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 55890 soc.cpu.cpuregs_waddr[4]
.sym 55897 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[17]
.sym 55898 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55900 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55901 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[21]
.sym 55902 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55903 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55905 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 55907 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55908 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 55910 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55911 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55912 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55913 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55915 soc.cpu.cpuregs_raddr2[4]
.sym 55917 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 55918 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 55920 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 55921 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55922 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55925 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 55927 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 55929 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 55930 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55931 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 55932 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55935 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[17]
.sym 55936 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55937 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55938 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 55941 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55942 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55943 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55944 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[21]
.sym 55947 soc.cpu.cpuregs_raddr2[4]
.sym 55948 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 55950 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55953 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 55954 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55955 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55956 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 55960 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55961 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 55962 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 55965 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55966 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 55968 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 55972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55974 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55975 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 55977 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55978 soc.cpu.decoded_imm[13]
.sym 55979 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 55980 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 55985 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 55991 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 55992 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55997 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 55998 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56000 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 56001 soc.cpu.decoded_imm_j[20]
.sym 56005 soc.cpu.decoded_imm_j[20]
.sym 56007 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 56009 soc.cpu.cpuregs_waddr[3]
.sym 56010 soc.cpu.reg_out[28]
.sym 56013 soc.cpu.cpuregs_waddr[4]
.sym 56020 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 56021 soc.cpu.decoded_imm_j[20]
.sym 56023 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 56025 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 56026 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 56028 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 56030 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56032 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[29]
.sym 56034 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 56035 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56036 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 56037 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56040 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56041 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[22]
.sym 56043 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 56045 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 56046 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56047 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56049 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56050 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56052 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56053 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 56054 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 56055 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56059 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 56060 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 56061 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56064 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[22]
.sym 56065 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56066 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56067 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 56070 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 56071 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 56072 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56076 soc.cpu.decoded_imm_j[20]
.sym 56077 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56079 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 56082 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 56083 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[29]
.sym 56084 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56085 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56088 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56089 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 56090 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56091 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56094 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56095 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 56096 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 56098 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 56103 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 56107 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56113 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56115 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 56116 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56117 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 56123 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 56125 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56127 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56128 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 56129 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 56130 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 56131 soc.cpu.cpuregs_waddr[2]
.sym 56132 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56133 soc.cpu.cpuregs_waddr[0]
.sym 56135 soc.cpu.cpuregs_waddr[3]
.sym 56142 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 56147 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 56148 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 56151 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56152 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56154 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56155 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 56156 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56158 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 56159 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 56160 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[26]
.sym 56162 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56164 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[30]
.sym 56165 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56166 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 56167 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56169 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 56170 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 56172 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56173 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[0]
.sym 56175 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 56176 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56177 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56178 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56181 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56182 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[26]
.sym 56183 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 56184 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56188 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 56189 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56190 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56193 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56195 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 56196 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[0]
.sym 56199 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[30]
.sym 56200 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 56201 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56202 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56205 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56206 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 56208 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 56212 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56213 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 56214 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 56217 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 56218 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 56219 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56221 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 56222 clk$SB_IO_IN_$glb_clk
.sym 56223 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56224 soc.cpu.cpuregs_waddr[1]
.sym 56225 soc.cpu.cpuregs_waddr[2]
.sym 56226 soc.cpu.cpuregs_waddr[0]
.sym 56227 soc.cpu.cpuregs_waddr[3]
.sym 56229 soc.cpu.cpuregs_waddr[4]
.sym 56233 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 56237 soc.cpu.is_alu_reg_imm
.sym 56238 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 56239 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 56241 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 56243 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56249 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 56250 soc.cpu.cpu_state[3]
.sym 56251 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56253 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56254 soc.cpu.cpu_state[3]
.sym 56257 soc.cpu.cpuregs_waddr[1]
.sym 56258 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 56259 soc.cpu.cpuregs_waddr[2]
.sym 56265 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[18]
.sym 56266 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56269 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56271 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56272 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 56273 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 56274 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56275 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 56276 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 56277 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56279 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56280 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56284 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 56285 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 56288 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 56289 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 56290 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 56292 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56294 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56296 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56298 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56299 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56300 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56301 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 56305 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56306 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 56307 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 56310 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56311 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 56312 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56313 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56316 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 56317 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56318 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56319 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 56322 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56323 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 56324 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 56328 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56329 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[18]
.sym 56330 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 56331 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56334 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56335 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 56336 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56337 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 56340 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56341 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 56342 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 56343 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56344 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 56345 clk$SB_IO_IN_$glb_clk
.sym 56346 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56360 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 56363 soc.cpu.instr_jalr
.sym 56366 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56367 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56369 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 56370 soc.cpu.cpuregs_waddr[0]
.sym 56371 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 56377 soc.cpu.cpuregs_waddr[4]
.sym 56393 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56399 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 56401 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56404 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56409 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 56411 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56451 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 56453 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 56454 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 56464 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56465 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 56466 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 56467 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]_$glb_ce
.sym 56468 clk$SB_IO_IN_$glb_clk
.sym 56469 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56477 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 56479 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 56480 COMM[3]$SB_IO_OUT
.sym 56486 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56512 SEG[1]$SB_IO_OUT
.sym 56514 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 56515 $PACKER_GND_NET
.sym 56518 SEG[1]$SB_IO_OUT
.sym 56528 $PACKER_GND_NET
.sym 56531 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 56538 SEG[1]$SB_IO_OUT
.sym 56569 soc.spimemio.din_tag[2]
.sym 56574 soc.spimemio.din_tag[0]
.sym 56576 soc.spimemio.din_tag[1]
.sym 56697 soc.spimemio.dout_tag[2]
.sym 56698 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 56700 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 56701 soc.spimemio.dout_tag[1]
.sym 56702 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 56703 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 56709 soc.spimemio.xfer_csb
.sym 56710 iomem_wdata[29]
.sym 56712 iomem_wdata[4]
.sym 56713 $PACKER_VCC_NET
.sym 56718 iomem_addr[16]
.sym 56732 DBG[0]$SB_IO_OUT
.sym 56735 soc.spimemio.dout_tag[1]
.sym 56739 soc.spimemio.dout_data[5]
.sym 56741 flash_io0_do_SB_LUT4_O_I2[2]
.sym 56743 soc.spimemio.dout_tag[2]
.sym 56745 flash_io0_di
.sym 56750 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 56751 flash_io1_di
.sym 56754 soc.spimemio.dout_data[4]
.sym 56757 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 56758 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 56759 UART_TX$SB_IO_OUT
.sym 56761 soc.spimemio.dout_tag[2]
.sym 56763 soc.spimemio.dout_data[0]
.sym 56781 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 56796 flash_io0_do_SB_LUT4_O_I2[2]
.sym 56801 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 56819 flash_io0_do_SB_LUT4_O_I2[2]
.sym 56821 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 56822 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 56854 clk$SB_IO_IN_$glb_clk
.sym 56855 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56857 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56859 soc.spimemio.din_rd
.sym 56866 soc.spimemio.dout_data[0]
.sym 56870 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 56871 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 56873 iomem_wdata[5]
.sym 56876 iomem_wdata[2]
.sym 56877 iomem_wdata[10]
.sym 56878 iomem_wdata[29]
.sym 56880 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 56881 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 56882 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 56884 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 56886 soc.spimemio.rd_wait
.sym 56887 flash_io3_di
.sym 56888 soc.spimemio.dout_data[5]
.sym 56899 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 56902 flash_io2_di
.sym 56904 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 56911 flash_io0_di
.sym 56912 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 56914 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 56915 soc.spimemio.dout_data[2]
.sym 56916 soc.spimemio.dout_data[3]
.sym 56917 flash_io1_di
.sym 56919 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 56923 soc.spimemio.dout_data[1]
.sym 56924 soc.spimemio.dout_data[0]
.sym 56926 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 56928 soc.spimemio.dout_data[4]
.sym 56930 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 56931 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 56933 soc.spimemio.dout_data[1]
.sym 56936 flash_io2_di
.sym 56937 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 56938 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 56939 soc.spimemio.dout_data[0]
.sym 56942 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 56943 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 56945 soc.spimemio.dout_data[1]
.sym 56949 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 56950 flash_io0_di
.sym 56951 flash_io1_di
.sym 56960 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 56961 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 56962 soc.spimemio.dout_data[3]
.sym 56963 soc.spimemio.dout_data[2]
.sym 56966 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 56967 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 56968 soc.spimemio.dout_data[4]
.sym 56969 soc.spimemio.dout_data[3]
.sym 56972 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 56973 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 56975 soc.spimemio.dout_data[0]
.sym 56976 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 56977 clk$SB_IO_IN_$glb_clk
.sym 56979 soc.simpleuart_reg_div_do[10]
.sym 56981 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 56982 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 56983 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 56985 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 56986 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 56991 iomem_wstrb[3]
.sym 56994 soc.spimemio.din_rd
.sym 56995 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 56996 iomem_wdata[9]
.sym 56997 $PACKER_VCC_NET
.sym 56998 flash_io2_di
.sym 57000 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57002 iomem_wdata[8]
.sym 57003 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 57004 soc.spimemio.dout_data[2]
.sym 57006 soc.spimemio.dout_data[0]
.sym 57008 soc.spimemio.dout_tag[1]
.sym 57009 soc.simpleuart.recv_pattern[7]
.sym 57011 soc.spimemio.buffer[5]
.sym 57012 soc.simpleuart_reg_div_do[10]
.sym 57013 soc.spimemio.buffer[0]
.sym 57014 soc.spimemio.dout_data[4]
.sym 57021 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 57022 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 57023 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 57028 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[0]
.sym 57032 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 57033 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 57034 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 57035 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 57036 soc.simpleuart_reg_div_do[0]
.sym 57039 soc.simpleuart_reg_div_do[2]
.sym 57040 soc.simpleuart_reg_div_do[6]
.sym 57042 soc.simpleuart_reg_div_do[3]
.sym 57043 soc.simpleuart_reg_div_do[5]
.sym 57045 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 57046 soc.simpleuart_reg_div_do[7]
.sym 57049 soc.simpleuart_reg_div_do[4]
.sym 57052 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 57054 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[0]
.sym 57055 soc.simpleuart_reg_div_do[0]
.sym 57058 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 57060 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 57061 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 57064 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 57066 soc.simpleuart_reg_div_do[2]
.sym 57067 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 57070 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 57072 soc.simpleuart_reg_div_do[3]
.sym 57073 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 57076 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[4]
.sym 57078 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 57079 soc.simpleuart_reg_div_do[4]
.sym 57082 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[5]
.sym 57084 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 57085 soc.simpleuart_reg_div_do[5]
.sym 57088 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[6]
.sym 57090 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 57091 soc.simpleuart_reg_div_do[6]
.sym 57094 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[7]
.sym 57096 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 57097 soc.simpleuart_reg_div_do[7]
.sym 57102 soc.spimemio.buffer[4]
.sym 57103 soc.spimemio.buffer[2]
.sym 57104 soc.spimemio.buffer[5]
.sym 57105 soc.spimemio.buffer[0]
.sym 57114 iomem_wdata[10]
.sym 57116 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57119 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 57121 iomem_addr[16]
.sym 57125 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 57126 soc.spimemio.dout_tag[2]
.sym 57127 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 57128 soc.spimemio.dout_data[0]
.sym 57129 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 57130 iomem_wstrb[1]
.sym 57131 soc.spimemio.dout_data[5]
.sym 57132 soc.spimemio_cfgreg_do[22]
.sym 57135 iomem_wstrb[1]
.sym 57136 soc.simpleuart_reg_div_do[15]
.sym 57137 soc.spimemio.buffer[2]
.sym 57138 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[7]
.sym 57143 soc.simpleuart_reg_div_do[10]
.sym 57149 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[14]
.sym 57150 soc.simpleuart_reg_div_do[13]
.sym 57151 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 57152 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 57153 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 57154 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 57155 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[12]
.sym 57156 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[13]
.sym 57157 soc.simpleuart_reg_div_do[11]
.sym 57158 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[15]
.sym 57161 soc.simpleuart_reg_div_do[8]
.sym 57162 soc.simpleuart_reg_div_do[15]
.sym 57166 soc.simpleuart_reg_div_do[9]
.sym 57170 soc.simpleuart_reg_div_do[12]
.sym 57171 soc.simpleuart_reg_div_do[14]
.sym 57175 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[8]
.sym 57177 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 57178 soc.simpleuart_reg_div_do[8]
.sym 57181 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[9]
.sym 57183 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 57184 soc.simpleuart_reg_div_do[9]
.sym 57187 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[10]
.sym 57189 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 57190 soc.simpleuart_reg_div_do[10]
.sym 57193 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[11]
.sym 57195 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 57196 soc.simpleuart_reg_div_do[11]
.sym 57199 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[12]
.sym 57201 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[12]
.sym 57202 soc.simpleuart_reg_div_do[12]
.sym 57205 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[13]
.sym 57207 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[13]
.sym 57208 soc.simpleuart_reg_div_do[13]
.sym 57211 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[14]
.sym 57213 soc.simpleuart_reg_div_do[14]
.sym 57214 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[14]
.sym 57217 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[15]
.sym 57219 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[15]
.sym 57220 soc.simpleuart_reg_div_do[15]
.sym 57225 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 57226 soc.spimemio_cfgreg_do[22]
.sym 57229 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 57231 soc.spimemio_cfgreg_do[21]
.sym 57234 iomem_addr[16]
.sym 57235 iomem_addr[16]
.sym 57238 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 57241 soc.spimemio.dout_data[5]
.sym 57245 soc.spimemio.dout_data[3]
.sym 57248 iomem_wdata[25]
.sym 57249 soc.spimemio.dout_data[0]
.sym 57250 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 57251 soc.simpleuart.recv_divcnt[31]
.sym 57252 soc.simpleuart_reg_div_do[9]
.sym 57254 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 57258 soc.simpleuart.recv_pattern[2]
.sym 57259 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57260 soc.spimemio.dout_data[4]
.sym 57261 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[15]
.sym 57266 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[16]
.sym 57268 soc.simpleuart_reg_div_do[19]
.sym 57269 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[19]
.sym 57270 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[20]
.sym 57272 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[22]
.sym 57273 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[23]
.sym 57275 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[17]
.sym 57276 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[18]
.sym 57278 soc.simpleuart_reg_div_do[20]
.sym 57279 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[21]
.sym 57286 soc.simpleuart_reg_div_do[18]
.sym 57289 soc.simpleuart_reg_div_do[16]
.sym 57292 soc.simpleuart_reg_div_do[17]
.sym 57294 soc.simpleuart_reg_div_do[22]
.sym 57296 soc.simpleuart_reg_div_do[21]
.sym 57297 soc.simpleuart_reg_div_do[23]
.sym 57298 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[16]
.sym 57300 soc.simpleuart_reg_div_do[16]
.sym 57301 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[16]
.sym 57304 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[17]
.sym 57306 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[17]
.sym 57307 soc.simpleuart_reg_div_do[17]
.sym 57310 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[18]
.sym 57312 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[18]
.sym 57313 soc.simpleuart_reg_div_do[18]
.sym 57316 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[19]
.sym 57318 soc.simpleuart_reg_div_do[19]
.sym 57319 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[19]
.sym 57322 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[20]
.sym 57324 soc.simpleuart_reg_div_do[20]
.sym 57325 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[20]
.sym 57328 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[21]
.sym 57330 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[21]
.sym 57331 soc.simpleuart_reg_div_do[21]
.sym 57334 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[22]
.sym 57336 soc.simpleuart_reg_div_do[22]
.sym 57337 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[22]
.sym 57340 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[23]
.sym 57342 soc.simpleuart_reg_div_do[23]
.sym 57343 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[23]
.sym 57348 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 57350 soc.spimemio.buffer[8]
.sym 57351 soc.spimemio.buffer[11]
.sym 57352 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 57353 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 57354 soc.spimemio.buffer[9]
.sym 57355 soc.spimemio.buffer[10]
.sym 57360 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1]
.sym 57361 soc.spimemio_cfgreg_do[21]
.sym 57364 soc.simpleuart_reg_div_do[19]
.sym 57369 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 57372 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57373 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 57374 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57375 flash_io3_di
.sym 57376 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57377 soc.spimemio.buffer[9]
.sym 57378 soc.spimemio.rd_wait
.sym 57379 soc.spimemio.buffer[4]
.sym 57380 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 57381 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57382 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 57383 iomem_wdata[22]
.sym 57384 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[23]
.sym 57389 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[24]
.sym 57391 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[26]
.sym 57392 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[27]
.sym 57394 soc.simpleuart_reg_div_do[25]
.sym 57395 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[30]
.sym 57396 soc.simpleuart_reg_div_do[29]
.sym 57398 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[25]
.sym 57401 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[28]
.sym 57402 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[29]
.sym 57404 soc.simpleuart_reg_div_do[28]
.sym 57405 soc.simpleuart_reg_div_do[27]
.sym 57406 soc.simpleuart_reg_div_do[26]
.sym 57409 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 57411 soc.simpleuart.recv_divcnt[31]
.sym 57412 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[31]
.sym 57417 soc.simpleuart_reg_div_do[24]
.sym 57419 soc.simpleuart_reg_div_do[30]
.sym 57421 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[24]
.sym 57423 soc.simpleuart_reg_div_do[24]
.sym 57424 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[24]
.sym 57427 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[25]
.sym 57429 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[25]
.sym 57430 soc.simpleuart_reg_div_do[25]
.sym 57433 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[26]
.sym 57435 soc.simpleuart_reg_div_do[26]
.sym 57436 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[26]
.sym 57439 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[27]
.sym 57441 soc.simpleuart_reg_div_do[27]
.sym 57442 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[27]
.sym 57445 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[28]
.sym 57447 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[28]
.sym 57448 soc.simpleuart_reg_div_do[28]
.sym 57451 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[29]
.sym 57453 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[29]
.sym 57454 soc.simpleuart_reg_div_do[29]
.sym 57457 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[30]
.sym 57459 soc.simpleuart_reg_div_do[30]
.sym 57460 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[30]
.sym 57463 $nextpnr_ICESTORM_LC_17$I3
.sym 57465 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 57466 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[31]
.sym 57467 soc.simpleuart.recv_divcnt[31]
.sym 57471 flash_io3_oe_SB_LUT4_I0_I2[2]
.sym 57472 soc.spimemio.rd_wait
.sym 57474 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57476 flash_csb_SB_LUT4_I3_O[3]
.sym 57477 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 57478 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 57482 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57490 soc.simpleuart_reg_div_do[25]
.sym 57492 soc.simpleuart_reg_div_do[28]
.sym 57496 soc.spimemio.buffer[5]
.sym 57497 soc.spimemio.dout_data[2]
.sym 57498 iomem_wstrb[2]
.sym 57499 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 57501 soc.simpleuart.recv_pattern[7]
.sym 57503 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 57504 soc.simpleuart_reg_div_do[10]
.sym 57505 soc.spimemio.buffer[0]
.sym 57506 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 57507 $nextpnr_ICESTORM_LC_17$I3
.sym 57514 iomem_wstrb[2]
.sym 57521 soc.simpleuart.recv_pattern[5]
.sym 57523 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57528 soc.simpleuart.recv_pattern[2]
.sym 57536 iomem_wstrb[1]
.sym 57542 iomem_wstrb[3]
.sym 57543 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57548 $nextpnr_ICESTORM_LC_17$I3
.sym 57564 soc.simpleuart.recv_pattern[5]
.sym 57569 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57570 iomem_wstrb[3]
.sym 57571 iomem_wstrb[2]
.sym 57572 iomem_wstrb[1]
.sym 57583 soc.simpleuart.recv_pattern[2]
.sym 57591 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57592 clk$SB_IO_IN_$glb_clk
.sym 57593 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57594 iomem_rdata_SB_LUT4_I3_1_O[1]
.sym 57595 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57596 soc.spimemio.config_cont_SB_LUT4_I0_I2[2]
.sym 57597 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57598 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 57600 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57601 soc.spimem_rdata[5]
.sym 57603 iomem_wstrb[3]
.sym 57604 iomem_wstrb[3]
.sym 57606 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 57608 soc.simpleuart_reg_div_do[5]
.sym 57609 soc.spimemio_cfgreg_do[19]
.sym 57611 flash_csb$SB_IO_OUT
.sym 57617 iomem_addr[20]
.sym 57618 soc.spimemio.buffer[2]
.sym 57619 iomem_wstrb[1]
.sym 57620 iomem_ready_SB_LUT4_I3_O[2]
.sym 57621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 57622 iomem_wstrb[1]
.sym 57623 soc.spimemio.dout_data[5]
.sym 57626 soc.simpleuart.recv_pattern[6]
.sym 57627 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 57628 soc.spimemio.dout_data[0]
.sym 57629 soc.simpleuart.recv_pattern[4]
.sym 57635 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I3_O[0]
.sym 57638 soc.simpleuart_reg_div_do[4]
.sym 57640 soc.simpleuart_reg_div_do[3]
.sym 57642 flash_clk$SB_IO_OUT
.sym 57643 soc.simpleuart_reg_div_do[0]
.sym 57644 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57645 flash_io3_di
.sym 57646 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57647 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I3_O[1]
.sym 57648 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O[3]
.sym 57649 soc.spimemio.buffer[4]
.sym 57650 flash_io0_di
.sym 57651 flash_clk_SB_LUT4_I3_O[1]
.sym 57655 soc.simpleuart.recv_buf_data[0]
.sym 57656 flash_clk_SB_LUT4_I3_O[2]
.sym 57659 soc.simpleuart.recv_buf_data[3]
.sym 57660 soc.simpleuart.send_dummy
.sym 57663 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57664 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57665 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57666 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 57668 flash_io0_di
.sym 57669 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57670 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57671 soc.simpleuart_reg_div_do[0]
.sym 57674 flash_clk_SB_LUT4_I3_O[2]
.sym 57675 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 57676 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 57677 soc.simpleuart.send_dummy
.sym 57680 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I3_O[0]
.sym 57681 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I3_O[1]
.sym 57682 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57686 soc.simpleuart_reg_div_do[4]
.sym 57687 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57688 flash_clk$SB_IO_OUT
.sym 57689 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57692 soc.simpleuart.recv_buf_data[0]
.sym 57693 flash_clk_SB_LUT4_I3_O[2]
.sym 57694 flash_clk_SB_LUT4_I3_O[1]
.sym 57698 flash_io3_di
.sym 57699 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57700 soc.simpleuart_reg_div_do[3]
.sym 57701 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57704 flash_clk_SB_LUT4_I3_O[1]
.sym 57705 soc.simpleuart.recv_buf_data[3]
.sym 57706 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O[3]
.sym 57707 flash_clk_SB_LUT4_I3_O[2]
.sym 57710 soc.spimemio.buffer[4]
.sym 57714 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 57715 clk$SB_IO_IN_$glb_clk
.sym 57717 soc.spimem_rdata[0]
.sym 57718 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 57719 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57720 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57721 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 57722 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 57723 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57724 iomem_rdata_SB_LUT4_I3_O[1]
.sym 57728 UART_RX_SB_LUT4_I1_I0[3]
.sym 57729 iomem_wdata[23]
.sym 57731 iomem_wdata[19]
.sym 57732 iomem_wdata[16]
.sym 57735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 57738 flash_clk$SB_IO_OUT
.sym 57739 soc.spimemio.rd_inc
.sym 57741 soc.simpleuart_reg_div_do[9]
.sym 57742 flash_clk_SB_LUT4_I3_O[2]
.sym 57743 iomem_addr[19]
.sym 57744 iomem_addr[13]
.sym 57745 soc.simpleuart_reg_div_do[14]
.sym 57746 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 57747 soc.cpu.instr_retirq
.sym 57748 soc.spimemio.dout_data[4]
.sym 57749 iomem_addr[18]
.sym 57750 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57751 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 57752 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 57758 flash_clk_SB_LUT4_I3_O[2]
.sym 57760 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57761 flash_clk_SB_LUT4_I3_O[0]
.sym 57764 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57766 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57767 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57769 flash_clk_SB_LUT4_I3_O[3]
.sym 57772 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57773 soc.simpleuart.recv_pattern[7]
.sym 57777 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57779 flash_clk_SB_LUT4_I3_O[1]
.sym 57780 iomem_ready_SB_LUT4_I3_O[2]
.sym 57782 iomem_rdata[1]
.sym 57786 soc.simpleuart.recv_pattern[6]
.sym 57788 iomem_rdata[0]
.sym 57789 soc.simpleuart.recv_pattern[4]
.sym 57791 flash_clk_SB_LUT4_I3_O[2]
.sym 57792 flash_clk_SB_LUT4_I3_O[0]
.sym 57793 flash_clk_SB_LUT4_I3_O[3]
.sym 57794 flash_clk_SB_LUT4_I3_O[1]
.sym 57797 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57798 iomem_ready_SB_LUT4_I3_O[2]
.sym 57805 iomem_ready_SB_LUT4_I3_O[2]
.sym 57806 iomem_rdata[0]
.sym 57812 soc.simpleuart.recv_pattern[4]
.sym 57815 iomem_ready_SB_LUT4_I3_O[2]
.sym 57816 iomem_rdata[1]
.sym 57823 soc.simpleuart.recv_pattern[6]
.sym 57829 soc.simpleuart.recv_pattern[7]
.sym 57833 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57834 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57835 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57836 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57837 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57838 clk$SB_IO_IN_$glb_clk
.sym 57839 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57840 soc.spimem_rdata[2]
.sym 57841 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 57842 soc.spimem_rdata[10]
.sym 57843 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57844 soc.spimem_rdata[9]
.sym 57845 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 57846 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 57847 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 57850 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 57858 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57861 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 57864 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57865 soc.spimemio.buffer[9]
.sym 57866 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 57868 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 57869 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 57870 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 57871 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57872 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 57873 soc.simpleuart_reg_div_do[22]
.sym 57874 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57875 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 57882 soc.simpleuart_reg_div_do[7]
.sym 57884 soc.simpleuart_reg_div_do[6]
.sym 57885 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57886 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 57887 soc.simpleuart.recv_buf_data[7]
.sym 57888 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 57889 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57890 soc.simpleuart.recv_buf_data[2]
.sym 57891 soc.simpleuart_reg_div_do[2]
.sym 57892 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 57893 flash_io2_di
.sym 57894 soc.simpleuart.recv_buf_data[6]
.sym 57895 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57896 flash_io1_di
.sym 57897 flash_clk_SB_LUT4_I3_O[1]
.sym 57899 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 57900 soc.spimemio.dout_data[0]
.sym 57901 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57902 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O[3]
.sym 57903 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57905 flash_clk_SB_LUT4_I3_O[2]
.sym 57908 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57909 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57911 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57914 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57915 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57916 flash_io1_di
.sym 57917 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 57920 flash_clk_SB_LUT4_I3_O[2]
.sym 57921 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 57922 soc.simpleuart_reg_div_do[6]
.sym 57923 soc.simpleuart.recv_buf_data[6]
.sym 57926 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 57927 soc.simpleuart_reg_div_do[7]
.sym 57928 soc.simpleuart.recv_buf_data[7]
.sym 57929 flash_clk_SB_LUT4_I3_O[2]
.sym 57932 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 57933 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57934 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57935 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57941 soc.spimemio.dout_data[0]
.sym 57944 flash_io2_di
.sym 57945 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57946 soc.simpleuart_reg_div_do[2]
.sym 57947 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57950 flash_clk_SB_LUT4_I3_O[1]
.sym 57951 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O[3]
.sym 57952 soc.simpleuart.recv_buf_data[2]
.sym 57953 flash_clk_SB_LUT4_I3_O[2]
.sym 57956 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57958 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 57959 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57960 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 57961 clk$SB_IO_IN_$glb_clk
.sym 57963 flash_clk_SB_LUT4_I3_O[2]
.sym 57964 flash_io1_oe_SB_LUT4_I2_O[2]
.sym 57965 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 57966 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 57967 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 57968 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 57969 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 57970 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[2]
.sym 57971 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 57976 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 57977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 57981 flash_io2_di
.sym 57984 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 57987 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 57988 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 57989 soc.cpu.decoded_imm[4]
.sym 57992 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 57993 iomem_addr[3]
.sym 57994 soc.spimemio.dout_data[2]
.sym 57995 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57996 flash_clk_SB_LUT4_I3_O[2]
.sym 57997 iomem_wstrb[2]
.sym 58019 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 58021 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 58023 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 58025 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 58027 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 58030 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 58032 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 58034 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 58036 $nextpnr_ICESTORM_LC_0$O
.sym 58039 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 58042 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 58045 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 58048 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 58050 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 58054 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 58057 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 58060 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 58062 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 58066 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 58069 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 58072 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 58074 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 58078 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 58081 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 58086 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[3]
.sym 58087 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 58088 iomem_rdata_SB_DFFESR_Q_E
.sym 58089 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 58090 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 58091 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 58092 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 58093 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 58105 flash_clk_SB_LUT4_I3_O[2]
.sym 58109 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 58111 iomem_ready_SB_LUT4_I3_O[2]
.sym 58112 iomem_wstrb[3]
.sym 58113 iomem_ready_SB_LUT4_I1_O[0]
.sym 58114 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 58115 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
.sym 58116 soc.spimemio.dout_data[5]
.sym 58117 iomem_addr[24]
.sym 58118 iomem_wstrb[1]
.sym 58119 soc.cpu.decoded_imm[1]
.sym 58120 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 58121 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 58122 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 58144 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 58145 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 58150 iomem_addr[16]
.sym 58151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 58154 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 58155 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 58156 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 58157 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 58158 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 58159 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[8]
.sym 58161 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 58165 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[9]
.sym 58168 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 58171 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[10]
.sym 58174 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 58177 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[11]
.sym 58179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 58183 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[12]
.sym 58185 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 58189 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[13]
.sym 58191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 58195 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[14]
.sym 58197 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 58199 iomem_addr[16]
.sym 58201 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[15]
.sym 58203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 58209 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 58210 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 58211 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 58212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58213 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 58214 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 58215 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 58216 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 58222 soc.spimemio.dout_data[5]
.sym 58223 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58225 iomem_addr[10]
.sym 58226 soc.spimemio.dout_data[0]
.sym 58228 iomem_addr[11]
.sym 58229 soc.simpleuart_reg_div_do[30]
.sym 58231 soc.mem_rdata[22]
.sym 58232 iomem_rdata_SB_DFFESR_Q_E
.sym 58233 iomem_addr[18]
.sym 58234 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 58235 iomem_addr[16]
.sym 58236 iomem_addr[13]
.sym 58237 soc.simpleuart_reg_div_do[14]
.sym 58238 soc.cpu.instr_retirq
.sym 58239 iomem_addr[19]
.sym 58240 iomem_addr[25]
.sym 58241 soc.spimemio.dout_data[4]
.sym 58242 flash_clk_SB_LUT4_I3_O[1]
.sym 58243 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 58244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 58245 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[15]
.sym 58257 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58261 iomem_addr[25]
.sym 58263 $PACKER_VCC_NET
.sym 58267 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 58268 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 58274 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58277 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58278 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 58279 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 58280 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 58282 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[16]
.sym 58284 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58288 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[17]
.sym 58291 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 58294 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[18]
.sym 58297 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 58300 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[19]
.sym 58302 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58306 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[20]
.sym 58308 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 58312 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[21]
.sym 58314 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 58318 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[22]
.sym 58320 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 58324 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[23]
.sym 58326 $PACKER_VCC_NET
.sym 58327 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58328 iomem_addr[25]
.sym 58332 iomem_ready_SB_LUT4_I3_O[2]
.sym 58333 soc.spimemio.buffer[21]
.sym 58334 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
.sym 58335 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 58336 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 58337 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 58338 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 58339 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58344 soc.simpleuart_reg_div_do[13]
.sym 58345 iomem_addr[18]
.sym 58347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58349 iomem_addr[25]
.sym 58352 iomem_addr[9]
.sym 58355 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 58356 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 58357 iomem_addr[22]
.sym 58358 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58359 iomem_addr[12]
.sym 58360 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 58361 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 58362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 58363 iomem_addr[10]
.sym 58364 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 58365 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 58366 soc.mem_rdata[22]
.sym 58367 iomem_addr[19]
.sym 58368 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[23]
.sym 58381 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58386 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 58389 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58390 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58391 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58392 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58397 iomem_addr[28]
.sym 58398 soc.mem_valid
.sym 58399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 58400 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58401 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58402 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58405 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[24]
.sym 58408 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58411 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[25]
.sym 58414 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58417 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[26]
.sym 58420 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58421 iomem_addr[28]
.sym 58423 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[27]
.sym 58426 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58429 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[28]
.sym 58431 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58435 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[29]
.sym 58437 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58442 soc.mem_valid
.sym 58445 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[29]
.sym 58448 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58450 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 58451 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 58452 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58453 clk$SB_IO_IN_$glb_clk
.sym 58455 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 58456 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 58457 soc.mem_rdata[28]
.sym 58458 soc.spimem_rdata[6]
.sym 58459 iomem_ready_SB_LUT4_I3_O[1]
.sym 58461 soc.spimem_rdata[28]
.sym 58462 soc.spimem_rdata[7]
.sym 58465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 58466 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 58469 iomem_addr[17]
.sym 58470 soc.simpleuart_reg_div_do[28]
.sym 58471 soc.simpleuart_reg_div_do[27]
.sym 58472 soc.mem_rdata[31]
.sym 58474 iomem_ready_SB_LUT4_I3_O[2]
.sym 58475 soc.simpleuart_reg_div_do[29]
.sym 58477 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58478 iomem_addr[14]
.sym 58479 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58480 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 58481 iomem_ready
.sym 58482 iomem_ready_SB_LUT4_I3_I1[6]
.sym 58483 iomem_addr[22]
.sym 58484 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58485 soc.cpu.decoded_imm[4]
.sym 58486 soc.spimemio.dout_data[2]
.sym 58487 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 58488 iomem_wstrb[2]
.sym 58489 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 58490 iomem_addr[13]
.sym 58496 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 58497 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 58498 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 58501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 58504 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 58507 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 58509 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 58510 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 58515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 58516 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 58517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 58518 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58519 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 58520 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 58521 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 58522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 58523 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58525 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58526 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58527 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 58529 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58530 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 58531 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 58535 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 58537 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 58538 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58541 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 58542 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58543 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 58547 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 58548 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58550 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 58553 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58554 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 58555 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 58559 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 58560 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58561 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 58565 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 58567 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 58572 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 58573 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 58574 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58575 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58576 clk$SB_IO_IN_$glb_clk
.sym 58580 iomem_ready_SB_LUT4_I1_O[1]
.sym 58581 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 58583 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 58584 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58585 iomem_ready
.sym 58588 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 58590 iomem_addr[18]
.sym 58591 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58592 iomem_addr[23]
.sym 58594 iomem_addr[16]
.sym 58596 iomem_addr[21]
.sym 58597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 58598 iomem_addr[19]
.sym 58599 soc.spimemio.dout_data[5]
.sym 58600 iomem_addr[20]
.sym 58601 soc.mem_rdata[28]
.sym 58602 iomem_wstrb[1]
.sym 58603 soc.cpu.decoded_imm[1]
.sym 58604 iomem_wstrb[3]
.sym 58605 iomem_ready_SB_LUT4_I1_O[0]
.sym 58606 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 58607 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58609 iomem_ready_SB_LUT4_I3_O[2]
.sym 58610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 58611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 58613 iomem_addr[24]
.sym 58622 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58631 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58635 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58639 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58644 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58646 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58648 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58651 $nextpnr_ICESTORM_LC_4$O
.sym 58653 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58657 iomem_ready_SB_LUT4_I3_I1[1]
.sym 58659 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58663 iomem_ready_SB_LUT4_I3_I1[2]
.sym 58666 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58669 iomem_ready_SB_LUT4_I3_I1[3]
.sym 58672 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58675 iomem_ready_SB_LUT4_I3_I1[4]
.sym 58678 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58681 iomem_ready_SB_LUT4_I3_I1[5]
.sym 58683 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58687 $nextpnr_ICESTORM_LC_5$I3
.sym 58690 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58697 $nextpnr_ICESTORM_LC_5$I3
.sym 58701 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58702 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 58703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 58704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 58705 iomem_wstrb[2]
.sym 58706 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 58707 iomem_wstrb[1]
.sym 58708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 58712 soc.cpu.cpuregs_waddr[1]
.sym 58719 soc.mem_rdata[21]
.sym 58721 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 58723 soc.mem_valid
.sym 58724 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 58725 soc.cpu.instr_retirq
.sym 58726 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58727 iomem_addr[25]
.sym 58728 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 58729 soc.mem_rdata[29]
.sym 58730 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 58731 UART_RX_SB_LUT4_I1_I0[3]
.sym 58735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 58736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 58742 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58743 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 58744 iomem_addr[28]
.sym 58745 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 58746 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 58747 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 58749 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 58751 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58752 soc.mem_rdata[30]
.sym 58754 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 58755 soc.mem_rdata[25]
.sym 58756 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58757 soc.mem_rdata[27]
.sym 58759 iomem_addr[26]
.sym 58760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 58761 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 58764 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.sym 58769 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 58772 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58773 iomem_addr[27]
.sym 58775 iomem_addr[28]
.sym 58776 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 58777 iomem_addr[27]
.sym 58778 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 58781 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58782 soc.mem_rdata[27]
.sym 58783 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 58787 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58788 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 58789 soc.mem_rdata[25]
.sym 58790 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 58794 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 58795 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58799 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58800 soc.mem_rdata[30]
.sym 58801 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58802 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 58805 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 58808 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.sym 58813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 58814 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 58817 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 58818 iomem_addr[27]
.sym 58819 iomem_addr[26]
.sym 58820 iomem_addr[28]
.sym 58821 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58822 clk$SB_IO_IN_$glb_clk
.sym 58824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 58825 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 58826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3[2]
.sym 58828 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 58829 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 58830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 58831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 58834 soc.cpu.cpuregs_waddr[2]
.sym 58836 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58837 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 58838 soc.mem_rdata[30]
.sym 58840 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 58841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 58842 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 58843 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 58844 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58845 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 58847 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 58849 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 58851 soc.mem_rdata[22]
.sym 58852 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 58853 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 58854 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 58855 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 58857 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 58858 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 58867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 58868 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 58869 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 58871 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58872 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 58873 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 58875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 58876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 58878 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 58879 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 58880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 58881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 58884 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3[2]
.sym 58886 soc.mem_rdata[23]
.sym 58887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 58889 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 58890 iomem_wstrb[3]
.sym 58892 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 58893 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58895 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 58896 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 58898 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 58899 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 58900 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 58901 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 58904 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 58905 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 58906 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 58907 iomem_wstrb[3]
.sym 58910 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 58911 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 58912 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58913 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 58918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 58919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 58922 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 58923 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58924 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 58925 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 58928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3[2]
.sym 58929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 58930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 58934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 58935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 58936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 58937 soc.mem_rdata[23]
.sym 58940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 58942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 58944 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 58945 clk$SB_IO_IN_$glb_clk
.sym 58947 soc.cpu.mem_16bit_buffer[4]
.sym 58948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 58949 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 58950 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 58951 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 58952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 58953 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 58954 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 58960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 58961 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58962 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 58963 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 58964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 58965 soc.mem_rdata[21]
.sym 58966 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 58968 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 58969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 58972 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 58974 soc.cpu.cpuregs_raddr2[3]
.sym 58975 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 58976 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 58977 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 58978 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 58979 soc.cpu.mem_do_rinst
.sym 58981 soc.cpu.decoded_imm[4]
.sym 58988 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 58990 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 58992 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 58993 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 58994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58997 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58998 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 59000 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 59001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 59002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 59003 soc.mem_rdata[22]
.sym 59004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 59005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 59006 soc.mem_rdata[30]
.sym 59008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 59012 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 59014 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 59015 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 59016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 59021 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 59022 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 59023 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 59027 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 59028 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 59029 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 59030 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 59034 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 59035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 59036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 59039 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 59040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 59042 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 59045 soc.mem_rdata[22]
.sym 59046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 59051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 59052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 59054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 59057 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 59058 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 59059 soc.mem_rdata[30]
.sym 59060 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59064 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 59066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 59070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 59071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 59072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 59073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 59074 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 59075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 59076 soc.cpu.mem_16bit_buffer[12]
.sym 59077 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 59080 soc.cpu.cpuregs_waddr[3]
.sym 59085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 59086 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 59087 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 59088 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59089 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59091 soc.mem_rdata[16]
.sym 59092 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 59093 UART_RX_SB_LUT4_I1_I0[3]
.sym 59094 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59095 soc.cpu.decoded_imm[1]
.sym 59096 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 59097 soc.cpu.decoded_imm[15]
.sym 59098 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 59099 soc.cpu.decoded_imm[13]
.sym 59100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59101 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 59102 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59103 soc.cpu.decoded_imm[3]
.sym 59104 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59113 soc.mem_rdata[25]
.sym 59115 soc.mem_rdata[17]
.sym 59123 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59124 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 59125 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 59126 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 59136 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 59137 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 59141 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 59150 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 59151 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 59152 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59153 soc.mem_rdata[25]
.sym 59156 soc.mem_rdata[17]
.sym 59159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 59168 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 59170 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 59171 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 59196 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59199 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 59205 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 59208 soc.mem_rdata[18]
.sym 59210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 59211 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59213 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59214 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59217 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59218 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 59220 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 59221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 59222 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 59223 UART_RX_SB_LUT4_I1_I0[3]
.sym 59224 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 59226 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59227 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 59228 soc.cpu.instr_retirq
.sym 59234 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 59235 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 59236 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59237 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 59238 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59239 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 59241 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59244 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59245 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 59246 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59247 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 59248 soc.cpu.mem_rdata_q[24]
.sym 59250 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59251 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59252 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59253 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 59254 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59255 soc.cpu.decoded_imm_j[4]
.sym 59256 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 59257 soc.cpu.decoded_imm_j[2]
.sym 59259 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59260 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59261 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59262 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59263 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59264 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59267 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59268 soc.cpu.decoded_imm_j[2]
.sym 59269 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 59270 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59274 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 59275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 59276 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59279 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59280 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59281 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59282 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 59285 soc.cpu.mem_rdata_q[24]
.sym 59286 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59287 soc.cpu.decoded_imm_j[4]
.sym 59288 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59291 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 59292 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59293 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59294 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59297 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59299 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59300 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 59303 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59304 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 59306 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 59309 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59310 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59311 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59312 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59313 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59314 clk$SB_IO_IN_$glb_clk
.sym 59315 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59316 soc.cpu.decoded_imm_j[6]
.sym 59317 soc.cpu.decoded_imm_j[3]
.sym 59318 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 59319 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 59320 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 59321 soc.cpu.decoded_imm_j[4]
.sym 59322 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 59323 soc.cpu.decoded_imm_j[7]
.sym 59329 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 59330 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59333 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 59335 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 59337 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59338 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 59339 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 59340 soc.cpu.decoded_imm[16]
.sym 59341 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 59343 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59344 soc.cpu.cpuregs_waddr[0]
.sym 59346 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59347 soc.cpu.decoded_imm[22]
.sym 59348 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59349 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59357 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 59358 soc.cpu.mem_rdata_q[16]
.sym 59359 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59363 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 59365 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[3]
.sym 59367 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59370 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59372 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 59373 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59375 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 59378 soc.cpu.mem_rdata_q[18]
.sym 59379 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59381 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59382 soc.cpu.decoded_imm_j[3]
.sym 59383 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 59384 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59385 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59387 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 59390 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59391 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 59392 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 59393 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59396 soc.cpu.mem_rdata_q[18]
.sym 59397 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59399 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59402 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[3]
.sym 59403 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59404 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 59405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59408 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59410 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59411 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59414 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 59415 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 59420 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59421 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 59422 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59423 soc.cpu.decoded_imm_j[3]
.sym 59426 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59427 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59428 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59429 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59432 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59433 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59434 soc.cpu.mem_rdata_q[16]
.sym 59435 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59436 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59437 clk$SB_IO_IN_$glb_clk
.sym 59438 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59439 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59440 soc.cpu.decoded_imm_j[2]
.sym 59441 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 59442 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59443 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59444 soc.cpu.instr_retirq
.sym 59445 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59446 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59451 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59455 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59456 soc.cpu.decoded_imm_j[7]
.sym 59457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59458 soc.cpu.mem_rdata_q[17]
.sym 59461 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 59462 soc.cpu.mem_rdata_q[16]
.sym 59463 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59464 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59466 soc.cpu.instr_retirq
.sym 59467 soc.cpu.mem_do_rinst
.sym 59468 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 59469 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 59470 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 59471 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59472 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 59473 soc.cpu.cpuregs_raddr2[3]
.sym 59485 soc.cpu.cpuregs_raddr2[1]
.sym 59488 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59492 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59495 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59496 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 59498 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59499 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59502 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59507 soc.cpu.cpuregs_waddr[1]
.sym 59508 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59509 soc.cpu.cpuregs_waddr[2]
.sym 59510 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59511 soc.cpu.cpuregs_raddr2[2]
.sym 59513 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59514 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59515 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59516 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59521 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59525 soc.cpu.cpuregs_raddr2[2]
.sym 59526 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59528 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59531 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59537 soc.cpu.cpuregs_waddr[2]
.sym 59538 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59539 soc.cpu.cpuregs_raddr2[2]
.sym 59540 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59546 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 59549 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 59550 soc.cpu.cpuregs_raddr2[1]
.sym 59551 soc.cpu.cpuregs_waddr[1]
.sym 59552 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59555 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59559 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59560 clk$SB_IO_IN_$glb_clk
.sym 59562 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 59563 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 59564 soc.cpu.cpuregs_raddr1[2]
.sym 59565 soc.cpu.cpuregs_raddr2[3]
.sym 59566 soc.cpu.decoded_imm_j[11]
.sym 59567 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 59568 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59569 soc.cpu.cpuregs_raddr1[0]
.sym 59576 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 59582 soc.cpu.compressed_instr
.sym 59583 soc.cpu.decoded_imm_j[2]
.sym 59584 soc.cpu.decoded_imm_j[10]
.sym 59586 soc.cpu.decoded_imm[13]
.sym 59587 soc.cpu.cpuregs_waddr[1]
.sym 59588 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59589 soc.cpu.compressed_instr
.sym 59590 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59592 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 59593 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 59594 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 59595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59596 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59597 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 59604 soc.cpu.cpuregs_raddr2[0]
.sym 59605 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 59607 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 59608 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 59609 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59611 soc.cpu.cpuregs_waddr[1]
.sym 59612 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[3]
.sym 59614 soc.cpu.cpuregs_waddr[3]
.sym 59615 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 59616 soc.cpu.cpuregs_waddr[0]
.sym 59617 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 59619 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 59621 soc.cpu.cpuregs_raddr1[2]
.sym 59623 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 59624 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 59627 soc.cpu.mem_do_rinst
.sym 59629 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 59630 soc.cpu.cpuregs_raddr2[3]
.sym 59631 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59632 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 59633 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[2]
.sym 59636 soc.cpu.cpuregs_raddr2[3]
.sym 59637 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59638 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 59642 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59644 soc.cpu.cpuregs_raddr2[0]
.sym 59645 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59648 soc.cpu.cpuregs_waddr[0]
.sym 59649 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[2]
.sym 59650 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[3]
.sym 59651 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 59655 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 59656 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59657 soc.cpu.cpuregs_raddr1[2]
.sym 59661 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 59663 soc.cpu.mem_do_rinst
.sym 59666 soc.cpu.cpuregs_raddr2[0]
.sym 59667 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59668 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59669 soc.cpu.cpuregs_waddr[0]
.sym 59672 soc.cpu.cpuregs_waddr[3]
.sym 59673 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 59674 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 59675 soc.cpu.cpuregs_waddr[1]
.sym 59678 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 59679 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 59680 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 59681 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 59683 clk$SB_IO_IN_$glb_clk
.sym 59685 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 59686 soc.cpu.cpuregs_raddr1[3]
.sym 59687 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 59688 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 59689 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 59690 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 59691 soc.cpu.cpuregs.regs.1.1_RDATA_13_SB_LUT4_O_I3[2]
.sym 59692 soc.cpu.cpuregs_raddr1[4]
.sym 59699 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59700 soc.cpu.cpuregs_waddr[3]
.sym 59701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59703 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 59704 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 59706 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 59707 soc.cpu.decoded_imm_j[20]
.sym 59710 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 59712 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59713 soc.cpu.cpu_state[3]
.sym 59714 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 59715 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 59716 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59717 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 59718 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59719 UART_RX_SB_LUT4_I1_I0[3]
.sym 59726 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 59728 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59729 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 59730 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59733 soc.cpu.cpuregs_raddr1[0]
.sym 59734 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 59736 soc.cpu.cpuregs_waddr[2]
.sym 59737 soc.cpu.cpuregs_raddr2[4]
.sym 59738 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59741 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 59748 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 59749 soc.cpu.cpuregs_raddr1[4]
.sym 59750 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 59751 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 59753 soc.cpu.cpuregs_waddr[3]
.sym 59756 soc.cpu.cpuregs_waddr[4]
.sym 59757 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 59759 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 59760 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59761 soc.cpu.cpuregs_raddr2[4]
.sym 59762 soc.cpu.cpuregs_waddr[4]
.sym 59765 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 59766 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 59767 soc.cpu.cpuregs_waddr[2]
.sym 59768 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 59771 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 59772 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 59773 soc.cpu.cpuregs_waddr[3]
.sym 59774 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 59780 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 59783 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59784 soc.cpu.cpuregs_raddr1[0]
.sym 59785 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 59795 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 59797 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59798 soc.cpu.cpuregs_raddr1[4]
.sym 59801 soc.cpu.cpuregs_waddr[4]
.sym 59802 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59803 soc.cpu.cpuregs_raddr1[4]
.sym 59804 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 59805 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59806 clk$SB_IO_IN_$glb_clk
.sym 59808 soc.cpu.cpuregs_raddr1[1]
.sym 59809 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 59810 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59811 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 59812 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59813 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59814 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 59815 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 59823 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 59824 soc.cpu.cpuregs_waddr[0]
.sym 59825 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 59831 soc.cpu.cpuregs_waddr[0]
.sym 59833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59834 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59835 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 59836 soc.cpu.cpuregs_waddr[0]
.sym 59838 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59842 soc.cpu.cpuregs_waddr[4]
.sym 59843 soc.cpu.instr_jalr
.sym 59851 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 59856 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59859 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 59860 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59861 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59862 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 59864 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 59866 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59867 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 59869 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59871 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59872 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59877 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59878 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59880 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59882 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 59883 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59884 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 59889 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59890 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59891 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59894 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59895 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 59896 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 59897 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59924 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 59925 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 59926 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59927 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 59928 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59929 clk$SB_IO_IN_$glb_clk
.sym 59930 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59931 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59932 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59933 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 59934 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 59935 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59936 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 59937 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 59938 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 59943 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 59946 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 59947 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 59949 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59957 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 59959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 59962 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 59963 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 59966 soc.cpu.decoded_rd[0]
.sym 59972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59980 UART_RX_SB_LUT4_I1_I0[3]
.sym 59981 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59985 soc.cpu.cpu_state[3]
.sym 59989 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59991 soc.cpu.cpu_state[1]
.sym 60017 soc.cpu.cpu_state[3]
.sym 60018 UART_RX_SB_LUT4_I1_I0[3]
.sym 60019 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60020 soc.cpu.cpu_state[1]
.sym 60041 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 60042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60054 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60055 soc.cpu.decoded_rd[1]
.sym 60056 soc.cpu.decoded_rd[2]
.sym 60057 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 60058 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 60059 soc.cpu.instr_jalr
.sym 60060 soc.cpu.decoded_rd[3]
.sym 60061 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 60068 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 60069 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 60076 UART_RX_SB_LUT4_I1_I0[3]
.sym 60081 soc.cpu.instr_jalr
.sym 60086 soc.cpu.cpuregs_waddr[1]
.sym 60089 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 60097 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 60102 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 60103 soc.cpu.decoded_rd[4]
.sym 60113 soc.cpu.decoded_rd[2]
.sym 60115 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 60117 soc.cpu.decoded_rd[3]
.sym 60118 soc.cpu.cpu_state[3]
.sym 60120 soc.cpu.decoded_rd[1]
.sym 60122 soc.cpu.cpu_state[3]
.sym 60123 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 60126 soc.cpu.decoded_rd[0]
.sym 60128 soc.cpu.decoded_rd[1]
.sym 60129 soc.cpu.cpu_state[3]
.sym 60130 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 60131 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 60134 soc.cpu.cpu_state[3]
.sym 60135 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 60136 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 60137 soc.cpu.decoded_rd[2]
.sym 60140 soc.cpu.decoded_rd[0]
.sym 60141 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 60142 soc.cpu.cpu_state[3]
.sym 60143 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 60146 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 60148 soc.cpu.cpu_state[3]
.sym 60149 soc.cpu.decoded_rd[3]
.sym 60158 soc.cpu.decoded_rd[4]
.sym 60160 soc.cpu.cpu_state[3]
.sym 60161 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 60174 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 60175 clk$SB_IO_IN_$glb_clk
.sym 60176 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60184 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 60189 soc.cpu.cpuregs_waddr[1]
.sym 60190 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 60191 soc.cpu.cpuregs_waddr[4]
.sym 60192 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 60194 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60195 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 60199 soc.cpu.decoded_rd[4]
.sym 60208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 60313 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 60330 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 60370 COMM[0]$SB_IO_OUT
.sym 60374 UART_TX$SB_IO_OUT
.sym 60394 UART_TX$SB_IO_OUT
.sym 60399 soc.spimemio.xfer.xfer_tag[0]
.sym 60403 soc.spimemio.xfer_csb
.sym 60405 soc.spimemio.xfer.xfer_tag[1]
.sym 60406 soc.spimemio.xfer.xfer_tag[2]
.sym 60410 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 60412 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 60434 DBG[0]$SB_IO_OUT
.sym 60447 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 60462 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 60466 soc.spimemio.state[11]
.sym 60468 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 60469 soc.spimemio.state[5]
.sym 60470 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60474 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 60506 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 60517 soc.spimemio.state[11]
.sym 60518 soc.spimemio.state[5]
.sym 60520 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 60521 clk$SB_IO_IN_$glb_clk
.sym 60522 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60527 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 60528 soc.spimemio.state[11]
.sym 60531 soc.spimemio.state[5]
.sym 60532 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 60533 soc.spimemio.state[8]
.sym 60534 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 60539 flash_io3_di
.sym 60544 iomem_wdata[0]
.sym 60545 iomem_wdata[19]
.sym 60547 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 60548 iomem_wdata[19]
.sym 60549 iomem_wdata[28]
.sym 60561 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60565 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60569 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 60570 UART_RX_SB_LUT4_I1_I0[3]
.sym 60571 soc.spimemio_cfgreg_do[21]
.sym 60573 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60581 soc.spimemio.dout_tag[1]
.sym 60582 soc.spimemio.state[5]
.sym 60583 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 60584 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 60586 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 60588 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 60589 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60590 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60591 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 60604 soc.spimemio.xfer.xfer_tag[0]
.sym 60606 soc.spimemio.softreset
.sym 60610 soc.spimemio.xfer.xfer_tag[1]
.sym 60611 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 60619 soc.spimemio.xfer.xfer_tag[2]
.sym 60620 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60621 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 60626 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 60627 UART_RX_SB_LUT4_I1_I0[3]
.sym 60629 soc.spimemio.state[11]
.sym 60632 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 60637 soc.spimemio.xfer.xfer_tag[2]
.sym 60643 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 60644 soc.spimemio.state[11]
.sym 60645 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 60646 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 60657 UART_RX_SB_LUT4_I1_I0[3]
.sym 60658 soc.spimemio.softreset
.sym 60663 soc.spimemio.xfer.xfer_tag[1]
.sym 60668 soc.spimemio.xfer.xfer_tag[0]
.sym 60673 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60676 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 60684 clk$SB_IO_IN_$glb_clk
.sym 60686 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 60687 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 60689 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 60690 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 60691 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 60692 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 60693 flash_io0_do_SB_LUT4_O_I2[2]
.sym 60701 iomem_wdata[28]
.sym 60703 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 60706 flash_io1_oe
.sym 60709 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 60711 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 60712 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 60713 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60715 soc.simpleuart_reg_div_do[10]
.sym 60717 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 60719 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 60720 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 60721 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 60728 $PACKER_VCC_NET
.sym 60730 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60738 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 60740 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60754 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 60767 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 60768 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60778 $PACKER_VCC_NET
.sym 60806 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 60807 clk$SB_IO_IN_$glb_clk
.sym 60808 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60809 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 60810 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 60811 soc.spimemio.state[7]
.sym 60812 soc.spimemio.state[10]
.sym 60813 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 60814 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 60815 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 60816 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 60820 iomem_ready_SB_LUT4_I3_O[2]
.sym 60822 flash_io0_di
.sym 60825 flash_io3_oe
.sym 60826 flash_io0_do_SB_LUT4_O_I2[2]
.sym 60828 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 60829 soc.spimemio.din_rd
.sym 60831 iomem_wstrb[1]
.sym 60834 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60835 soc.spimemio_cfgreg_do[22]
.sym 60836 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 60837 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 60838 iomem_wstrb[2]
.sym 60839 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60841 soc.spimemio.dout_data[6]
.sym 60843 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 60852 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 60855 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 60856 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60858 soc.spimemio.dout_tag[2]
.sym 60859 soc.spimemio.dout_tag[1]
.sym 60860 soc.spimemio.rd_wait
.sym 60861 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 60863 iomem_wdata[10]
.sym 60867 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 60868 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 60869 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 60871 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 60879 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 60883 iomem_wdata[10]
.sym 60896 soc.spimemio.rd_wait
.sym 60897 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 60898 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 60901 soc.spimemio.dout_tag[2]
.sym 60902 soc.spimemio.dout_tag[1]
.sym 60903 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 60904 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 60907 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60908 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 60919 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 60920 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 60921 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 60922 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 60925 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 60926 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 60927 soc.spimemio.rd_wait
.sym 60929 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 60930 clk$SB_IO_IN_$glb_clk
.sym 60931 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60932 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 60933 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 60934 soc.spimemio.dout_data[6]
.sym 60935 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 60936 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 60938 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 60939 soc.spimemio.dout_data[3]
.sym 60945 flash_io1_di
.sym 60946 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 60952 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 60954 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 60957 soc.spimemio_cfgreg_do[21]
.sym 60959 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 60960 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60961 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 60962 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 60963 soc.spimemio.dout_data[3]
.sym 60965 soc.spimemio.dout_data[1]
.sym 60967 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 60974 soc.spimemio.dout_data[5]
.sym 60980 soc.spimemio.dout_data[4]
.sym 60986 soc.spimemio.dout_data[2]
.sym 60988 soc.spimemio.dout_data[0]
.sym 61000 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 61009 soc.spimemio.dout_data[4]
.sym 61015 soc.spimemio.dout_data[2]
.sym 61019 soc.spimemio.dout_data[5]
.sym 61025 soc.spimemio.dout_data[0]
.sym 61052 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 61053 clk$SB_IO_IN_$glb_clk
.sym 61055 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 61056 soc.spimemio.buffer[3]
.sym 61057 soc.spimemio.buffer[1]
.sym 61058 soc.spimemio.buffer[7]
.sym 61059 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1]
.sym 61060 soc.spimemio.buffer[6]
.sym 61067 soc.spimemio.buffer[4]
.sym 61069 soc.spimemio.state[4]
.sym 61070 iomem_wdata[24]
.sym 61072 soc.spimemio.dout_data[5]
.sym 61073 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 61077 flash_io3_di
.sym 61078 $PACKER_VCC_NET
.sym 61080 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 61081 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 61082 soc.spimemio.buffer[10]
.sym 61083 soc.spimemio_cfgreg_do[21]
.sym 61084 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61085 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 61088 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61089 soc.spimemio_cfgreg_do[22]
.sym 61090 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 61100 soc.spimemio.dout_tag[2]
.sym 61101 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 61108 soc.spimemio.dout_tag[1]
.sym 61111 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 61119 iomem_wdata[22]
.sym 61123 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61125 iomem_wdata[21]
.sym 61129 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 61130 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 61131 soc.spimemio.dout_tag[2]
.sym 61132 soc.spimemio.dout_tag[1]
.sym 61135 iomem_wdata[22]
.sym 61153 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 61154 soc.spimemio.dout_tag[1]
.sym 61155 soc.spimemio.dout_tag[2]
.sym 61165 iomem_wdata[21]
.sym 61175 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61176 clk$SB_IO_IN_$glb_clk
.sym 61177 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61180 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 61181 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 61182 soc.spimemio.dout_data[1]
.sym 61184 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 61185 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61194 soc.spimemio_cfgreg_do[22]
.sym 61202 iomem_addr[17]
.sym 61204 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 61205 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 61206 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 61207 UART_RX_SB_LUT4_I1_I0[3]
.sym 61208 soc.spimemio.buffer[6]
.sym 61209 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61210 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61211 iomem_wdata[21]
.sym 61213 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 61221 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61223 soc.spimemio.dout_data[0]
.sym 61231 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 61232 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 61233 soc.spimemio.dout_data[3]
.sym 61234 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61241 soc.spimemio.dout_data[2]
.sym 61244 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 61247 soc.spimemio.dout_data[1]
.sym 61252 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61253 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 61254 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 61266 soc.spimemio.dout_data[0]
.sym 61272 soc.spimemio.dout_data[3]
.sym 61276 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 61277 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 61283 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 61285 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61289 soc.spimemio.dout_data[1]
.sym 61295 soc.spimemio.dout_data[2]
.sym 61298 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61299 clk$SB_IO_IN_$glb_clk
.sym 61301 soc.spimem_rdata[8]
.sym 61302 soc.spimem_rdata[11]
.sym 61303 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 61304 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 61305 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 61307 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 61308 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 61313 soc.spimemio.xfer.fetch
.sym 61314 soc.spimemio_cfgreg_do[22]
.sym 61321 soc.spimemio.din_data[1]
.sym 61322 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 61323 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 61328 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61332 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 61334 iomem_wstrb[2]
.sym 61335 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 61336 soc.spimemio.buffer[1]
.sym 61342 flash_clk_SB_LUT4_I3_O[2]
.sym 61343 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 61345 flash_csb_SB_LUT4_I3_O[0]
.sym 61346 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 61348 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 61350 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 61351 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 61352 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61353 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 61354 flash_clk_SB_LUT4_I3_O[1]
.sym 61355 flash_csb_SB_LUT4_I3_O[3]
.sym 61356 flash_csb$SB_IO_OUT
.sym 61357 soc.simpleuart_reg_div_do[5]
.sym 61358 soc.simpleuart_reg_div_do[8]
.sym 61360 soc.simpleuart_reg_div_do[11]
.sym 61366 soc.spimemio.rd_inc
.sym 61368 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 61371 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61375 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 61377 soc.simpleuart_reg_div_do[11]
.sym 61381 soc.spimemio.rd_inc
.sym 61393 flash_csb_SB_LUT4_I3_O[0]
.sym 61394 flash_clk_SB_LUT4_I3_O[2]
.sym 61395 flash_clk_SB_LUT4_I3_O[1]
.sym 61396 flash_csb_SB_LUT4_I3_O[3]
.sym 61405 flash_csb$SB_IO_OUT
.sym 61406 soc.simpleuart_reg_div_do[5]
.sym 61407 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 61408 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 61412 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61413 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 61414 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 61418 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 61419 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 61420 soc.simpleuart_reg_div_do[8]
.sym 61421 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 61422 clk$SB_IO_IN_$glb_clk
.sym 61423 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61424 soc.spimemio.rd_inc
.sym 61425 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 61426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 61427 flash_io3_oe_SB_LUT4_I0_O[3]
.sym 61428 flash_io3_oe_SB_LUT4_I0_O[0]
.sym 61429 flash_io3_oe_SB_LUT4_I0_O[2]
.sym 61430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 61431 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 61436 flash_clk_SB_LUT4_I3_O[2]
.sym 61437 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 61440 iomem_addr[18]
.sym 61442 flash_clk_SB_LUT4_I3_O[1]
.sym 61445 iomem_addr[13]
.sym 61446 iomem_addr[19]
.sym 61447 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 61448 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 61451 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 61452 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 61454 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 61455 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 61456 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61459 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 61468 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 61469 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 61470 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 61474 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 61475 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 61476 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 61478 soc.spimemio.buffer[5]
.sym 61481 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61482 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61483 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 61485 soc.simpleuart_reg_div_do[20]
.sym 61490 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 61492 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 61493 iomem_ready_SB_LUT4_I3_O[2]
.sym 61496 soc.spimem_rdata[5]
.sym 61498 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61499 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 61501 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61504 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61505 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61507 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 61510 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 61512 soc.simpleuart_reg_div_do[20]
.sym 61516 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61517 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61519 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 61522 soc.spimem_rdata[5]
.sym 61523 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61524 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61525 iomem_ready_SB_LUT4_I3_O[2]
.sym 61528 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 61529 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 61530 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 61531 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 61534 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61535 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61536 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 61543 soc.spimemio.buffer[5]
.sym 61544 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 61545 clk$SB_IO_IN_$glb_clk
.sym 61547 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61548 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61549 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 61550 soc.spimem_rdata[20]
.sym 61551 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 61552 soc.spimem_rdata[3]
.sym 61553 soc.mem_rdata[20]
.sym 61554 soc.spimem_rdata[1]
.sym 61563 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 61566 soc.spimemio.rd_inc
.sym 61571 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 61572 iomem_ready_SB_LUT4_I3_O[2]
.sym 61573 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 61574 soc.spimemio.buffer[10]
.sym 61575 soc.spimemio_cfgreg_do[21]
.sym 61576 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61577 iomem_ready_SB_LUT4_I3_O[2]
.sym 61578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 61579 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 61580 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61581 soc.spimemio_cfgreg_do[22]
.sym 61582 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61588 iomem_rdata_SB_LUT4_I3_1_O[1]
.sym 61589 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 61591 soc.spimemio.buffer[0]
.sym 61593 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 61596 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 61597 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 61598 iomem_rdata_SB_LUT4_I3_1_O[3]
.sym 61602 iomem_ready_SB_LUT4_I3_O[2]
.sym 61604 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61605 soc.simpleuart.send_dummy_SB_LUT4_I0_O[0]
.sym 61606 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 61607 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 61608 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 61609 soc.spimem_rdata[3]
.sym 61610 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 61611 soc.spimem_rdata[4]
.sym 61613 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61614 iomem_rdata_SB_LUT4_I3_1_O[0]
.sym 61615 iomem_rdata_SB_LUT4_I3_1_O[2]
.sym 61616 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61624 soc.spimemio.buffer[0]
.sym 61627 iomem_rdata_SB_LUT4_I3_1_O[0]
.sym 61628 iomem_rdata_SB_LUT4_I3_1_O[1]
.sym 61629 iomem_rdata_SB_LUT4_I3_1_O[3]
.sym 61630 iomem_rdata_SB_LUT4_I3_1_O[2]
.sym 61633 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61634 soc.spimem_rdata[4]
.sym 61635 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61636 iomem_ready_SB_LUT4_I3_O[2]
.sym 61639 soc.spimem_rdata[3]
.sym 61640 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61641 iomem_ready_SB_LUT4_I3_O[2]
.sym 61642 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61645 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 61646 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 61647 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 61648 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 61651 soc.simpleuart.send_dummy_SB_LUT4_I0_O[0]
.sym 61652 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 61653 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61654 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 61657 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61659 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61660 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 61663 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 61664 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61666 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61667 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 61668 clk$SB_IO_IN_$glb_clk
.sym 61670 soc.mem_rdata[19]
.sym 61671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 61672 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 61673 iomem_rdata_SB_LUT4_I3_1_O[2]
.sym 61674 iomem_rdata_SB_LUT4_I3_O[2]
.sym 61675 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 61676 soc.spimemio.buffer[20]
.sym 61677 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 61680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 61694 iomem_addr[17]
.sym 61695 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 61696 soc.spimemio.buffer[6]
.sym 61697 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 61698 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 61699 UART_RX_SB_LUT4_I1_I0[3]
.sym 61700 soc.simpleuart_reg_div_do[21]
.sym 61701 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 61702 soc.mem_rdata[20]
.sym 61703 soc.mem_rdata[19]
.sym 61705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 61711 iomem_ready_SB_LUT4_I3_O[2]
.sym 61712 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61713 soc.spimem_rdata[10]
.sym 61714 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 61715 soc.spimem_rdata[9]
.sym 61716 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 61718 iomem_rdata_SB_LUT4_I3_O[1]
.sym 61719 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61720 soc.spimemio.buffer[2]
.sym 61726 iomem_rdata_SB_LUT4_I3_O[0]
.sym 61727 soc.spimem_rdata[2]
.sym 61731 iomem_rdata_SB_LUT4_I3_O[3]
.sym 61734 soc.spimemio.buffer[10]
.sym 61735 soc.spimemio.buffer[9]
.sym 61738 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 61739 iomem_rdata_SB_LUT4_I3_O[2]
.sym 61742 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 61746 soc.spimemio.buffer[2]
.sym 61750 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 61751 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 61752 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 61753 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 61757 soc.spimemio.buffer[10]
.sym 61762 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61763 iomem_ready_SB_LUT4_I3_O[2]
.sym 61764 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61765 soc.spimem_rdata[2]
.sym 61771 soc.spimemio.buffer[9]
.sym 61774 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61775 iomem_ready_SB_LUT4_I3_O[2]
.sym 61776 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61777 soc.spimem_rdata[9]
.sym 61780 iomem_rdata_SB_LUT4_I3_O[0]
.sym 61781 iomem_rdata_SB_LUT4_I3_O[2]
.sym 61782 iomem_rdata_SB_LUT4_I3_O[3]
.sym 61783 iomem_rdata_SB_LUT4_I3_O[1]
.sym 61786 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61787 iomem_ready_SB_LUT4_I3_O[2]
.sym 61788 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61789 soc.spimem_rdata[10]
.sym 61790 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 61791 clk$SB_IO_IN_$glb_clk
.sym 61793 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 61794 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 61795 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 61796 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 61797 flash_io2_oe_SB_LUT4_I2_O[2]
.sym 61798 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 61799 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 61800 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 61805 iomem_ready_SB_LUT4_I3_O[2]
.sym 61812 iomem_ready_SB_LUT4_I3_O[2]
.sym 61817 soc.simpleuart_reg_div_do[25]
.sym 61818 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61819 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 61820 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 61821 iomem_wstrb[2]
.sym 61822 iomem_addr[2]
.sym 61823 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 61824 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 61825 iomem_ready_SB_LUT4_I1_O[0]
.sym 61826 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 61827 soc.mem_rdata[24]
.sym 61828 iomem_addr[2]
.sym 61835 soc.simpleuart_reg_div_do[9]
.sym 61837 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 61838 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 61839 soc.simpleuart_reg_div_do[22]
.sym 61841 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 61842 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[3]
.sym 61843 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 61845 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 61846 iomem_addr[2]
.sym 61848 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 61861 soc.simpleuart_reg_div_do[16]
.sym 61862 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 61863 soc.simpleuart_reg_div_do[19]
.sym 61865 iomem_ready_SB_LUT4_I1_O[0]
.sym 61867 iomem_ready_SB_LUT4_I1_O[0]
.sym 61868 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 61869 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 61870 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[3]
.sym 61873 soc.simpleuart_reg_div_do[9]
.sym 61874 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 61875 iomem_addr[2]
.sym 61876 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 61879 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 61880 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 61881 iomem_ready_SB_LUT4_I1_O[0]
.sym 61882 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 61885 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 61886 soc.simpleuart_reg_div_do[16]
.sym 61887 iomem_addr[2]
.sym 61888 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 61891 iomem_ready_SB_LUT4_I1_O[0]
.sym 61892 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 61893 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 61894 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 61897 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 61898 soc.simpleuart_reg_div_do[19]
.sym 61899 iomem_addr[2]
.sym 61900 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 61903 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 61904 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 61905 iomem_ready_SB_LUT4_I1_O[0]
.sym 61906 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 61909 iomem_addr[2]
.sym 61910 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 61911 soc.simpleuart_reg_div_do[22]
.sym 61912 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 61916 soc.mem_rdata[22]
.sym 61917 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61918 soc.spimem_rdata[24]
.sym 61919 soc.mem_rdata[24]
.sym 61920 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 61921 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 61922 soc.spimem_rdata[16]
.sym 61923 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 61927 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 61931 flash_clk_SB_LUT4_I3_O[1]
.sym 61933 iomem_addr[16]
.sym 61934 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 61936 iomem_addr[18]
.sym 61940 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 61941 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 61944 soc.spimemio.buffer[16]
.sym 61946 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 61947 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 61948 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 61949 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 61950 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 61951 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 61958 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 61961 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61963 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 61964 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 61966 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 61967 iomem_addr[3]
.sym 61970 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 61972 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 61975 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61978 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 61979 iomem_addr[24]
.sym 61980 iomem_addr[13]
.sym 61982 iomem_addr[2]
.sym 61983 iomem_ready_SB_LUT4_I1_O[0]
.sym 61984 iomem_addr[25]
.sym 61985 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
.sym 61986 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 61987 UART_RX_SB_LUT4_I1_I0[3]
.sym 61988 soc.mem_valid
.sym 61991 iomem_addr[3]
.sym 61992 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 61993 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 61996 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 61997 iomem_addr[25]
.sym 61998 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
.sym 61999 iomem_addr[24]
.sym 62002 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62003 UART_RX_SB_LUT4_I1_I0[3]
.sym 62004 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62009 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 62010 iomem_ready_SB_LUT4_I1_O[0]
.sym 62014 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 62015 iomem_addr[3]
.sym 62016 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 62017 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62020 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62021 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 62023 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 62026 iomem_addr[2]
.sym 62027 iomem_addr[3]
.sym 62028 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 62029 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62032 iomem_addr[13]
.sym 62033 soc.mem_valid
.sym 62034 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 62035 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 62039 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 62040 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 62041 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 62042 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 62043 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62044 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 62045 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62046 soc.spimemio.buffer[18]
.sym 62051 iomem_addr[22]
.sym 62053 iomem_addr[19]
.sym 62058 soc.mem_rdata[22]
.sym 62060 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62063 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 62064 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 62065 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 62066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62068 iomem_ready_SB_LUT4_I3_O[2]
.sym 62069 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 62070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 62071 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 62072 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62073 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 62074 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 62080 flash_clk_SB_LUT4_I3_O[2]
.sym 62084 iomem_addr[3]
.sym 62085 soc.simpleuart_reg_div_do[13]
.sym 62087 iomem_addr[9]
.sym 62088 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62089 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 62091 iomem_addr[6]
.sym 62093 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 62095 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62097 iomem_addr[11]
.sym 62098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62099 iomem_addr[8]
.sym 62101 iomem_addr[5]
.sym 62102 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62103 iomem_addr[2]
.sym 62104 flash_clk_SB_LUT4_I3_O[1]
.sym 62105 iomem_addr[4]
.sym 62106 iomem_addr[13]
.sym 62107 iomem_addr[10]
.sym 62108 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 62109 iomem_addr[7]
.sym 62110 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 62111 iomem_addr[12]
.sym 62113 flash_clk_SB_LUT4_I3_O[2]
.sym 62114 flash_clk_SB_LUT4_I3_O[1]
.sym 62116 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 62120 iomem_addr[10]
.sym 62121 iomem_addr[11]
.sym 62122 iomem_addr[12]
.sym 62125 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62126 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 62127 iomem_addr[3]
.sym 62131 soc.simpleuart_reg_div_do[13]
.sym 62132 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62133 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62137 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 62139 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 62140 iomem_addr[13]
.sym 62145 iomem_addr[5]
.sym 62146 iomem_addr[4]
.sym 62150 iomem_addr[5]
.sym 62151 iomem_addr[4]
.sym 62152 iomem_addr[2]
.sym 62155 iomem_addr[9]
.sym 62156 iomem_addr[6]
.sym 62157 iomem_addr[8]
.sym 62158 iomem_addr[7]
.sym 62162 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 62163 soc.spimem_rdata[21]
.sym 62164 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[3]
.sym 62165 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 62166 iomem_ready_SB_LUT4_I3_O[0]
.sym 62167 soc.spimem_rdata[31]
.sym 62168 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 62169 soc.spimem_rdata[18]
.sym 62174 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62175 iomem_addr[3]
.sym 62176 iomem_addr[22]
.sym 62177 iomem_addr[6]
.sym 62178 iomem_addr[8]
.sym 62179 iomem_addr[13]
.sym 62180 iomem_addr[3]
.sym 62181 iomem_addr[4]
.sym 62182 soc.spimemio.dout_data[2]
.sym 62183 iomem_addr[9]
.sym 62186 iomem_addr[17]
.sym 62187 soc.mem_rdata[20]
.sym 62188 soc.spimemio.buffer[6]
.sym 62190 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 62191 soc.mem_rdata[19]
.sym 62192 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 62193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 62194 soc.mem_rdata[20]
.sym 62195 soc.mem_rdata[28]
.sym 62196 soc.simpleuart_reg_div_do[23]
.sym 62197 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 62203 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62204 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 62205 iomem_ready_SB_LUT4_I1_O[0]
.sym 62208 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 62209 soc.simpleuart_reg_div_do[28]
.sym 62210 iomem_addr[17]
.sym 62211 soc.simpleuart_reg_div_do[14]
.sym 62212 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 62213 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 62214 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 62215 iomem_addr[14]
.sym 62216 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 62217 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62218 soc.spimemio.dout_data[5]
.sym 62219 iomem_addr[18]
.sym 62225 iomem_ready
.sym 62226 iomem_ready_SB_LUT4_I3_I1[6]
.sym 62227 soc.mem_valid
.sym 62228 iomem_addr[16]
.sym 62229 iomem_addr[21]
.sym 62230 iomem_addr[19]
.sym 62231 iomem_addr[20]
.sym 62232 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62233 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 62234 iomem_addr[15]
.sym 62237 iomem_ready_SB_LUT4_I3_I1[6]
.sym 62238 iomem_ready
.sym 62239 soc.mem_valid
.sym 62243 soc.spimemio.dout_data[5]
.sym 62248 iomem_addr[18]
.sym 62249 iomem_addr[21]
.sym 62250 iomem_addr[19]
.sym 62251 iomem_addr[20]
.sym 62254 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 62255 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 62256 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 62257 iomem_ready_SB_LUT4_I1_O[0]
.sym 62260 soc.simpleuart_reg_div_do[28]
.sym 62261 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 62262 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62263 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62266 iomem_addr[14]
.sym 62267 iomem_addr[16]
.sym 62268 iomem_addr[17]
.sym 62269 iomem_addr[15]
.sym 62273 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 62274 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 62278 soc.simpleuart_reg_div_do[14]
.sym 62279 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62280 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 62281 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62282 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 62283 clk$SB_IO_IN_$glb_clk
.sym 62285 soc.mem_rdata[29]
.sym 62286 soc.spimem_rdata[27]
.sym 62287 soc.mem_rdata[26]
.sym 62288 soc.spimem_rdata[25]
.sym 62289 soc.mem_rdata[23]
.sym 62290 soc.spimem_rdata[29]
.sym 62291 soc.mem_rdata[27]
.sym 62292 soc.mem_rdata[25]
.sym 62297 iomem_ready_SB_LUT4_I3_O[2]
.sym 62299 soc.spimemio.dout_data[7]
.sym 62301 iomem_ready_SB_LUT4_I1_O[0]
.sym 62304 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 62306 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 62308 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 62309 soc.spimemio.buffer[7]
.sym 62310 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62311 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 62312 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 62313 soc.mem_valid
.sym 62314 soc.mem_rdata[27]
.sym 62315 soc.spimem_rdata[7]
.sym 62316 iomem_ready_SB_LUT4_I1_O[0]
.sym 62317 iomem_wstrb[2]
.sym 62318 soc.mem_rdata[29]
.sym 62319 soc.mem_rdata[24]
.sym 62320 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62326 iomem_ready_SB_LUT4_I3_O[2]
.sym 62327 soc.spimemio.buffer[7]
.sym 62331 iomem_addr[23]
.sym 62332 iomem_addr[22]
.sym 62334 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 62335 soc.spimemio.dout_data[4]
.sym 62336 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
.sym 62338 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 62339 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 62340 soc.spimem_rdata[28]
.sym 62348 soc.spimemio.buffer[6]
.sym 62355 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 62356 soc.spimemio.dout_data[2]
.sym 62357 iomem_addr[13]
.sym 62360 iomem_addr[23]
.sym 62361 iomem_addr[22]
.sym 62365 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 62366 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 62367 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
.sym 62368 iomem_addr[13]
.sym 62371 iomem_ready_SB_LUT4_I3_O[2]
.sym 62372 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 62373 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 62374 soc.spimem_rdata[28]
.sym 62380 soc.spimemio.buffer[6]
.sym 62386 soc.spimemio.dout_data[2]
.sym 62395 soc.spimemio.dout_data[4]
.sym 62401 soc.spimemio.buffer[7]
.sym 62405 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 62406 clk$SB_IO_IN_$glb_clk
.sym 62408 soc.mem_valid
.sym 62413 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 62414 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 62415 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 62419 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 62424 iomem_addr[15]
.sym 62427 soc.mem_rdata[29]
.sym 62429 UART_RX_SB_LUT4_I1_I0[3]
.sym 62430 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 62431 soc.spimemio.dout_data[4]
.sym 62432 soc.mem_rdata[26]
.sym 62434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62435 soc.spimem_rdata[6]
.sym 62436 soc.mem_rdata[23]
.sym 62437 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 62439 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62441 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 62442 soc.mem_rdata[25]
.sym 62443 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 62456 iomem_ready_SB_LUT4_I3_I1[6]
.sym 62459 iomem_ready_SB_LUT4_I1_O[1]
.sym 62462 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 62464 iomem_ready
.sym 62467 UART_RX_SB_LUT4_I1_I0[3]
.sym 62468 iomem_addr[24]
.sym 62469 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62470 iomem_addr[25]
.sym 62471 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62472 iomem_ready_SB_LUT4_I1_O[0]
.sym 62473 soc.mem_valid
.sym 62475 iomem_addr[26]
.sym 62476 iomem_addr[24]
.sym 62478 iomem_addr[25]
.sym 62495 soc.mem_valid
.sym 62496 iomem_ready
.sym 62497 iomem_ready_SB_LUT4_I3_I1[6]
.sym 62500 iomem_addr[26]
.sym 62502 iomem_ready_SB_LUT4_I1_O[1]
.sym 62503 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 62512 iomem_addr[24]
.sym 62514 iomem_addr[25]
.sym 62518 iomem_addr[25]
.sym 62519 iomem_ready_SB_LUT4_I1_O[0]
.sym 62520 iomem_addr[24]
.sym 62521 iomem_ready_SB_LUT4_I1_O[1]
.sym 62527 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62528 UART_RX_SB_LUT4_I1_I0[3]
.sym 62529 clk$SB_IO_IN_$glb_clk
.sym 62530 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62531 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 62532 soc.mem_rdata[30]
.sym 62533 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[3]
.sym 62534 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62535 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 62536 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 62537 soc.spimem_rdata[30]
.sym 62538 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 62541 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 62548 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 62552 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 62553 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 62557 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 62558 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 62559 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 62560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62561 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 62562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 62564 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 62566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62572 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 62573 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 62574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 62575 iomem_ready_SB_LUT4_I3_O[2]
.sym 62576 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62577 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 62578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 62580 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62582 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 62583 iomem_ready_SB_LUT4_I3_O[2]
.sym 62584 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62585 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 62586 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 62587 soc.spimem_rdata[7]
.sym 62588 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62589 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 62590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62592 iomem_wstrb[2]
.sym 62593 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 62594 iomem_wstrb[1]
.sym 62595 soc.spimem_rdata[6]
.sym 62596 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62597 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 62599 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62603 UART_RX_SB_LUT4_I1_I0[3]
.sym 62605 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62606 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62607 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 62608 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 62611 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 62612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 62613 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62614 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62617 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 62618 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 62619 UART_RX_SB_LUT4_I1_I0[3]
.sym 62623 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 62624 soc.spimem_rdata[7]
.sym 62625 iomem_ready_SB_LUT4_I3_O[2]
.sym 62626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62629 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 62630 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 62631 iomem_wstrb[2]
.sym 62632 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 62637 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 62641 iomem_wstrb[1]
.sym 62642 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 62643 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 62644 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 62647 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 62648 iomem_ready_SB_LUT4_I3_O[2]
.sym 62649 soc.spimem_rdata[6]
.sym 62650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 62651 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62652 clk$SB_IO_IN_$glb_clk
.sym 62654 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 62655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 62656 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 62658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 62659 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62660 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 62666 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 62669 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 62671 soc.cpu.mem_do_rinst
.sym 62672 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 62675 soc.mem_rdata[30]
.sym 62677 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 62678 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 62679 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 62680 soc.mem_rdata[20]
.sym 62682 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 62683 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 62684 soc.mem_rdata[19]
.sym 62685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 62686 soc.mem_rdata[20]
.sym 62687 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 62688 soc.mem_rdata[28]
.sym 62689 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 62695 soc.mem_rdata[29]
.sym 62696 soc.mem_rdata[21]
.sym 62697 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 62702 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 62703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62704 soc.mem_rdata[26]
.sym 62705 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[3]
.sym 62708 soc.mem_rdata[23]
.sym 62710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 62711 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 62713 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62714 soc.mem_rdata[25]
.sym 62715 soc.cpu.mem_do_rinst
.sym 62716 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62717 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62719 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 62720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62721 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 62723 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62724 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62726 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 62729 soc.mem_rdata[21]
.sym 62730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 62734 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 62735 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 62736 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[3]
.sym 62737 soc.cpu.mem_do_rinst
.sym 62740 soc.mem_rdata[29]
.sym 62741 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 62742 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 62746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62748 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62752 soc.mem_rdata[23]
.sym 62753 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62754 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62755 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 62758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62760 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62761 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 62766 soc.mem_rdata[26]
.sym 62770 soc.mem_rdata[25]
.sym 62774 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62775 clk$SB_IO_IN_$glb_clk
.sym 62777 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 62778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 62779 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62780 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 62781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 62782 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 62783 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 62784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 62790 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 62791 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 62793 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 62797 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 62798 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 62802 soc.mem_rdata[27]
.sym 62804 soc.mem_rdata[24]
.sym 62805 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62806 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 62807 soc.mem_rdata[27]
.sym 62808 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 62809 soc.cpu.mem_16bit_buffer[4]
.sym 62811 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 62818 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 62820 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 62824 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 62825 soc.mem_rdata[22]
.sym 62827 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 62828 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62830 UART_RX_SB_LUT4_I1_I0[3]
.sym 62831 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62832 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62833 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62836 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62843 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 62846 soc.mem_rdata[20]
.sym 62847 soc.mem_rdata[23]
.sym 62854 soc.mem_rdata[20]
.sym 62859 soc.mem_rdata[22]
.sym 62863 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 62865 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 62866 soc.mem_rdata[20]
.sym 62870 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 62871 UART_RX_SB_LUT4_I1_I0[3]
.sym 62872 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 62875 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62876 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62877 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62882 soc.mem_rdata[23]
.sym 62887 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 62888 UART_RX_SB_LUT4_I1_I0[3]
.sym 62889 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 62894 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 62895 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62896 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62897 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62898 clk$SB_IO_IN_$glb_clk
.sym 62900 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62901 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 62902 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 62903 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 62904 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 62905 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62906 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 62907 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62913 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62916 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 62917 soc.cpu.instr_retirq
.sym 62918 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 62920 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 62924 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 62925 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 62926 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 62927 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 62928 soc.cpu.mem_16bit_buffer[12]
.sym 62929 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 62930 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 62931 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62932 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 62933 soc.mem_rdata[23]
.sym 62934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62935 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62943 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62947 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62951 soc.mem_rdata[22]
.sym 62954 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 62955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 62956 soc.mem_rdata[19]
.sym 62957 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62960 soc.mem_rdata[28]
.sym 62961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 62962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62964 soc.mem_rdata[24]
.sym 62967 soc.mem_rdata[27]
.sym 62968 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 62972 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 62974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 62976 soc.mem_rdata[19]
.sym 62980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62983 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 62988 soc.mem_rdata[19]
.sym 62992 soc.mem_rdata[27]
.sym 63001 soc.mem_rdata[24]
.sym 63004 soc.mem_rdata[27]
.sym 63005 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 63006 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 63007 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 63011 soc.mem_rdata[28]
.sym 63017 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 63018 soc.mem_rdata[22]
.sym 63019 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 63020 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 63021 clk$SB_IO_IN_$glb_clk
.sym 63023 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63024 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63025 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63026 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 63027 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 63028 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63029 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63030 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63036 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63038 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 63039 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 63040 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63041 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 63043 soc.cpu.decoded_imm[16]
.sym 63045 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63048 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63049 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63050 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 63051 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63052 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63053 soc.cpu.decoded_imm_j[5]
.sym 63054 soc.cpu.decoded_imm_j[3]
.sym 63055 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63056 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63057 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 63058 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63066 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63069 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 63085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63086 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63089 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63116 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63117 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 63118 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63134 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63146 soc.cpu.decoded_imm_j[9]
.sym 63147 soc.cpu.decoded_imm_j[5]
.sym 63148 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63149 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 63150 soc.cpu.decoded_imm_j[8]
.sym 63151 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 63152 soc.cpu.instr_waitirq
.sym 63153 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63159 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 63163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63165 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 63167 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63170 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63171 soc.cpu.decoded_imm_j[8]
.sym 63172 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 63173 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 63174 soc.cpu.decoded_imm_j[10]
.sym 63175 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63176 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63178 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63179 soc.cpu.decoded_imm_j[9]
.sym 63180 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63181 soc.cpu.decoded_imm_j[5]
.sym 63188 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63189 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63190 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 63193 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 63194 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63195 soc.cpu.mem_rdata_q[17]
.sym 63196 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63197 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63199 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63201 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63202 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 63204 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63205 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63208 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63209 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63211 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63212 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63220 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63222 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 63223 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63227 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63228 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63229 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 63233 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63234 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63235 soc.cpu.mem_rdata_q[17]
.sym 63238 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63239 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63241 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63244 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63246 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63250 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63251 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63252 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63258 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63259 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63262 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63264 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 63265 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63266 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63267 clk$SB_IO_IN_$glb_clk
.sym 63269 soc.cpu.decoded_imm_j[10]
.sym 63270 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 63271 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63272 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 63273 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 63274 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63275 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 63276 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0[0]
.sym 63281 soc.cpu.decoded_imm_j[6]
.sym 63282 soc.cpu.instr_waitirq
.sym 63283 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63285 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 63286 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63287 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 63288 soc.cpu.decoded_imm_j[9]
.sym 63290 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 63291 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 63292 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 63293 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63294 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63295 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 63296 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63297 soc.cpu.decoded_imm_j[20]
.sym 63298 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63299 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 63300 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63301 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63302 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63303 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 63304 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 63310 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 63312 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63314 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63316 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63318 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63320 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63321 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 63324 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63326 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63328 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63329 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 63331 soc.cpu.mem_do_rinst
.sym 63334 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63336 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63343 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63344 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63349 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63351 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63352 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63355 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 63356 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63361 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63362 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63363 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63364 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63369 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 63370 soc.cpu.mem_do_rinst
.sym 63375 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63379 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63380 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63382 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 63385 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63386 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63389 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63390 clk$SB_IO_IN_$glb_clk
.sym 63392 soc.cpu.decoded_imm_j[20]
.sym 63394 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63395 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 63396 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 63397 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 63398 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 63400 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 63407 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 63408 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63411 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 63414 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63417 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63418 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 63419 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63420 soc.cpu.mem_16bit_buffer[12]
.sym 63421 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63422 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63423 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63424 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63425 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63427 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 63433 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 63435 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63436 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 63437 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63438 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 63441 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63443 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63444 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 63445 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 63449 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63450 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 63451 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63456 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63457 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 63458 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63459 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63460 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63462 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 63466 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63467 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63468 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 63469 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 63472 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63473 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63475 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63479 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 63484 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63492 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63493 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63496 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63497 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63498 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 63499 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63503 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 63504 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 63505 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 63509 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 63512 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63513 clk$SB_IO_IN_$glb_clk
.sym 63515 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 63516 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 63517 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63518 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63519 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63520 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 63521 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 63522 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63527 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63529 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 63531 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 63534 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63535 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63536 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63540 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63541 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63544 soc.cpu.is_alu_reg_imm
.sym 63545 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63546 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63547 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 63549 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63550 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63562 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 63563 soc.cpu.cpuregs_raddr1[0]
.sym 63564 soc.cpu.cpuregs_raddr1[1]
.sym 63565 soc.cpu.cpuregs_raddr1[3]
.sym 63566 soc.cpu.cpuregs_raddr1[2]
.sym 63567 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 63569 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63571 soc.cpu.cpuregs_raddr1[4]
.sym 63572 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63573 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 63574 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63576 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 63578 soc.cpu.cpuregs.regs.1.1_RDATA_13_SB_LUT4_O_I3[2]
.sym 63580 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 63583 UART_RX_SB_LUT4_I1_I0[3]
.sym 63584 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63586 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 63589 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 63590 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 63591 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 63592 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 63595 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 63602 soc.cpu.cpuregs_raddr1[1]
.sym 63603 soc.cpu.cpuregs.regs.1.1_RDATA_13_SB_LUT4_O_I3[2]
.sym 63604 soc.cpu.cpuregs_raddr1[0]
.sym 63607 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63610 UART_RX_SB_LUT4_I1_I0[3]
.sym 63613 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63614 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63615 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63616 soc.cpu.cpuregs_raddr1[1]
.sym 63619 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63620 soc.cpu.cpuregs_raddr1[3]
.sym 63621 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 63625 soc.cpu.cpuregs_raddr1[3]
.sym 63626 soc.cpu.cpuregs_raddr1[2]
.sym 63627 soc.cpu.cpuregs_raddr1[4]
.sym 63632 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 63635 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63636 clk$SB_IO_IN_$glb_clk
.sym 63638 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63639 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63640 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 63641 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 63642 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63643 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63644 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63645 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63652 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63659 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 63662 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63663 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 63665 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 63667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63668 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63669 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63670 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63671 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63672 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 63673 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 63682 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63684 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 63688 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63689 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63690 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63691 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63692 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63695 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63697 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 63699 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63700 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63701 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63702 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63703 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63704 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63705 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63706 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63708 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63709 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 63713 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63714 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63719 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 63720 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63721 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63726 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63727 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63730 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 63731 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63733 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63736 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63737 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63738 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63739 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 63742 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63744 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 63745 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63748 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63749 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63750 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63751 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63757 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63758 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63759 clk$SB_IO_IN_$glb_clk
.sym 63761 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63762 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63763 soc.cpu.is_alu_reg_imm
.sym 63764 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 63765 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63766 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63767 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63768 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63774 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63776 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63780 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 63781 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 63785 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63786 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63790 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 63791 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 63795 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 63796 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63803 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 63804 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 63805 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 63806 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63809 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 63810 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63811 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63812 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63814 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63816 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63817 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 63818 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63820 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63821 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63822 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63824 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63826 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63827 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63828 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 63829 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 63831 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63835 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63836 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 63838 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63841 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63842 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 63843 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 63844 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63847 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63849 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63850 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63853 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 63854 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 63855 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63856 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63859 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63860 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 63861 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63862 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63865 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 63866 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63867 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 63872 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 63873 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 63874 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 63877 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63878 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63879 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63880 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63881 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63882 clk$SB_IO_IN_$glb_clk
.sym 63884 soc.cpu.decoded_rd[4]
.sym 63885 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 63886 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 63887 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63888 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63889 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63890 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 63891 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 63899 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 63900 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 63907 soc.cpu.is_alu_reg_imm
.sym 63910 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63914 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63917 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 63919 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63928 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 63931 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 63932 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63933 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63934 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63936 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63937 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 63939 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63940 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 63942 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63943 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 63944 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63945 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63946 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63948 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 63949 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63950 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 63952 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63953 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63954 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63956 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63959 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63960 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 63964 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63965 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63966 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 63967 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 63970 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63971 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 63972 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 63973 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63976 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63978 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63982 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63985 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 63988 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63989 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 63990 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63991 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63994 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 63995 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63996 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63997 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64001 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 64002 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 64004 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 64005 clk$SB_IO_IN_$glb_clk
.sym 64009 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 64011 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64014 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64025 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 64030 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 64037 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64039 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 64053 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 64059 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 64068 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64123 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 64124 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64127 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 64128 clk$SB_IO_IN_$glb_clk
.sym 64139 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 64140 soc.cpu.decoded_rd[0]
.sym 64145 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64149 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 64161 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64230 soc.spimemio.config_csb
.sym 64232 flash_io1_do_SB_LUT4_O_I2[0]
.sym 64233 flash_io0_do_SB_LUT4_O_I2[0]
.sym 64234 flash_io3_do_SB_LUT4_O_I2[0]
.sym 64235 flash_io2_do_SB_LUT4_O_I2[0]
.sym 64236 soc.spimemio.config_clk
.sym 64237 flash_csb$SB_IO_OUT
.sym 64241 soc.spimemio.state[5]
.sym 64242 soc.spimemio.dout_data[6]
.sym 64251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 64272 soc.spimemio.din_tag[2]
.sym 64279 $PACKER_GND_NET
.sym 64283 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 64285 soc.spimemio.din_tag[0]
.sym 64287 soc.spimemio.din_tag[1]
.sym 64301 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 64307 soc.spimemio.din_tag[0]
.sym 64330 $PACKER_GND_NET
.sym 64341 soc.spimemio.din_tag[1]
.sym 64348 soc.spimemio.din_tag[2]
.sym 64351 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 64352 clk$SB_IO_IN_$glb_clk
.sym 64353 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 64358 soc.spimemio.config_oe[0]
.sym 64359 soc.spimemio.config_oe[1]
.sym 64360 flash_io0_oe
.sym 64361 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 64362 flash_clk$SB_IO_OUT
.sym 64363 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 64364 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 64365 flash_io1_oe
.sym 64367 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 64368 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 64375 flash_csb$SB_IO_OUT
.sym 64379 DBG[2]$SB_IO_OUT
.sym 64386 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64389 iomem_wdata[1]
.sym 64392 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64398 DBG[3]$SB_IO_OUT
.sym 64400 iomem_wdata[3]
.sym 64401 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64413 flash_clk$SB_IO_OUT
.sym 64415 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64418 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64419 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64420 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 64422 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 64424 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64435 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64439 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 64440 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 64441 soc.spimemio.state[8]
.sym 64444 soc.spimemio.state[11]
.sym 64447 soc.spimemio.state[5]
.sym 64449 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 64450 UART_RX_SB_LUT4_I1_I0[3]
.sym 64452 soc.spimemio.state[11]
.sym 64453 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64457 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 64459 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 64465 soc.spimemio.state[8]
.sym 64466 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64468 UART_RX_SB_LUT4_I1_I0[3]
.sym 64470 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 64471 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 64474 soc.spimemio.state[5]
.sym 64475 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64476 soc.spimemio.state[11]
.sym 64477 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64492 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64493 soc.spimemio.state[5]
.sym 64494 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64495 soc.spimemio.state[8]
.sym 64499 soc.spimemio.state[8]
.sym 64501 soc.spimemio.state[11]
.sym 64504 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64505 soc.spimemio.state[8]
.sym 64506 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64507 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 64510 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 64511 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 64513 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64515 clk$SB_IO_IN_$glb_clk
.sym 64517 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 64518 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64519 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 64520 soc.spimemio.xfer.xfer_ddr
.sym 64521 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 64522 flash_io3_oe
.sym 64523 flash_io2_oe
.sym 64529 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64533 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 64534 soc.spimemio_cfgreg_do[22]
.sym 64535 iomem_wdata[25]
.sym 64539 soc.spimemio.xfer_clk
.sym 64540 iomem_wstrb[2]
.sym 64541 flash_io0_oe
.sym 64542 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 64543 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 64544 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 64547 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64550 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 64552 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64558 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 64560 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 64561 soc.spimemio_cfgreg_do[21]
.sym 64562 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 64563 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 64565 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64566 UART_RX_SB_LUT4_I1_I0[3]
.sym 64571 iomem_wstrb[1]
.sym 64573 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64574 iomem_wstrb[3]
.sym 64578 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 64579 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64580 soc.spimemio_cfgreg_do[22]
.sym 64581 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64582 iomem_wdata[31]
.sym 64588 soc.spimemio_cfgreg_do[22]
.sym 64589 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 64591 iomem_wstrb[1]
.sym 64592 UART_RX_SB_LUT4_I1_I0[3]
.sym 64594 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 64597 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 64599 UART_RX_SB_LUT4_I1_I0[3]
.sym 64600 iomem_wstrb[3]
.sym 64609 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64611 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64612 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64615 soc.spimemio_cfgreg_do[22]
.sym 64616 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64617 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 64618 soc.spimemio_cfgreg_do[21]
.sym 64622 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 64624 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 64627 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 64628 soc.spimemio_cfgreg_do[21]
.sym 64629 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 64630 soc.spimemio_cfgreg_do[22]
.sym 64633 iomem_wdata[31]
.sym 64637 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 64638 clk$SB_IO_IN_$glb_clk
.sym 64639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64640 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2_1_O[0]
.sym 64641 soc.spimemio.din_valid
.sym 64643 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I3_O[1]
.sym 64644 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 64645 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 64646 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64650 soc.spimemio.buffer[3]
.sym 64651 soc.spimemio.dout_data[6]
.sym 64654 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64656 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 64659 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 64661 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64664 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64669 soc.spimemio.din_qspi
.sym 64670 flash_io3_oe
.sym 64672 flash_io2_oe
.sym 64674 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 64675 soc.spimemio.din_ddr
.sym 64681 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 64682 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 64683 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64686 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64687 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 64688 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 64689 soc.spimemio.state[5]
.sym 64691 soc.spimemio.state[7]
.sym 64694 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 64695 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 64696 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64698 soc.spimemio.state[4]
.sym 64700 soc.spimemio.state[10]
.sym 64701 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 64704 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 64705 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64707 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64709 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 64710 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 64711 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 64712 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 64715 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64717 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 64720 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64721 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 64722 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 64726 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 64727 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 64728 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 64729 soc.spimemio.state[7]
.sym 64732 soc.spimemio.state[4]
.sym 64733 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 64734 soc.spimemio.state[10]
.sym 64735 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 64739 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64741 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64745 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 64746 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 64750 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64751 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 64752 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 64753 soc.spimemio.state[5]
.sym 64757 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64758 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 64759 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 64761 clk$SB_IO_IN_$glb_clk
.sym 64763 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 64764 soc.spimemio.state[4]
.sym 64765 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64766 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 64767 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 64768 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 64769 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 64770 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64775 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 64776 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64778 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64781 soc.spimemio.state[7]
.sym 64782 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[1]
.sym 64783 soc.spimemio.state[10]
.sym 64786 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 64788 soc.spimemio.din_data[4]
.sym 64790 soc.spimemio.dout_data[2]
.sym 64791 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 64792 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 64793 soc.spimemio.dout_data[3]
.sym 64794 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 64795 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64796 soc.spimemio.dout_data[4]
.sym 64797 soc.spimemio.dout_data[0]
.sym 64798 soc.spimemio.state[4]
.sym 64806 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64807 soc.spimemio.dout_data[4]
.sym 64809 flash_io3_di
.sym 64810 soc.spimemio.dout_data[5]
.sym 64811 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64812 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64813 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64814 soc.spimemio.dout_data[2]
.sym 64815 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64819 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 64820 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 64822 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64827 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64828 soc.spimemio.dout_data[1]
.sym 64829 soc.spimemio.state[4]
.sym 64830 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64831 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 64832 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 64837 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64838 soc.spimemio.dout_data[2]
.sym 64839 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64840 soc.spimemio.dout_data[1]
.sym 64843 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64845 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 64849 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64850 soc.spimemio.dout_data[2]
.sym 64851 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 64855 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64856 soc.spimemio.dout_data[5]
.sym 64857 soc.spimemio.dout_data[4]
.sym 64858 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64862 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64863 soc.spimemio.state[4]
.sym 64873 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 64874 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 64875 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64880 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64881 flash_io3_di
.sym 64882 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 64883 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64884 clk$SB_IO_IN_$glb_clk
.sym 64886 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 64887 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 64888 soc.spimemio.din_qspi
.sym 64889 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 64890 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 64891 soc.spimemio.din_ddr
.sym 64892 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 64893 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I0_O
.sym 64896 soc.spimemio.buffer[7]
.sym 64897 soc.mem_valid
.sym 64899 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 64902 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 64908 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 64909 $PACKER_VCC_NET
.sym 64910 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64911 soc.spimemio.dout_data[6]
.sym 64912 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64913 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 64914 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 64915 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 64916 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64918 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64919 soc.simpleuart_reg_div_do[10]
.sym 64920 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 64921 soc.spimemio.dout_data[3]
.sym 64931 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 64933 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 64934 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64937 soc.spimemio.dout_data[6]
.sym 64938 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 64939 soc.spimemio.dout_data[1]
.sym 64941 soc.spimemio.dout_data[7]
.sym 64942 soc.spimemio.dout_data[3]
.sym 64950 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 64951 soc.spimemio.state[5]
.sym 64958 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 64961 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 64962 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 64967 soc.spimemio.dout_data[3]
.sym 64975 soc.spimemio.dout_data[1]
.sym 64980 soc.spimemio.dout_data[7]
.sym 64984 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 64985 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 64986 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 64987 soc.spimemio.state[5]
.sym 64992 soc.spimemio.dout_data[6]
.sym 65006 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 65007 clk$SB_IO_IN_$glb_clk
.sym 65009 soc.spimemio.din_data[4]
.sym 65010 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 65011 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 65012 soc.spimemio.din_data[5]
.sym 65013 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 65014 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 65015 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[1]
.sym 65016 soc.spimemio.din_data[1]
.sym 65019 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 65020 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65024 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 65025 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 65026 soc.spimemio.dout_data[6]
.sym 65027 soc.spimemio.buffer[1]
.sym 65029 soc.spimemio.dout_data[7]
.sym 65031 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1]
.sym 65033 flash_io0_oe
.sym 65034 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 65035 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65036 iomem_wdata[17]
.sym 65037 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 65038 soc.simpleuart_reg_div_do[12]
.sym 65039 flash_io0_do_SB_LUT4_O_I2[2]
.sym 65040 $PACKER_VCC_NET
.sym 65041 iomem_addr[12]
.sym 65042 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65043 iomem_wdata[18]
.sym 65044 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 65052 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 65053 flash_io1_di
.sym 65054 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 65055 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 65056 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 65060 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 65061 iomem_addr[9]
.sym 65062 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 65067 soc.spimemio_cfgreg_do[22]
.sym 65068 soc.spimemio.state[4]
.sym 65069 soc.spimemio.dout_data[0]
.sym 65070 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 65074 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 65075 iomem_addr[17]
.sym 65078 UART_RX_SB_LUT4_I1_I0[3]
.sym 65079 iomem_wstrb[2]
.sym 65080 soc.spimemio_cfgreg_do[21]
.sym 65095 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 65096 soc.spimemio_cfgreg_do[21]
.sym 65098 soc.spimemio_cfgreg_do[22]
.sym 65101 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 65102 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 65103 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 65104 iomem_addr[17]
.sym 65107 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 65108 flash_io1_di
.sym 65110 soc.spimemio.dout_data[0]
.sym 65119 iomem_addr[9]
.sym 65121 soc.spimemio.state[4]
.sym 65122 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 65125 UART_RX_SB_LUT4_I1_I0[3]
.sym 65127 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 65128 iomem_wstrb[2]
.sym 65129 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 65130 clk$SB_IO_IN_$glb_clk
.sym 65132 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 65133 soc.spimemio_cfgreg_do[17]
.sym 65134 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 65135 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 65136 soc.spimemio_cfgreg_do[20]
.sym 65137 soc.spimemio_cfgreg_do[18]
.sym 65138 soc.spimemio_cfgreg_do[16]
.sym 65139 soc.spimemio_cfgreg_do[19]
.sym 65142 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65143 soc.spimemio.dout_data[6]
.sym 65144 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 65146 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 65147 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 65148 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 65149 iomem_addr[9]
.sym 65150 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1[3]
.sym 65155 soc.spimemio.xfer.last_fetch
.sym 65156 iomem_addr[5]
.sym 65157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 65158 flash_io3_oe
.sym 65159 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 65160 flash_io2_oe
.sym 65161 soc.spimemio.dout_data[1]
.sym 65162 soc.simpleuart_reg_div_do[15]
.sym 65163 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 65164 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 65165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 65174 flash_clk_SB_LUT4_I3_O[1]
.sym 65175 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 65177 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 65179 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 65180 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 65181 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 65182 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 65185 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65186 flash_clk_SB_LUT4_I3_O[2]
.sym 65190 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 65192 soc.spimemio.buffer[11]
.sym 65193 flash_io0_oe
.sym 65194 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 65199 soc.spimemio.buffer[8]
.sym 65207 soc.spimemio.buffer[8]
.sym 65214 soc.spimemio.buffer[11]
.sym 65219 flash_clk_SB_LUT4_I3_O[1]
.sym 65220 flash_clk_SB_LUT4_I3_O[2]
.sym 65224 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 65225 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 65227 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 65230 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 65231 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 65244 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 65245 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 65248 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65249 flash_io0_oe
.sym 65250 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 65251 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 65252 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 65253 clk$SB_IO_IN_$glb_clk
.sym 65255 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 65256 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 65257 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 65258 soc.spimemio.rd_valid
.sym 65259 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_1_I2[2]
.sym 65260 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 65261 flash_io3_oe_SB_LUT4_I0_I3[2]
.sym 65262 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 65265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 65268 soc.spimemio_cfgreg_do[16]
.sym 65269 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65270 soc.spimemio_cfgreg_do[21]
.sym 65274 soc.spimemio_cfgreg_do[22]
.sym 65279 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 65281 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 65284 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65285 soc.spimemio.dout_data[3]
.sym 65286 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65287 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65288 iomem_addr[6]
.sym 65289 soc.spimemio.dout_data[4]
.sym 65290 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 65296 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65297 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65298 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 65299 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65300 soc.spimemio_cfgreg_do[20]
.sym 65301 flash_io3_oe_SB_LUT4_I0_O[2]
.sym 65302 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 65303 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 65304 soc.spimem_rdata[8]
.sym 65305 soc.spimem_rdata[11]
.sym 65306 soc.spimemio.config_cont_SB_LUT4_I0_I2[2]
.sym 65307 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 65308 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 65309 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 65310 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 65312 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65317 iomem_ready_SB_LUT4_I3_O[2]
.sym 65318 flash_io3_oe
.sym 65320 flash_io3_oe_SB_LUT4_I0_I2[2]
.sym 65321 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 65323 flash_io3_oe_SB_LUT4_I0_O[3]
.sym 65324 flash_io3_oe_SB_LUT4_I0_O[0]
.sym 65325 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 65326 $PACKER_VCC_NET
.sym 65330 $PACKER_VCC_NET
.sym 65335 iomem_ready_SB_LUT4_I3_O[2]
.sym 65336 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 65337 soc.spimem_rdata[8]
.sym 65341 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65342 flash_io3_oe_SB_LUT4_I0_O[2]
.sym 65343 flash_io3_oe_SB_LUT4_I0_O[3]
.sym 65344 flash_io3_oe_SB_LUT4_I0_O[0]
.sym 65347 iomem_ready_SB_LUT4_I3_O[2]
.sym 65348 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65349 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65350 soc.spimem_rdata[11]
.sym 65353 flash_io3_oe
.sym 65354 flash_io3_oe_SB_LUT4_I0_I2[2]
.sym 65355 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 65356 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 65359 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65360 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65361 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65365 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 65366 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 65367 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 65368 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 65371 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 65372 soc.spimemio_cfgreg_do[20]
.sym 65373 soc.spimemio.config_cont_SB_LUT4_I0_I2[2]
.sym 65374 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 65375 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 65376 clk$SB_IO_IN_$glb_clk
.sym 65377 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 65378 soc.spimemio.rd_addr[10]
.sym 65379 flash_io2_oe_SB_LUT4_I2_O[1]
.sym 65380 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 65381 soc.spimemio.rd_addr[5]
.sym 65382 soc.spimem_rdata[17]
.sym 65384 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 65385 soc.spimemio.rd_addr[9]
.sym 65389 soc.mem_rdata[22]
.sym 65390 soc.spimemio.rd_inc
.sym 65393 iomem_wdata[21]
.sym 65394 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 65396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 65398 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 65399 iomem_wdata[22]
.sym 65400 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 65402 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 65404 soc.spimemio.dout_data[6]
.sym 65405 soc.spimemio_cfgreg_do[17]
.sym 65406 soc.mem_rdata[20]
.sym 65407 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65408 iomem_addr[7]
.sym 65409 iomem_addr[21]
.sym 65410 iomem_addr[15]
.sym 65411 soc.simpleuart_reg_div_do[10]
.sym 65412 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65413 soc.spimemio.dout_data[3]
.sym 65421 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 65427 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 65429 soc.spimemio.buffer[1]
.sym 65430 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65431 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 65433 soc.spimemio.buffer[20]
.sym 65434 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 65435 iomem_ready_SB_LUT4_I3_O[2]
.sym 65436 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 65437 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 65438 soc.spimem_rdata[20]
.sym 65439 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 65440 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 65443 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65444 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65445 soc.spimemio.buffer[3]
.sym 65447 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65448 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 65450 soc.mem_valid
.sym 65452 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 65454 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 65455 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 65458 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 65459 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 65460 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 65461 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65464 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65465 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65466 iomem_ready_SB_LUT4_I3_O[2]
.sym 65467 soc.spimem_rdata[20]
.sym 65470 soc.spimemio.buffer[20]
.sym 65476 soc.mem_valid
.sym 65478 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65482 soc.spimemio.buffer[3]
.sym 65488 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 65489 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65490 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 65491 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 65496 soc.spimemio.buffer[1]
.sym 65498 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 65499 clk$SB_IO_IN_$glb_clk
.sym 65501 flash_io1_oe_SB_LUT4_I2_O[1]
.sym 65502 soc.mem_rdata[17]
.sym 65503 soc.spimemio.buffer[17]
.sym 65504 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 65505 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 65506 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 65507 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 65508 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 65512 soc.mem_rdata[27]
.sym 65513 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65517 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65518 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65525 iomem_addr[12]
.sym 65526 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 65527 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 65529 iomem_addr[14]
.sym 65530 soc.mem_valid
.sym 65531 soc.simpleuart_reg_div_do[12]
.sym 65532 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 65533 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 65534 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 65535 iomem_addr[10]
.sym 65536 soc.mem_rdata[17]
.sym 65542 iomem_ready_SB_LUT4_I3_O[2]
.sym 65543 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65544 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 65545 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65547 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 65548 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 65549 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 65551 flash_io2_oe_SB_LUT4_I2_O[1]
.sym 65552 iomem_ready_SB_LUT4_I3_O[2]
.sym 65553 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65554 flash_io2_oe_SB_LUT4_I2_O[2]
.sym 65555 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 65557 soc.spimem_rdata[1]
.sym 65558 flash_io1_oe_SB_LUT4_I2_O[1]
.sym 65559 flash_io1_oe_SB_LUT4_I2_O[2]
.sym 65560 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 65561 soc.spimemio.dout_data[4]
.sym 65562 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65563 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 65566 soc.spimem_rdata[0]
.sym 65567 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 65568 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 65570 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 65571 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 65575 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65576 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 65577 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 65578 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 65581 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 65582 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 65583 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65584 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 65587 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65588 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 65589 flash_io2_oe_SB_LUT4_I2_O[1]
.sym 65590 flash_io2_oe_SB_LUT4_I2_O[2]
.sym 65593 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65594 iomem_ready_SB_LUT4_I3_O[2]
.sym 65595 soc.spimem_rdata[0]
.sym 65596 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 65599 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 65600 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65601 soc.spimem_rdata[1]
.sym 65602 iomem_ready_SB_LUT4_I3_O[2]
.sym 65605 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 65606 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 65607 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 65608 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65612 soc.spimemio.dout_data[4]
.sym 65617 flash_io1_oe_SB_LUT4_I2_O[2]
.sym 65618 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65619 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 65620 flash_io1_oe_SB_LUT4_I2_O[1]
.sym 65621 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 65622 clk$SB_IO_IN_$glb_clk
.sym 65624 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[2]
.sym 65625 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 65626 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 65627 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65628 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 65629 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[1]
.sym 65630 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 65631 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 65634 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 65635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 65636 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 65642 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 65644 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 65646 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 65648 iomem_addr[4]
.sym 65650 iomem_addr[8]
.sym 65651 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65652 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 65653 soc.spimemio.dout_data[1]
.sym 65654 soc.mem_rdata[21]
.sym 65656 iomem_addr[11]
.sym 65657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 65658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 65659 soc.simpleuart_reg_div_do[15]
.sym 65667 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65668 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 65670 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 65672 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65675 soc.simpleuart_reg_div_do[21]
.sym 65676 soc.spimemio_cfgreg_do[22]
.sym 65677 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65679 flash_clk_SB_LUT4_I3_O[1]
.sym 65680 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[2]
.sym 65681 soc.simpleuart_reg_div_do[10]
.sym 65682 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 65683 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 65684 soc.mem_valid
.sym 65685 iomem_addr[2]
.sym 65686 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 65687 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 65691 iomem_addr[2]
.sym 65692 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 65693 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 65694 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 65695 soc.simpleuart_reg_div_do[17]
.sym 65696 iomem_addr[3]
.sym 65698 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 65699 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 65700 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 65701 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65704 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 65705 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[2]
.sym 65706 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 65707 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 65711 soc.mem_valid
.sym 65712 soc.spimemio_cfgreg_do[22]
.sym 65713 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65717 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65718 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 65722 soc.simpleuart_reg_div_do[10]
.sym 65723 iomem_addr[2]
.sym 65724 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 65725 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 65728 flash_clk_SB_LUT4_I3_O[1]
.sym 65729 iomem_addr[3]
.sym 65730 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 65731 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 65734 iomem_addr[2]
.sym 65735 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 65736 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 65737 soc.simpleuart_reg_div_do[17]
.sym 65740 soc.simpleuart_reg_div_do[21]
.sym 65741 iomem_addr[2]
.sym 65742 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 65743 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 65747 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 65748 soc.mem_rdata[21]
.sym 65749 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[0]
.sym 65750 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 65751 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 65752 soc.mem_rdata[16]
.sym 65753 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 65754 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]
.sym 65757 soc.mem_rdata[24]
.sym 65762 soc.spimemio_cfgreg_do[21]
.sym 65765 iomem_addr[5]
.sym 65768 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 65771 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 65773 soc.mem_rdata[18]
.sym 65774 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 65776 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65778 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65782 soc.spimemio.dout_data[3]
.sym 65788 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 65789 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65790 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65791 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65792 iomem_ready_SB_LUT4_I1_O[0]
.sym 65794 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65797 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 65798 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 65799 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65800 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 65802 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65803 soc.simpleuart_reg_div_do[12]
.sym 65805 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 65806 soc.spimem_rdata[24]
.sym 65808 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65810 soc.simpleuart_reg_div_do[30]
.sym 65812 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 65813 iomem_ready_SB_LUT4_I3_O[2]
.sym 65814 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 65815 soc.spimemio.dout_data[0]
.sym 65817 soc.spimemio.buffer[16]
.sym 65818 soc.simpleuart_reg_div_do[24]
.sym 65821 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 65822 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 65823 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 65824 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65827 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 65828 soc.simpleuart_reg_div_do[12]
.sym 65829 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65830 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65833 soc.spimemio.dout_data[0]
.sym 65839 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 65840 iomem_ready_SB_LUT4_I3_O[2]
.sym 65841 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 65842 soc.spimem_rdata[24]
.sym 65845 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65846 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 65847 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65848 soc.simpleuart_reg_div_do[24]
.sym 65851 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 65852 soc.simpleuart_reg_div_do[30]
.sym 65853 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 65854 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65859 soc.spimemio.buffer[16]
.sym 65863 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65864 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65865 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 65866 iomem_ready_SB_LUT4_I1_O[0]
.sym 65867 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 65868 clk$SB_IO_IN_$glb_clk
.sym 65870 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[2]
.sym 65871 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 65872 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3]
.sym 65873 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 65874 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[2]
.sym 65875 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65876 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 65877 soc.mem_rdata[18]
.sym 65883 iomem_addr[17]
.sym 65887 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 65894 soc.spimemio.dout_data[3]
.sym 65895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 65896 iomem_addr[21]
.sym 65898 soc.mem_rdata[20]
.sym 65900 soc.mem_rdata[16]
.sym 65901 soc.spimemio.dout_data[6]
.sym 65902 iomem_addr[15]
.sym 65903 soc.simpleuart_reg_div_do[26]
.sym 65904 soc.mem_rdata[31]
.sym 65905 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 65911 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 65912 soc.simpleuart_reg_div_do[25]
.sym 65913 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65914 soc.spimemio.dout_data[2]
.sym 65916 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65917 soc.spimem_rdata[16]
.sym 65919 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65920 soc.spimem_rdata[21]
.sym 65922 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 65924 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 65925 iomem_addr[2]
.sym 65926 soc.spimem_rdata[18]
.sym 65927 soc.spimem_rdata[22]
.sym 65929 soc.simpleuart_reg_div_do[15]
.sym 65935 iomem_ready_SB_LUT4_I3_O[2]
.sym 65938 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 65939 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 65941 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65944 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65945 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65946 soc.spimem_rdata[22]
.sym 65947 iomem_ready_SB_LUT4_I3_O[2]
.sym 65950 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65951 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65952 iomem_ready_SB_LUT4_I3_O[2]
.sym 65953 soc.spimem_rdata[21]
.sym 65956 soc.spimem_rdata[18]
.sym 65957 iomem_ready_SB_LUT4_I3_O[2]
.sym 65958 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65959 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65962 iomem_ready_SB_LUT4_I3_O[2]
.sym 65963 soc.spimem_rdata[16]
.sym 65964 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 65965 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 65968 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 65969 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65970 soc.simpleuart_reg_div_do[15]
.sym 65971 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65974 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65975 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 65976 soc.simpleuart_reg_div_do[25]
.sym 65977 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 65981 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 65982 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 65983 iomem_addr[2]
.sym 65986 soc.spimemio.dout_data[2]
.sym 65990 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 65991 clk$SB_IO_IN_$glb_clk
.sym 65993 soc.spimem_rdata[22]
.sym 65995 soc.spimem_rdata[12]
.sym 65996 soc.mem_rdata[31]
.sym 65998 soc.spimem_rdata[23]
.sym 66007 iomem_addr[2]
.sym 66008 iomem_addr[7]
.sym 66009 iomem_addr[8]
.sym 66013 iomem_addr[2]
.sym 66014 iomem_addr[4]
.sym 66016 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 66017 soc.mem_valid
.sym 66019 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66020 soc.mem_rdata[25]
.sym 66021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66022 soc.mem_rdata[29]
.sym 66024 soc.mem_rdata[17]
.sym 66026 iomem_addr[10]
.sym 66028 iomem_addr[12]
.sym 66034 iomem_ready_SB_LUT4_I3_O[2]
.sym 66035 soc.spimemio.buffer[21]
.sym 66036 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 66038 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 66040 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66041 soc.spimemio.buffer[18]
.sym 66042 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 66044 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 66046 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 66047 soc.spimem_rdata[31]
.sym 66048 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66049 soc.spimemio.dout_data[7]
.sym 66050 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66058 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66060 soc.simpleuart_reg_div_do[27]
.sym 66061 soc.simpleuart_reg_div_do[23]
.sym 66063 soc.simpleuart_reg_div_do[26]
.sym 66064 soc.simpleuart_reg_div_do[29]
.sym 66065 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66067 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66068 soc.simpleuart_reg_div_do[27]
.sym 66069 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66070 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66075 soc.spimemio.buffer[21]
.sym 66079 soc.spimem_rdata[31]
.sym 66080 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 66081 iomem_ready_SB_LUT4_I3_O[2]
.sym 66082 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 66085 soc.simpleuart_reg_div_do[29]
.sym 66086 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 66087 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66088 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66091 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66092 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 66093 soc.simpleuart_reg_div_do[26]
.sym 66094 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66100 soc.spimemio.dout_data[7]
.sym 66103 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 66104 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66105 soc.simpleuart_reg_div_do[23]
.sym 66106 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66111 soc.spimemio.buffer[18]
.sym 66113 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 66114 clk$SB_IO_IN_$glb_clk
.sym 66116 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 66117 soc.spimemio.buffer[15]
.sym 66118 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66119 soc.spimemio.buffer[13]
.sym 66120 soc.spimemio.buffer[12]
.sym 66121 soc.spimemio.buffer[14]
.sym 66122 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 66123 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 66124 soc.spimemio.dout_data[6]
.sym 66140 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66141 soc.spimemio.dout_data[1]
.sym 66142 soc.mem_rdata[21]
.sym 66143 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66144 soc.mem_rdata[27]
.sym 66145 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 66146 soc.mem_rdata[25]
.sym 66147 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 66148 soc.mem_rdata[29]
.sym 66149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 66150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 66151 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66157 soc.spimemio.dout_data[1]
.sym 66159 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 66160 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 66161 iomem_ready_SB_LUT4_I3_O[0]
.sym 66162 soc.spimem_rdata[23]
.sym 66163 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66165 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 66166 soc.spimemio.dout_data[3]
.sym 66169 iomem_ready_SB_LUT4_I3_O[1]
.sym 66170 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66173 iomem_ready_SB_LUT4_I3_O[2]
.sym 66174 soc.spimem_rdata[27]
.sym 66176 soc.spimem_rdata[25]
.sym 66180 soc.spimemio.dout_data[5]
.sym 66181 iomem_ready_SB_LUT4_I3_O[2]
.sym 66186 soc.spimem_rdata[29]
.sym 66190 soc.spimem_rdata[29]
.sym 66191 iomem_ready_SB_LUT4_I3_O[2]
.sym 66192 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66193 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 66197 soc.spimemio.dout_data[3]
.sym 66202 iomem_ready_SB_LUT4_I3_O[0]
.sym 66203 iomem_ready_SB_LUT4_I3_O[2]
.sym 66204 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66205 iomem_ready_SB_LUT4_I3_O[1]
.sym 66209 soc.spimemio.dout_data[1]
.sym 66214 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66215 soc.spimem_rdata[23]
.sym 66216 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66217 iomem_ready_SB_LUT4_I3_O[2]
.sym 66222 soc.spimemio.dout_data[5]
.sym 66226 iomem_ready_SB_LUT4_I3_O[2]
.sym 66227 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 66228 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66229 soc.spimem_rdata[27]
.sym 66232 soc.spimem_rdata[25]
.sym 66233 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 66234 iomem_ready_SB_LUT4_I3_O[2]
.sym 66235 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66236 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 66237 clk$SB_IO_IN_$glb_clk
.sym 66239 soc.spimem_rdata[15]
.sym 66240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 66241 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 66242 soc.cpu.clear_prefetched_high_word
.sym 66243 soc.cpu.mem_valid_SB_DFFESR_Q_R
.sym 66244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 66245 soc.spimem_rdata[14]
.sym 66246 soc.spimem_rdata[13]
.sym 66249 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 66250 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 66251 iomem_addr[22]
.sym 66253 iomem_ready_SB_LUT4_I3_O[2]
.sym 66254 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 66256 iomem_addr[20]
.sym 66258 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 66259 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 66263 iomem_ready_SB_LUT4_I3_O[2]
.sym 66264 UART_RX_SB_LUT4_I1_I0[3]
.sym 66265 soc.mem_rdata[18]
.sym 66267 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66269 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66270 UART_RX_SB_LUT4_I1_I0[3]
.sym 66273 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66274 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66287 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 66288 UART_RX_SB_LUT4_I1_I0[3]
.sym 66290 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 66291 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66292 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66295 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 66299 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 66300 soc.cpu.mem_valid_SB_DFFESR_Q_R
.sym 66301 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66303 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66305 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 66309 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 66313 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 66314 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66315 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 66316 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66343 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 66344 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 66349 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 66350 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66351 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 66352 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 66355 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 66357 UART_RX_SB_LUT4_I1_I0[3]
.sym 66359 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66360 clk$SB_IO_IN_$glb_clk
.sym 66361 soc.cpu.mem_valid_SB_DFFESR_Q_R
.sym 66362 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66363 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 66365 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66366 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66367 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66368 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66369 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 66374 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 66381 iomem_addr[14]
.sym 66383 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 66386 soc.mem_rdata[20]
.sym 66387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 66388 soc.mem_rdata[16]
.sym 66390 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 66392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 66393 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66394 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 66395 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66396 soc.mem_rdata[31]
.sym 66397 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66404 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66405 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66406 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66407 soc.mem_rdata[26]
.sym 66408 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66409 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66410 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 66412 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 66413 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66414 soc.mem_rdata[21]
.sym 66416 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 66420 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 66422 soc.spimemio.dout_data[6]
.sym 66423 iomem_ready_SB_LUT4_I3_O[2]
.sym 66424 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66426 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 66428 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 66430 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66433 soc.spimem_rdata[30]
.sym 66434 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 66436 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66438 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66439 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66442 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66443 iomem_ready_SB_LUT4_I3_O[2]
.sym 66444 soc.spimem_rdata[30]
.sym 66445 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 66448 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 66449 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66450 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66451 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 66454 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66455 soc.mem_rdata[21]
.sym 66456 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 66461 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 66462 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66466 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66467 soc.mem_rdata[26]
.sym 66468 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 66469 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66473 soc.spimemio.dout_data[6]
.sym 66478 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 66479 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 66480 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 66481 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66482 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 66483 clk$SB_IO_IN_$glb_clk
.sym 66485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66486 soc.cpu.mem_16bit_buffer[14]
.sym 66487 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 66488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 66489 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66490 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 66492 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 66495 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 66499 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 66500 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66503 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66504 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66505 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 66509 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 66510 soc.mem_rdata[29]
.sym 66511 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66512 soc.mem_rdata[25]
.sym 66513 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66516 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 66517 soc.mem_rdata[17]
.sym 66518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66519 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 66520 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 66526 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 66527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66529 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66531 soc.mem_rdata[23]
.sym 66534 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 66537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 66538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 66541 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 66544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66545 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 66546 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66547 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66550 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 66552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 66553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66554 soc.mem_rdata[22]
.sym 66555 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 66559 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66560 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66561 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 66562 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 66565 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 66566 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66567 soc.mem_rdata[22]
.sym 66568 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66571 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66572 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 66573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66574 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66578 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66579 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66584 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66585 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66586 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 66589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 66590 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66591 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 66595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 66596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 66597 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66598 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66601 soc.mem_rdata[23]
.sym 66602 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 66603 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66604 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66608 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 66609 soc.cpu.mem_16bit_buffer[0]
.sym 66610 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 66611 soc.cpu.mem_16bit_buffer[2]
.sym 66612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 66613 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66614 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 66615 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 66618 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 66620 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66624 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 66625 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 66626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 66629 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 66632 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66633 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66634 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 66635 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66636 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 66638 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66639 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66640 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 66641 soc.cpu.mem_rdata_q[24]
.sym 66642 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 66643 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 66649 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 66650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 66653 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66654 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66655 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 66658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 66659 soc.mem_rdata[19]
.sym 66660 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66661 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 66663 soc.mem_rdata[20]
.sym 66664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 66667 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 66668 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 66669 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66670 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66672 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66674 soc.cpu.mem_16bit_buffer[4]
.sym 66676 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 66677 soc.mem_rdata[27]
.sym 66678 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66680 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 66682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 66683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66684 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66685 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 66689 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66690 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66691 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66694 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 66696 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 66697 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66700 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 66702 soc.mem_rdata[20]
.sym 66703 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66706 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66707 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66708 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66709 soc.mem_rdata[27]
.sym 66712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 66713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 66714 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 66718 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 66719 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 66720 soc.cpu.mem_16bit_buffer[4]
.sym 66721 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66724 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66725 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66726 soc.mem_rdata[19]
.sym 66727 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66731 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66732 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 66733 soc.cpu.mem_rdata_latched[0]
.sym 66734 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66735 soc.cpu.mem_16bit_buffer[1]
.sym 66736 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 66737 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 66738 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 66743 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 66744 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 66746 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66747 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 66748 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 66752 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 66753 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 66755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66756 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66757 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 66758 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 66759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66760 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66761 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66762 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 66763 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 66764 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66765 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 66772 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 66774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 66777 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66778 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66779 soc.mem_rdata[19]
.sym 66781 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 66783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 66784 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66785 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 66788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66794 soc.mem_rdata[24]
.sym 66796 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 66798 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 66800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 66801 soc.cpu.mem_rdata_q[24]
.sym 66803 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66805 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66806 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66808 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66811 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66813 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66814 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 66818 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66819 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66820 soc.mem_rdata[19]
.sym 66823 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66824 soc.cpu.mem_rdata_q[24]
.sym 66826 soc.mem_rdata[24]
.sym 66829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 66830 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 66831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 66832 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66835 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 66838 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 66842 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66844 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 66848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 66849 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 66854 soc.cpu.mem_rdata_latched[1]
.sym 66855 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 66856 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 66857 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 66858 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66859 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66860 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 66861 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 66867 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66868 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 66869 soc.mem_rdata[28]
.sym 66870 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 66874 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 66876 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 66877 soc.cpu.mem_rdata_q[2]
.sym 66878 soc.cpu.mem_rdata_latched[0]
.sym 66879 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 66880 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 66881 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 66882 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 66883 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66885 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 66886 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66887 soc.cpu.mem_rdata_latched[1]
.sym 66888 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 66889 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 66897 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66898 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 66899 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66900 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66903 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66905 soc.cpu.mem_rdata_latched[0]
.sym 66906 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 66907 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66908 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66911 soc.cpu.mem_rdata_latched[1]
.sym 66913 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 66915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66919 soc.mem_rdata[27]
.sym 66920 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 66921 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66925 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 66926 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 66929 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 66930 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 66931 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66936 soc.cpu.mem_rdata_latched[0]
.sym 66937 soc.cpu.mem_rdata_latched[1]
.sym 66940 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66941 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66943 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66946 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66947 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66948 soc.mem_rdata[27]
.sym 66949 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66952 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 66953 soc.cpu.mem_rdata_latched[0]
.sym 66954 soc.cpu.mem_rdata_latched[1]
.sym 66955 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 66959 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 66961 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 66964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66967 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 66970 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 66971 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 66972 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66977 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66978 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.sym 66979 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[2]
.sym 66980 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 66981 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 66982 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 66983 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 66984 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 66985 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 66992 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 66993 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 66994 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 66995 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66996 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67000 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67001 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67002 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67003 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67005 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67007 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 67008 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67009 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 67010 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 67011 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67012 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67018 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67019 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67020 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 67021 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67022 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 67023 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67024 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 67025 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 67027 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 67028 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67029 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 67030 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 67031 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67032 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 67033 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 67034 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67036 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67037 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 67043 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67044 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67045 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67047 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 67051 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 67052 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67053 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67057 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67059 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67060 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 67063 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 67064 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 67065 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 67066 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 67070 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67071 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67075 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 67076 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67078 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67081 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 67082 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67084 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 67087 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67089 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 67090 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 67093 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67094 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67095 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67096 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 67097 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67098 clk$SB_IO_IN_$glb_clk
.sym 67100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 67101 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 67102 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 67103 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0[2]
.sym 67104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 67105 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67106 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[1]
.sym 67107 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 67114 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 67116 soc.cpu.mem_rdata_q[18]
.sym 67122 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67123 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67124 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 67125 soc.cpu.mem_rdata_latched[1]
.sym 67126 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67127 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67128 soc.cpu.mem_rdata_q[24]
.sym 67129 soc.cpu.decoded_imm_j[20]
.sym 67130 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 67131 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67132 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 67133 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 67134 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 67135 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67143 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67144 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 67145 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 67149 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 67151 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 67152 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67153 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 67154 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 67157 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 67158 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 67160 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67161 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67162 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67165 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 67172 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 67174 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67175 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67177 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 67182 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 67183 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 67186 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 67188 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67194 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 67195 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 67198 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67199 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67201 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67204 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 67205 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 67206 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 67212 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67213 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 67217 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 67218 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 67219 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 67220 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67221 clk$SB_IO_IN_$glb_clk
.sym 67223 soc.cpu.mem_rdata_q[24]
.sym 67224 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 67225 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 67226 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67227 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 67228 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67229 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.sym 67230 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 67243 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 67244 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 67245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67248 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67249 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67250 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 67251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 67252 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67253 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67254 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 67255 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 67256 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 67257 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67258 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 67264 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67267 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 67269 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67273 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 67275 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67280 soc.cpu.mem_rdata_q[24]
.sym 67282 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 67283 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67286 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 67288 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67292 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 67298 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67299 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 67300 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67310 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67312 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67315 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 67316 soc.cpu.mem_rdata_q[24]
.sym 67317 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67318 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 67321 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 67322 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67327 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67328 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67329 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67333 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 67335 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 67336 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 67343 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67344 clk$SB_IO_IN_$glb_clk
.sym 67346 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 67347 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67348 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 67349 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 67350 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 67351 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67352 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67353 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 67362 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67363 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 67365 soc.cpu.mem_rdata_q[24]
.sym 67367 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67369 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67370 soc.cpu.mem_rdata_latched[0]
.sym 67371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67372 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67374 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67375 soc.cpu.mem_rdata_latched[1]
.sym 67376 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67377 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67378 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67379 soc.cpu.mem_rdata_latched[1]
.sym 67381 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67389 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67390 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 67391 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67392 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67394 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 67397 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67398 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67399 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 67400 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67401 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67402 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67403 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67404 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 67405 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67406 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 67407 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67408 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67409 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67410 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67411 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67412 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 67414 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67416 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 67417 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 67418 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67420 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67421 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67422 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67423 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 67426 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 67427 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 67428 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67429 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 67432 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67433 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67434 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67435 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67438 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 67439 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67440 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 67441 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67444 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67447 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67452 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67453 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67456 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67457 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 67458 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67459 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67462 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 67463 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 67464 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67465 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67469 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67470 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 67471 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 67472 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67473 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67474 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67475 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 67476 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67482 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67485 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67489 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67490 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67491 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 67496 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67497 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 67498 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67500 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67502 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67503 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67510 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 67514 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67515 soc.cpu.mem_16bit_buffer[12]
.sym 67517 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 67518 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67520 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67522 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67523 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67524 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67525 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67526 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67527 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 67528 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 67529 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67533 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67534 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67537 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67538 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67539 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67540 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 67541 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67543 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67544 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67545 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67546 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 67549 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67550 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67556 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67558 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67561 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67562 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67563 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 67567 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 67568 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67570 soc.cpu.mem_16bit_buffer[12]
.sym 67573 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67574 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67575 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 67579 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67580 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67582 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67585 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67586 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67588 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67589 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 67590 clk$SB_IO_IN_$glb_clk
.sym 67591 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 67592 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 67593 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67594 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 67595 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67596 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67597 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67598 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67604 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67606 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67608 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67609 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67610 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67612 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67614 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67615 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67618 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67620 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 67621 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67622 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 67623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67624 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67626 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67627 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67635 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67637 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67638 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67641 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67642 soc.cpu.mem_rdata_latched[0]
.sym 67644 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67645 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67646 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67648 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67649 soc.cpu.mem_rdata_latched[1]
.sym 67650 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67655 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67656 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67657 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67658 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67660 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67661 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67662 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67664 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67666 soc.cpu.mem_rdata_latched[1]
.sym 67668 soc.cpu.mem_rdata_latched[0]
.sym 67672 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67673 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67674 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67675 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67678 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67679 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67681 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67684 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67685 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67686 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67687 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67690 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67691 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67692 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67693 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 67697 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 67698 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67699 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67704 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67705 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67708 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 67709 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67710 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67711 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 67712 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67713 clk$SB_IO_IN_$glb_clk
.sym 67715 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 67716 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 67717 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 67718 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 67719 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 67720 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 67721 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 67722 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67727 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67729 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67732 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67742 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 67746 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 67749 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67756 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67758 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 67759 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67761 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67762 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67763 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67765 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 67768 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67769 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67771 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67773 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67774 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67775 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67776 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 67778 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 67782 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 67784 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67786 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 67787 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67790 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67791 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 67792 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 67795 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67796 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 67797 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 67801 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 67802 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 67803 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67807 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67808 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 67813 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67815 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 67820 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 67822 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67826 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67827 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67831 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 67833 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67835 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67836 clk$SB_IO_IN_$glb_clk
.sym 67839 soc.cpu.decoded_rd[0]
.sym 67840 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 67841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67842 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67843 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 67844 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 67845 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67855 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 67856 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 67860 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67861 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 67862 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 67881 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67883 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67885 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67886 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67893 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67894 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67897 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67898 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67910 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67924 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67925 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67926 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67927 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67937 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67938 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67955 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 67957 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 67958 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67959 clk$SB_IO_IN_$glb_clk
.sym 67972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67978 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 67979 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67982 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 68036 DBG[3]$SB_IO_OUT
.sym 68060 DBG[3]$SB_IO_OUT
.sym 68062 soc.spimemio.xfer_io2_90
.sym 68063 soc.spimemio.xfer_io3_90
.sym 68064 flash_io2_do
.sym 68065 flash_io2_do_SB_LUT4_O_I2[1]
.sym 68067 flash_io3_do_SB_LUT4_O_I2[1]
.sym 68068 flash_io3_do
.sym 68095 flash_clk$SB_IO_OUT
.sym 68105 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68107 soc.spimemio.xfer_csb
.sym 68118 iomem_wdata[1]
.sym 68120 iomem_wdata[3]
.sym 68124 iomem_wdata[2]
.sym 68125 iomem_wdata[4]
.sym 68127 soc.spimemio.config_csb
.sym 68130 iomem_wdata[0]
.sym 68131 iomem_wdata[5]
.sym 68134 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68137 iomem_wdata[5]
.sym 68148 iomem_wdata[1]
.sym 68157 iomem_wdata[0]
.sym 68163 iomem_wdata[3]
.sym 68166 iomem_wdata[2]
.sym 68174 iomem_wdata[4]
.sym 68178 soc.spimemio.config_csb
.sym 68179 soc.spimemio.xfer_csb
.sym 68181 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68182 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68183 clk$SB_IO_IN_$glb_clk
.sym 68184 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 68185 flash_io2_di
.sym 68189 soc.spimemio.xfer_clk
.sym 68190 soc.spimemio.xfer_io2_do
.sym 68191 soc.spimemio.xfer_io3_do
.sym 68193 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 68194 soc.spimemio.xfer_io0_do
.sym 68195 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 68196 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 68201 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68203 DBG[1]$SB_IO_OUT
.sym 68207 flash_io1_do_SB_LUT4_O_I2[0]
.sym 68209 flash_io0_do_SB_LUT4_O_I2[0]
.sym 68211 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 68218 iomem_wdata[2]
.sym 68225 $PACKER_VCC_NET
.sym 68226 iomem_wdata[5]
.sym 68230 flash_io2_di
.sym 68233 iomem_wdata[9]
.sym 68238 soc.spimemio.din_data[7]
.sym 68239 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 68240 iomem_wdata[8]
.sym 68244 flash_io2_oe
.sym 68248 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 68250 flash_io1_oe
.sym 68251 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 68253 soc.spimemio.xfer_clk
.sym 68255 flash_csb$SB_IO_OUT
.sym 68268 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 68272 soc.spimemio.config_clk
.sym 68273 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 68274 soc.spimemio.config_oe[0]
.sym 68277 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68279 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68283 soc.spimemio.config_oe[1]
.sym 68284 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68288 iomem_wdata[9]
.sym 68289 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68290 soc.spimemio.xfer_clk
.sym 68291 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68292 iomem_wdata[10]
.sym 68294 iomem_wdata[8]
.sym 68297 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68302 iomem_wdata[8]
.sym 68306 iomem_wdata[9]
.sym 68311 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68312 soc.spimemio.config_oe[0]
.sym 68313 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68314 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68319 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 68320 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68323 soc.spimemio.config_clk
.sym 68324 soc.spimemio.xfer_clk
.sym 68325 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68329 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 68330 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 68336 iomem_wdata[10]
.sym 68341 soc.spimemio.config_oe[1]
.sym 68342 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68344 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68345 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68346 clk$SB_IO_IN_$glb_clk
.sym 68347 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 68348 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 68349 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68350 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 68351 soc.spimemio.xfer.obuffer[4]
.sym 68352 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 68353 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 68354 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 68355 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 68358 soc.spimemio.state[4]
.sym 68359 soc.spimemio_cfgreg_do[16]
.sym 68361 iomem_wdata[31]
.sym 68363 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 68369 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68372 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 68373 soc.spimemio.xfer_csb
.sym 68374 soc.spimemio.state[4]
.sym 68377 flash_clk$SB_IO_OUT
.sym 68379 soc.spimemio.xfer.count[2]
.sym 68381 iomem_wdata[23]
.sym 68389 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 68393 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 68395 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 68396 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68400 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 68401 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 68404 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68405 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 68406 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68411 soc.spimemio.din_rd
.sym 68412 soc.spimemio.din_ddr
.sym 68414 soc.spimemio.din_qspi
.sym 68420 soc.spimemio.config_oe[3]
.sym 68422 soc.spimemio.din_qspi
.sym 68425 soc.spimemio.din_ddr
.sym 68429 soc.spimemio.din_qspi
.sym 68434 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 68435 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68436 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68437 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 68441 soc.spimemio.din_qspi
.sym 68442 soc.spimemio.din_ddr
.sym 68446 soc.spimemio.din_rd
.sym 68452 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68453 soc.spimemio.config_oe[3]
.sym 68454 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 68455 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 68458 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 68459 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68460 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 68461 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 68468 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 68469 clk$SB_IO_IN_$glb_clk
.sym 68470 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 68471 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 68472 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2_O[2]
.sym 68473 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[2]
.sym 68474 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 68475 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[2]
.sym 68476 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 68477 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 68478 soc.spimemio.config_oe[3]
.sym 68483 soc.spimemio.din_data[4]
.sym 68484 soc.spimemio.xfer.obuffer[6]
.sym 68486 soc.spimemio.xfer.obuffer[4]
.sym 68487 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68488 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 68492 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68493 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68494 soc.spimemio.xfer.obuffer[2]
.sym 68495 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 68496 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 68498 soc.spimemio.xfer.xfer_ddr
.sym 68499 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68500 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68502 soc.spimemio.xfer_clk
.sym 68503 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 68505 soc.spimemio.din_valid
.sym 68506 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68512 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 68513 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68515 soc.spimemio.xfer.xfer_ddr
.sym 68516 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 68517 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 68520 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2_1_O[0]
.sym 68521 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68523 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 68525 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 68528 soc.spimemio.xfer_clk
.sym 68529 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 68530 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68536 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 68539 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I3_O[1]
.sym 68541 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 68542 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 68545 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 68546 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68547 soc.spimemio.xfer_clk
.sym 68548 soc.spimemio.xfer.xfer_ddr
.sym 68551 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 68552 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 68553 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 68554 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68563 soc.spimemio.xfer.xfer_ddr
.sym 68564 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 68566 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68569 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 68575 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 68576 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I3_O[1]
.sym 68577 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 68581 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 68582 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2_1_O[0]
.sym 68583 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 68592 clk$SB_IO_IN_$glb_clk
.sym 68593 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 68594 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 68595 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 68596 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 68597 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 68598 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 68599 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 68600 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 68601 soc.spimemio.xfer.count[0]
.sym 68604 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 68606 iomem_wdata[30]
.sym 68607 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 68608 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 68611 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 68615 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68616 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 68617 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68618 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68619 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 68620 flash_io2_di
.sym 68621 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I0_O
.sym 68622 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 68623 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 68624 soc.spimemio.din_data[5]
.sym 68627 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68628 soc.spimemio.din_data[7]
.sym 68629 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 68636 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 68637 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68638 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 68639 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 68641 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 68642 soc.spimemio.dout_data[3]
.sym 68643 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 68644 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 68645 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68646 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 68648 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 68649 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 68651 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68652 soc.spimemio.state[4]
.sym 68653 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 68654 soc.spimemio.state[10]
.sym 68655 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68656 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68658 soc.spimemio.dout_data[5]
.sym 68660 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68661 soc.spimemio.state[7]
.sym 68668 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68669 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68670 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 68671 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68674 soc.spimemio.state[7]
.sym 68675 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 68676 soc.spimemio.state[4]
.sym 68677 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 68680 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 68682 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 68683 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68687 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 68689 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68692 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68693 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 68695 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 68698 soc.spimemio.state[10]
.sym 68699 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68700 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 68701 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 68704 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 68705 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 68706 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68707 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68710 soc.spimemio.dout_data[5]
.sym 68711 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68712 soc.spimemio.dout_data[3]
.sym 68713 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68715 clk$SB_IO_IN_$glb_clk
.sym 68717 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 68719 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 68720 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 68721 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 68722 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68724 soc.spimemio.dout_data[7]
.sym 68727 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 68730 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 68731 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68732 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 68733 $PACKER_VCC_NET
.sym 68734 soc.spimemio.xfer.count[0]
.sym 68735 iomem_wdata[18]
.sym 68737 $PACKER_VCC_NET
.sym 68738 iomem_wdata[24]
.sym 68739 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68740 soc.spimemio.xfer.count[1]
.sym 68742 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68743 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 68744 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68746 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68747 flash_io1_oe
.sym 68748 soc.spimemio.dout_data[7]
.sym 68749 soc.spimemio_cfgreg_do[20]
.sym 68750 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 68752 flash_csb$SB_IO_OUT
.sym 68758 soc.spimemio_cfgreg_do[21]
.sym 68760 soc.spimemio_cfgreg_do[20]
.sym 68762 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68763 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1]
.sym 68768 soc.spimemio.din_qspi
.sym 68769 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68770 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68771 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68775 soc.spimemio_cfgreg_do[20]
.sym 68776 soc.spimemio_cfgreg_do[22]
.sym 68777 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68778 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 68779 soc.spimemio.din_ddr
.sym 68780 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 68782 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68786 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 68787 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1]
.sym 68788 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 68789 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 68791 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 68792 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1]
.sym 68794 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68798 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 68799 soc.spimemio_cfgreg_do[20]
.sym 68800 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68803 soc.spimemio_cfgreg_do[21]
.sym 68804 soc.spimemio.din_qspi
.sym 68805 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 68806 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 68809 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68810 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68815 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 68818 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68821 soc.spimemio.din_ddr
.sym 68822 soc.spimemio_cfgreg_do[22]
.sym 68823 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 68824 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 68827 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 68829 soc.spimemio_cfgreg_do[20]
.sym 68833 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 68834 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1]
.sym 68835 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68836 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68838 clk$SB_IO_IN_$glb_clk
.sym 68839 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 68840 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 68841 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 68842 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 68843 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 68844 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 68845 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 68846 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1[3]
.sym 68847 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 68852 soc.spimemio_cfgreg_do[21]
.sym 68854 iomem_wdata[20]
.sym 68856 iomem_wdata[26]
.sym 68857 iomem_wdata[17]
.sym 68858 iomem_addr[8]
.sym 68859 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 68860 iomem_addr[8]
.sym 68861 soc.spimemio.xfer.count[2]
.sym 68863 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 68864 iomem_addr[11]
.sym 68865 iomem_wdata[23]
.sym 68866 soc.spimemio.state[4]
.sym 68868 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68869 iomem_wdata[19]
.sym 68870 flash_clk$SB_IO_OUT
.sym 68871 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68874 iomem_wdata[16]
.sym 68875 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I0_O
.sym 68881 iomem_addr[4]
.sym 68882 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68883 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 68884 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68885 soc.spimemio_cfgreg_do[20]
.sym 68886 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68887 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68890 soc.spimemio_cfgreg_do[17]
.sym 68891 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 68892 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 68893 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 68894 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 68895 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68899 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I0_O
.sym 68901 iomem_addr[5]
.sym 68902 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68906 soc.spimemio_cfgreg_do[22]
.sym 68907 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 68908 soc.spimemio_cfgreg_do[21]
.sym 68909 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 68910 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 68911 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[1]
.sym 68914 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 68917 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[1]
.sym 68920 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68921 soc.spimemio_cfgreg_do[17]
.sym 68922 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 68923 soc.spimemio_cfgreg_do[20]
.sym 68926 soc.spimemio_cfgreg_do[21]
.sym 68927 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68928 soc.spimemio_cfgreg_do[22]
.sym 68929 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68932 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 68934 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 68938 iomem_addr[5]
.sym 68939 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68940 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68941 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 68944 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68945 soc.spimemio_cfgreg_do[20]
.sym 68946 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68950 iomem_addr[4]
.sym 68951 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 68952 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 68953 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 68957 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 68958 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68960 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I0_O
.sym 68961 clk$SB_IO_IN_$glb_clk
.sym 68962 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 68963 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 68964 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 68965 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 68967 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 68968 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68970 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 68975 iomem_addr[4]
.sym 68976 iomem_addr[6]
.sym 68977 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 68980 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 68984 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 68985 iomem_addr[3]
.sym 68986 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 68987 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 68988 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 68991 soc.spimemio.xfer.xfer_ddr
.sym 68994 soc.spimemio_cfgreg_do[21]
.sym 68995 soc.spimemio.rd_addr[8]
.sym 68998 soc.spimemio.din_data[1]
.sym 69004 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 69006 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69009 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 69010 iomem_wdata[18]
.sym 69011 iomem_wdata[17]
.sym 69015 iomem_addr[21]
.sym 69016 iomem_addr[12]
.sym 69018 iomem_wdata[20]
.sym 69020 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 69024 iomem_addr[20]
.sym 69025 soc.spimemio.state[4]
.sym 69029 iomem_wdata[19]
.sym 69030 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 69034 iomem_wdata[16]
.sym 69035 iomem_addr[13]
.sym 69037 iomem_addr[13]
.sym 69038 soc.spimemio.state[4]
.sym 69039 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 69045 iomem_wdata[17]
.sym 69049 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 69050 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 69051 iomem_addr[21]
.sym 69052 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 69055 iomem_addr[12]
.sym 69056 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 69057 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 69058 iomem_addr[20]
.sym 69062 iomem_wdata[20]
.sym 69068 iomem_wdata[18]
.sym 69074 iomem_wdata[16]
.sym 69080 iomem_wdata[19]
.sym 69083 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69084 clk$SB_IO_IN_$glb_clk
.sym 69085 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69087 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 69088 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 69089 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 69090 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 69091 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 69092 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 69093 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 69101 iomem_addr[21]
.sym 69102 soc.spimemio_cfgreg_do[17]
.sym 69105 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 69106 iomem_wdata[20]
.sym 69107 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 69109 iomem_addr[15]
.sym 69110 soc.spimemio.rd_addr[15]
.sym 69111 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69113 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 69118 iomem_addr[14]
.sym 69120 flash_io2_di
.sym 69121 soc.spimemio_cfgreg_do[19]
.sym 69127 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 69129 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 69130 soc.simpleuart_reg_div_do[18]
.sym 69131 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 69137 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 69138 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 69139 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_1_I2[2]
.sym 69140 soc.spimemio_cfgreg_do[18]
.sym 69141 $PACKER_VCC_NET
.sym 69142 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69143 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69144 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69145 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 69146 soc.spimemio.rd_valid
.sym 69147 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 69149 flash_io3_oe_SB_LUT4_I0_I3[2]
.sym 69152 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 69153 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 69154 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 69155 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 69160 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69162 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 69163 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69166 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 69167 soc.spimemio_cfgreg_do[18]
.sym 69168 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_1_I2[2]
.sym 69169 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 69173 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69174 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69178 $PACKER_VCC_NET
.sym 69184 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 69187 soc.simpleuart_reg_div_do[18]
.sym 69190 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 69191 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 69192 soc.spimemio.rd_valid
.sym 69193 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 69196 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 69198 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 69202 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 69203 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69204 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 69205 flash_io3_oe_SB_LUT4_I0_I3[2]
.sym 69206 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 69207 clk$SB_IO_IN_$glb_clk
.sym 69208 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 69209 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 69210 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 69211 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 69212 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 69213 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 69214 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 69215 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 69216 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 69219 soc.mem_rdata[18]
.sym 69224 soc.simpleuart_reg_div_do[18]
.sym 69225 soc.spimemio.rd_addr[2]
.sym 69226 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 69231 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 69232 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 69233 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 69234 soc.spimemio.rd_addr[7]
.sym 69235 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69236 soc.spimemio.rd_valid
.sym 69237 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 69238 soc.spimemio_cfgreg_do[19]
.sym 69239 iomem_addr[23]
.sym 69240 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 69241 soc.spimemio.dout_data[7]
.sym 69242 soc.spimemio.rd_addr[3]
.sym 69243 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 69244 flash_io1_oe
.sym 69251 iomem_addr[5]
.sym 69254 iomem_addr[9]
.sym 69255 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 69256 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 69257 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 69258 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 69260 soc.spimemio.buffer[17]
.sym 69261 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 69263 flash_io2_oe
.sym 69264 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69266 iomem_addr[14]
.sym 69267 soc.mem_valid
.sym 69270 iomem_addr[12]
.sym 69272 iomem_addr[10]
.sym 69274 soc.spimemio.rd_inc
.sym 69276 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 69278 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 69283 iomem_addr[10]
.sym 69284 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 69286 soc.spimemio.rd_inc
.sym 69289 soc.mem_valid
.sym 69290 flash_io2_oe
.sym 69291 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69295 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 69296 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 69297 iomem_addr[9]
.sym 69298 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 69301 iomem_addr[5]
.sym 69302 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 69303 soc.spimemio.rd_inc
.sym 69310 soc.spimemio.buffer[17]
.sym 69319 iomem_addr[14]
.sym 69320 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 69321 iomem_addr[12]
.sym 69322 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 69325 soc.spimemio.rd_inc
.sym 69326 iomem_addr[9]
.sym 69327 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 69329 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 69330 clk$SB_IO_IN_$glb_clk
.sym 69332 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 69333 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 69334 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 69335 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 69336 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 69337 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 69338 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 69339 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 69342 soc.mem_rdata[21]
.sym 69344 iomem_addr[7]
.sym 69345 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 69347 soc.spimemio.rd_addr[12]
.sym 69348 iomem_addr[11]
.sym 69350 iomem_addr[9]
.sym 69351 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 69353 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 69355 iomem_addr[5]
.sym 69356 soc.spimemio.rd_inc
.sym 69358 soc.mem_rdata[21]
.sym 69359 iomem_addr[10]
.sym 69360 iomem_addr[11]
.sym 69361 soc.spimemio.rd_addr[16]
.sym 69362 soc.spimemio.rd_addr[4]
.sym 69363 soc.spimem_rdata[19]
.sym 69364 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 69365 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 69366 soc.mem_rdata[17]
.sym 69367 soc.spimemio.rd_addr[9]
.sym 69373 iomem_addr[5]
.sym 69375 iomem_addr[10]
.sym 69376 soc.spimemio.rd_addr[5]
.sym 69377 soc.spimem_rdata[17]
.sym 69378 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 69379 soc.spimem_rdata[19]
.sym 69381 soc.spimemio.rd_addr[10]
.sym 69382 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69383 iomem_addr[7]
.sym 69384 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 69385 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 69386 iomem_addr[6]
.sym 69387 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 69388 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 69389 soc.spimemio.rd_addr[7]
.sym 69390 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69392 soc.spimemio.rd_addr[6]
.sym 69394 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69395 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 69396 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69397 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69398 soc.spimemio.dout_data[1]
.sym 69400 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69401 soc.mem_valid
.sym 69402 iomem_ready_SB_LUT4_I3_O[2]
.sym 69404 flash_io1_oe
.sym 69406 flash_io1_oe
.sym 69407 soc.mem_valid
.sym 69409 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69412 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 69413 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 69414 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 69415 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69420 soc.spimemio.dout_data[1]
.sym 69424 soc.spimemio.rd_addr[6]
.sym 69425 iomem_addr[10]
.sym 69426 soc.spimemio.rd_addr[10]
.sym 69427 iomem_addr[6]
.sym 69430 soc.spimem_rdata[19]
.sym 69431 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69432 iomem_ready_SB_LUT4_I3_O[2]
.sym 69433 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69436 iomem_addr[7]
.sym 69437 iomem_addr[5]
.sym 69438 soc.spimemio.rd_addr[5]
.sym 69439 soc.spimemio.rd_addr[7]
.sym 69442 soc.spimem_rdata[17]
.sym 69443 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69444 iomem_ready_SB_LUT4_I3_O[2]
.sym 69445 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69448 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 69449 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 69450 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69451 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69452 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 69453 clk$SB_IO_IN_$glb_clk
.sym 69455 soc.spimemio.rd_addr[7]
.sym 69456 soc.spimemio.rd_addr[4]
.sym 69457 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 69458 soc.spimemio.rd_addr[6]
.sym 69459 soc.spimemio.rd_addr[3]
.sym 69460 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 69461 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69462 soc.spimemio.rd_addr[11]
.sym 69465 soc.cpu.mem_16bit_buffer[2]
.sym 69467 iomem_addr[5]
.sym 69468 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 69470 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 69471 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 69472 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 69474 iomem_addr[6]
.sym 69475 iomem_addr[12]
.sym 69476 iomem_wdata[27]
.sym 69478 iomem_addr[4]
.sym 69479 soc.spimemio.rd_addr[8]
.sym 69480 iomem_addr[9]
.sym 69481 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 69482 soc.spimemio.rd_addr[21]
.sym 69484 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69485 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 69486 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 69490 soc.spimemio.rd_addr[13]
.sym 69496 iomem_addr[6]
.sym 69497 soc.mem_valid
.sym 69498 soc.spimemio_cfgreg_do[17]
.sym 69499 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 69500 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 69501 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69502 soc.spimemio_cfgreg_do[21]
.sym 69503 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 69505 soc.mem_valid
.sym 69506 soc.spimemio.rd_valid
.sym 69507 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69508 soc.spimemio_cfgreg_do[19]
.sym 69509 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[1]
.sym 69510 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 69515 soc.spimemio.rd_addr[6]
.sym 69516 soc.spimemio_cfgreg_do[16]
.sym 69518 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69523 iomem_addr[8]
.sym 69526 soc.spimemio.rd_addr[8]
.sym 69527 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69529 iomem_addr[8]
.sym 69530 soc.spimemio.rd_addr[8]
.sym 69532 soc.spimemio.rd_valid
.sym 69535 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 69536 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69537 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 69538 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 69541 soc.mem_valid
.sym 69543 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69544 soc.spimemio_cfgreg_do[19]
.sym 69547 soc.spimemio.rd_addr[6]
.sym 69548 iomem_addr[6]
.sym 69549 soc.spimemio.rd_addr[8]
.sym 69550 iomem_addr[8]
.sym 69553 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69554 soc.mem_valid
.sym 69555 soc.spimemio_cfgreg_do[17]
.sym 69560 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69561 soc.mem_valid
.sym 69562 soc.spimemio_cfgreg_do[21]
.sym 69565 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69566 soc.mem_valid
.sym 69567 soc.spimemio_cfgreg_do[16]
.sym 69571 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 69572 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69573 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 69574 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[1]
.sym 69578 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 69579 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 69580 soc.spimemio.rd_addr[16]
.sym 69581 soc.spimem_rdata[19]
.sym 69582 soc.spimemio.rd_addr[17]
.sym 69583 soc.spimemio.rd_addr[18]
.sym 69584 soc.spimemio.rd_addr[8]
.sym 69585 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[1]
.sym 69589 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 69592 iomem_addr[3]
.sym 69594 iomem_addr[7]
.sym 69595 iomem_addr[6]
.sym 69596 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 69600 iomem_addr[6]
.sym 69602 soc.spimemio.rd_addr[15]
.sym 69603 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 69604 soc.spimemio.rd_addr[22]
.sym 69605 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 69606 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 69607 iomem_addr[17]
.sym 69609 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 69610 iomem_addr[14]
.sym 69611 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69612 soc.mem_rdata[21]
.sym 69613 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 69619 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[2]
.sym 69620 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 69621 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3]
.sym 69622 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 69623 iomem_addr[4]
.sym 69624 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 69625 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 69626 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]
.sym 69627 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[2]
.sym 69628 soc.spimemio.rd_addr[4]
.sym 69629 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[0]
.sym 69630 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 69631 iomem_addr[4]
.sym 69632 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 69634 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 69635 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 69636 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 69637 soc.spimemio.rd_addr[9]
.sym 69638 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69640 iomem_addr[9]
.sym 69641 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 69642 soc.spimemio.rd_addr[22]
.sym 69643 iomem_addr[22]
.sym 69645 iomem_addr[19]
.sym 69646 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 69647 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 69650 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[1]
.sym 69652 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 69653 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 69655 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 69658 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 69659 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 69660 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69661 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 69664 soc.spimemio.rd_addr[4]
.sym 69665 iomem_addr[22]
.sym 69666 iomem_addr[4]
.sym 69667 soc.spimemio.rd_addr[22]
.sym 69670 iomem_addr[19]
.sym 69671 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 69672 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 69673 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 69676 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3]
.sym 69677 iomem_addr[9]
.sym 69678 soc.spimemio.rd_addr[9]
.sym 69679 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]
.sym 69682 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 69683 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 69684 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 69685 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 69689 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[0]
.sym 69690 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[1]
.sym 69691 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[2]
.sym 69695 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[2]
.sym 69696 iomem_addr[4]
.sym 69697 soc.spimemio.rd_addr[4]
.sym 69701 soc.spimemio.rd_addr[20]
.sym 69702 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 69703 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 69705 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 69706 soc.spimemio.rd_addr[13]
.sym 69707 soc.spimemio.rd_addr[15]
.sym 69708 soc.spimemio.rd_addr[22]
.sym 69711 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 69716 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 69719 iomem_addr[10]
.sym 69720 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 69721 iomem_addr[12]
.sym 69724 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 69725 iomem_addr[18]
.sym 69726 iomem_addr[19]
.sym 69727 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 69728 iomem_addr[16]
.sym 69729 soc.spimemio.dout_data[7]
.sym 69730 iomem_addr[23]
.sym 69732 soc.mem_rdata[16]
.sym 69734 iomem_addr[20]
.sym 69735 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 69736 iomem_addr[21]
.sym 69742 iomem_addr[19]
.sym 69743 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69744 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 69745 iomem_addr[20]
.sym 69746 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 69747 soc.spimemio.rd_addr[18]
.sym 69748 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 69749 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 69751 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69753 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69754 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 69755 soc.spimemio.rd_addr[18]
.sym 69756 soc.spimemio.rd_addr[8]
.sym 69757 iomem_addr[8]
.sym 69758 soc.spimemio.rd_addr[20]
.sym 69759 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 69760 iomem_addr[22]
.sym 69762 iomem_addr[18]
.sym 69763 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 69765 soc.spimemio.rd_addr[22]
.sym 69766 soc.spimemio.rd_addr[20]
.sym 69770 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 69771 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69775 soc.spimemio.rd_addr[18]
.sym 69776 iomem_addr[20]
.sym 69777 iomem_addr[18]
.sym 69778 soc.spimemio.rd_addr[20]
.sym 69781 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 69782 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69784 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69787 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 69788 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 69789 soc.spimemio.rd_addr[20]
.sym 69790 iomem_addr[20]
.sym 69793 soc.spimemio.rd_addr[8]
.sym 69794 iomem_addr[8]
.sym 69795 iomem_addr[20]
.sym 69796 soc.spimemio.rd_addr[20]
.sym 69799 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 69800 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 69801 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 69806 iomem_addr[22]
.sym 69807 soc.spimemio.rd_addr[22]
.sym 69811 iomem_addr[19]
.sym 69812 soc.spimemio.rd_addr[18]
.sym 69813 iomem_addr[18]
.sym 69814 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 69817 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 69818 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69819 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 69820 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 69825 soc.spimemio.buffer[23]
.sym 69826 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 69828 soc.spimemio.buffer[22]
.sym 69830 soc.spimemio.buffer[19]
.sym 69831 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 69834 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 69835 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 69848 soc.spimemio.dout_data[5]
.sym 69850 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 69854 soc.mem_rdata[17]
.sym 69856 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 69857 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 69858 soc.mem_rdata[21]
.sym 69859 soc.mem_rdata[18]
.sym 69867 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[3]
.sym 69869 soc.spimemio.buffer[12]
.sym 69877 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[2]
.sym 69881 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69882 soc.spimemio.buffer[23]
.sym 69891 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 69893 soc.spimemio.buffer[22]
.sym 69899 soc.spimemio.buffer[22]
.sym 69912 soc.spimemio.buffer[12]
.sym 69916 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[2]
.sym 69917 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 69918 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 69919 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[3]
.sym 69928 soc.spimemio.buffer[23]
.sym 69944 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 69945 clk$SB_IO_IN_$glb_clk
.sym 69947 soc.spimemio.rd_addr[23]
.sym 69949 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 69954 soc.spimemio.rd_addr[21]
.sym 69957 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 69961 soc.spimemio.dout_data[3]
.sym 69964 iomem_addr[13]
.sym 69971 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 69972 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 69973 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 69974 soc.mem_rdata[31]
.sym 69975 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 69976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 69978 soc.spimemio.rd_addr[21]
.sym 69979 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 69981 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 69988 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 69990 soc.spimem_rdata[12]
.sym 69994 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 69995 iomem_ready_SB_LUT4_I3_O[2]
.sym 69999 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 70001 soc.spimemio.dout_data[7]
.sym 70002 soc.spimemio.dout_data[6]
.sym 70007 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 70008 soc.spimemio.dout_data[5]
.sym 70009 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70010 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70012 soc.mem_valid
.sym 70013 soc.spimemio.dout_data[4]
.sym 70016 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 70019 UART_RX_SB_LUT4_I1_I0[3]
.sym 70021 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 70022 soc.mem_valid
.sym 70028 soc.spimemio.dout_data[7]
.sym 70033 soc.spimem_rdata[12]
.sym 70034 iomem_ready_SB_LUT4_I3_O[2]
.sym 70035 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70036 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70042 soc.spimemio.dout_data[5]
.sym 70047 soc.spimemio.dout_data[4]
.sym 70051 soc.spimemio.dout_data[6]
.sym 70058 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70059 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 70063 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 70064 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 70065 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 70066 UART_RX_SB_LUT4_I1_I0[3]
.sym 70067 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 70068 clk$SB_IO_IN_$glb_clk
.sym 70070 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 70073 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 70076 soc.cpu.clear_prefetched_high_word_q
.sym 70082 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 70087 iomem_addr[16]
.sym 70093 iomem_addr[21]
.sym 70094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 70095 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70096 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 70097 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70098 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70099 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 70102 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 70104 soc.mem_rdata[21]
.sym 70105 iomem_ready_SB_LUT4_I3_O[2]
.sym 70116 soc.spimemio.buffer[14]
.sym 70120 soc.spimemio.buffer[15]
.sym 70121 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 70122 soc.spimemio.buffer[13]
.sym 70123 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 70124 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 70126 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70127 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 70128 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70129 soc.mem_rdata[26]
.sym 70131 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 70133 soc.cpu.clear_prefetched_high_word_q
.sym 70134 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70135 UART_RX_SB_LUT4_I1_I0[3]
.sym 70138 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 70140 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 70142 soc.mem_rdata[25]
.sym 70146 soc.spimemio.buffer[15]
.sym 70150 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70151 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 70152 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70153 soc.mem_rdata[25]
.sym 70156 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 70157 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 70158 soc.cpu.clear_prefetched_high_word_q
.sym 70162 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 70163 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 70164 UART_RX_SB_LUT4_I1_I0[3]
.sym 70165 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 70170 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70174 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70175 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 70176 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70177 soc.mem_rdata[26]
.sym 70183 soc.spimemio.buffer[14]
.sym 70189 soc.spimemio.buffer[13]
.sym 70190 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 70191 clk$SB_IO_IN_$glb_clk
.sym 70193 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70194 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70195 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 70196 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 70197 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70198 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 70199 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 70200 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70203 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 70211 iomem_addr[10]
.sym 70214 soc.cpu.mem_la_firstword_xfer
.sym 70215 soc.cpu.mem_valid_SB_DFFESR_Q_R
.sym 70217 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70220 soc.mem_rdata[16]
.sym 70221 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70225 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70227 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 70236 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70237 UART_RX_SB_LUT4_I1_I0[3]
.sym 70238 soc.cpu.mem_valid_SB_DFFESR_Q_R
.sym 70239 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 70240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 70241 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70242 soc.spimem_rdata[15]
.sym 70243 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70245 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 70247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 70248 soc.spimem_rdata[14]
.sym 70249 soc.spimem_rdata[13]
.sym 70253 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 70255 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 70257 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70261 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 70262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 70263 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70265 iomem_ready_SB_LUT4_I3_O[2]
.sym 70267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 70268 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 70270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 70273 soc.spimem_rdata[15]
.sym 70274 iomem_ready_SB_LUT4_I3_O[2]
.sym 70275 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70276 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70279 soc.spimem_rdata[13]
.sym 70280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 70281 iomem_ready_SB_LUT4_I3_O[2]
.sym 70282 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70286 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 70291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 70292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 70293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 70294 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70297 UART_RX_SB_LUT4_I1_I0[3]
.sym 70299 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 70303 iomem_ready_SB_LUT4_I3_O[2]
.sym 70304 soc.spimem_rdata[14]
.sym 70305 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70306 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70309 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70310 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70311 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70313 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 70314 clk$SB_IO_IN_$glb_clk
.sym 70315 soc.cpu.mem_valid_SB_DFFESR_Q_R
.sym 70316 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 70317 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 70318 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 70319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 70320 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70321 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 70323 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70327 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 70328 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70331 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 70332 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70333 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70335 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 70336 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70337 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70338 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 70339 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 70340 soc.mem_valid
.sym 70341 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70342 soc.mem_rdata[17]
.sym 70343 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70344 soc.cpu.mem_rdata_latched[0]
.sym 70345 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70346 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 70347 soc.mem_rdata[18]
.sym 70350 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70362 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70364 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70365 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70368 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70370 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70372 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70374 soc.mem_rdata[30]
.sym 70375 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 70377 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70380 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 70381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 70383 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 70384 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 70386 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70387 soc.mem_rdata[21]
.sym 70391 soc.mem_rdata[21]
.sym 70396 soc.mem_rdata[30]
.sym 70402 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70403 soc.mem_rdata[30]
.sym 70404 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70405 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70408 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70409 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70410 soc.mem_rdata[21]
.sym 70411 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 70414 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70415 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 70417 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 70420 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70423 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70426 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70427 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70428 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 70429 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70433 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70435 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70436 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 70437 clk$SB_IO_IN_$glb_clk
.sym 70439 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 70440 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70441 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 70443 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 70444 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 70445 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70446 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70453 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70454 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70455 UART_RX_SB_LUT4_I1_I0[3]
.sym 70456 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70461 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70463 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 70465 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 70466 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 70467 soc.mem_rdata[31]
.sym 70468 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70469 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70470 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70471 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 70472 soc.cpu.mem_rdata_latched[0]
.sym 70473 soc.cpu.mem_16bit_buffer[0]
.sym 70474 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 70481 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 70482 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 70483 soc.mem_rdata[31]
.sym 70484 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70485 soc.mem_rdata[29]
.sym 70486 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70488 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 70489 soc.cpu.mem_16bit_buffer[14]
.sym 70490 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70491 soc.mem_rdata[16]
.sym 70493 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70494 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 70500 soc.mem_valid
.sym 70501 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70506 soc.mem_rdata[18]
.sym 70508 soc.cpu.mem_rdata_q[16]
.sym 70509 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70510 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70513 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70514 soc.cpu.mem_rdata_q[16]
.sym 70515 soc.mem_rdata[16]
.sym 70516 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70520 soc.mem_rdata[16]
.sym 70525 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70526 soc.mem_rdata[31]
.sym 70527 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70528 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70531 soc.mem_rdata[18]
.sym 70538 soc.mem_rdata[29]
.sym 70543 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 70544 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70545 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 70546 soc.mem_valid
.sym 70549 soc.cpu.mem_16bit_buffer[14]
.sym 70550 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 70551 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70552 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70557 soc.mem_rdata[31]
.sym 70559 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 70560 clk$SB_IO_IN_$glb_clk
.sym 70562 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 70563 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70564 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 70565 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 70566 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70567 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 70568 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 70569 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70573 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 70576 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70581 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 70583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 70585 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70586 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70587 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70588 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70589 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 70591 soc.cpu.mem_rdata_latched[1]
.sym 70592 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 70593 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70594 soc.cpu.mem_rdata_q[16]
.sym 70595 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 70596 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 70597 soc.cpu.mem_rdata_q[18]
.sym 70603 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70604 soc.cpu.mem_rdata_q[18]
.sym 70605 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70606 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 70608 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70609 soc.mem_rdata[28]
.sym 70610 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70611 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 70612 soc.mem_rdata[17]
.sym 70613 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70615 soc.cpu.mem_rdata_q[2]
.sym 70616 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70618 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70620 soc.mem_rdata[18]
.sym 70621 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 70625 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 70628 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70629 soc.cpu.mem_rdata_q[17]
.sym 70631 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 70633 soc.cpu.mem_16bit_buffer[0]
.sym 70636 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70637 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70638 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 70639 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70642 soc.cpu.mem_rdata_q[2]
.sym 70643 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70644 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 70645 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70648 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70649 soc.cpu.mem_16bit_buffer[0]
.sym 70650 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70651 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 70654 soc.mem_rdata[18]
.sym 70656 soc.cpu.mem_rdata_q[18]
.sym 70657 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70662 soc.mem_rdata[17]
.sym 70666 soc.cpu.mem_rdata_q[18]
.sym 70667 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70668 soc.mem_rdata[18]
.sym 70669 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70672 soc.mem_rdata[17]
.sym 70673 soc.cpu.mem_rdata_q[17]
.sym 70674 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70675 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70678 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70679 soc.mem_rdata[28]
.sym 70680 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 70681 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70682 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 70683 clk$SB_IO_IN_$glb_clk
.sym 70685 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 70686 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 70687 soc.cpu.mem_rdata_q[16]
.sym 70688 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 70689 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 70690 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70691 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 70692 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 70695 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 70700 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70703 soc.cpu.mem_rdata_latched[0]
.sym 70704 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70705 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 70706 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70707 soc.mem_rdata[25]
.sym 70709 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 70710 soc.cpu.mem_rdata_latched[0]
.sym 70711 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 70712 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 70713 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70714 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70715 soc.cpu.mem_rdata_q[17]
.sym 70716 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.sym 70717 soc.cpu.mem_rdata_latched[1]
.sym 70718 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 70726 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 70727 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 70728 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 70729 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70730 soc.cpu.mem_16bit_buffer[1]
.sym 70731 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 70732 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 70733 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70734 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70735 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 70737 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 70738 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70739 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 70740 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70741 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70744 soc.cpu.mem_16bit_buffer[2]
.sym 70745 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 70746 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70750 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70752 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 70753 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70755 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70756 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70759 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 70760 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70761 soc.cpu.mem_16bit_buffer[1]
.sym 70762 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70766 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70768 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 70771 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70772 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70773 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70774 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70777 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 70778 soc.cpu.mem_16bit_buffer[2]
.sym 70779 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 70780 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 70784 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 70786 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 70789 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70791 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 70792 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70797 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 70798 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70801 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 70802 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 70803 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 70804 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 70808 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70809 soc.cpu.mem_rdata_q[17]
.sym 70810 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 70811 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 70812 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[1]
.sym 70813 soc.cpu.mem_rdata_q[18]
.sym 70814 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 70815 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 70820 soc.cpu.mem_rdata_latched[1]
.sym 70821 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70823 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 70824 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 70826 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 70828 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 70830 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70833 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 70834 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70835 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 70836 soc.cpu.mem_rdata_latched[0]
.sym 70837 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70838 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 70839 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 70840 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 70841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70842 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70843 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 70849 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 70850 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 70854 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70855 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[1]
.sym 70856 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70859 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 70862 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 70863 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70865 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70866 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 70867 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70872 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 70873 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70875 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[2]
.sym 70876 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 70878 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 70880 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70882 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[1]
.sym 70883 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[2]
.sym 70885 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70888 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70889 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 70891 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70894 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 70895 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70896 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 70897 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70900 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70901 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70903 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70907 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 70909 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70912 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70914 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 70915 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[1]
.sym 70918 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 70919 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 70920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 70921 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70924 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70925 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 70926 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 70929 clk$SB_IO_IN_$glb_clk
.sym 70931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70932 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 70933 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 70934 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 70935 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 70936 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 70937 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 70938 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70943 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 70946 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 70950 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70952 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70953 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70955 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 70957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 70958 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 70959 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70960 soc.cpu.mem_rdata_latched[0]
.sym 70961 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 70962 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70963 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 70964 soc.cpu.mem_rdata_latched[0]
.sym 70965 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 70966 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 70974 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 70975 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70978 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.sym 70979 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0[0]
.sym 70981 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 70983 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0[2]
.sym 70985 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70986 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 70988 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70989 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70990 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 70991 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 70993 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 70994 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70995 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 70997 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70998 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 71001 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 71003 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 71005 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71007 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71008 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71011 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0[0]
.sym 71012 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0[2]
.sym 71013 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71014 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 71018 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71019 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.sym 71023 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71026 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 71029 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71030 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71031 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 71032 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 71035 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71037 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 71038 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 71042 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 71043 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 71044 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71047 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 71048 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 71050 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 71052 clk$SB_IO_IN_$glb_clk
.sym 71054 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71055 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71056 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 71057 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 71058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71059 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71060 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71061 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 71066 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 71068 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71069 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 71073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71078 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71079 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 71080 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71081 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 71082 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 71083 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71085 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71086 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 71087 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71088 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71089 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71096 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71097 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 71098 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 71099 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 71100 soc.cpu.mem_rdata_latched[1]
.sym 71101 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 71103 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 71104 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71105 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 71106 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 71107 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 71108 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 71109 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 71112 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71114 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71115 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 71117 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71118 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 71119 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71120 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71121 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 71122 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71124 soc.cpu.mem_rdata_latched[0]
.sym 71125 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.sym 71126 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71128 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71129 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 71130 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 71131 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.sym 71134 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 71137 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 71140 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71141 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71142 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 71143 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 71146 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71147 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71148 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 71149 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 71152 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 71153 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71154 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71155 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 71158 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71159 soc.cpu.mem_rdata_latched[0]
.sym 71160 soc.cpu.mem_rdata_latched[1]
.sym 71161 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71164 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71167 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 71170 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.sym 71171 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 71172 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 71173 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 71175 clk$SB_IO_IN_$glb_clk
.sym 71177 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 71178 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71179 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 71180 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71181 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 71182 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71183 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 71184 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 71191 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71192 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71193 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 71198 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71199 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 71200 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71201 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71202 soc.cpu.mem_rdata_latched[0]
.sym 71203 soc.cpu.mem_rdata_latched[0]
.sym 71204 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71205 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71206 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 71207 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71209 soc.cpu.mem_rdata_latched[1]
.sym 71211 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 71212 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 71219 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 71220 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 71223 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 71225 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71230 soc.cpu.mem_rdata_latched[0]
.sym 71231 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 71233 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71234 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 71235 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 71236 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71237 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 71238 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71239 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71240 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71242 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71243 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 71244 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71245 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 71247 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71248 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 71253 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71254 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 71257 soc.cpu.mem_rdata_latched[0]
.sym 71259 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 71263 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71264 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 71265 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71266 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71269 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 71270 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 71271 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71272 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 71275 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71276 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71278 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 71281 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71282 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 71283 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71284 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 71287 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 71288 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71293 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71294 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71295 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 71296 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71300 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 71301 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 71302 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 71303 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 71304 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71305 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71306 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 71307 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71312 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71313 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 71315 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71316 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 71319 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 71321 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71323 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71324 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 71325 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71326 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 71327 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71328 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 71329 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71330 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71331 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 71333 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 71334 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 71335 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71341 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 71342 soc.cpu.mem_rdata_latched[1]
.sym 71344 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 71345 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71346 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 71347 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 71348 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 71349 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 71350 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71351 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71352 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71353 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71354 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 71355 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 71356 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71357 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71360 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 71362 soc.cpu.mem_rdata_latched[0]
.sym 71363 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 71364 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 71365 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71366 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 71367 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71368 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71372 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71374 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 71375 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 71376 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71377 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 71380 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 71382 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 71386 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 71387 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 71388 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71389 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71392 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 71393 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 71394 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71395 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 71398 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71400 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71401 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 71404 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 71405 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 71407 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71410 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 71411 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71412 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71413 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 71416 soc.cpu.mem_rdata_latched[0]
.sym 71418 soc.cpu.mem_rdata_latched[1]
.sym 71423 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 71424 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71425 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 71426 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 71427 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71428 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71429 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71430 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71437 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 71441 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 71447 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71451 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71453 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71454 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 71457 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71458 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71464 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71465 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71470 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 71471 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71472 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 71473 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71474 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 71475 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 71476 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71478 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71479 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 71480 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 71481 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71485 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71486 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 71488 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 71492 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71495 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 71499 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 71500 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71503 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 71505 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71506 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 71509 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 71510 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71511 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 71512 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71515 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71516 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71522 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71524 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 71528 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71529 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71533 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 71535 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 71539 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 71540 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71541 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 71546 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71547 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 71548 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.sym 71549 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 71550 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 71551 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 71552 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 71553 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71559 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71563 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 71567 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 71568 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71571 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71573 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 71574 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 71575 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71576 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71580 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71581 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71587 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 71588 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71590 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71591 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71592 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71593 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 71594 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 71595 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 71596 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71597 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71598 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 71599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71601 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 71602 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71603 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71606 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 71609 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 71611 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71612 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 71614 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 71617 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 71620 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 71621 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 71622 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71623 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 71626 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71627 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 71628 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71629 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71632 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71634 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 71635 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71638 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71639 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 71640 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 71641 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 71644 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 71645 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 71646 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 71647 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 71650 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 71651 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 71652 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71653 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71657 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71659 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 71663 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71664 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71673 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 71676 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71682 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 71688 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71696 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 71711 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71712 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 71713 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71714 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71715 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 71717 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 71718 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71719 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71720 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 71721 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71722 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 71723 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71725 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 71728 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71729 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71730 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 71731 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 71733 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 71735 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71736 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 71737 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71741 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71749 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 71750 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 71751 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 71755 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 71757 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71761 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 71762 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71763 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 71764 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71767 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71768 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 71770 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 71773 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 71774 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 71775 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 71776 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71779 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 71780 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71781 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 71782 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 71785 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 71786 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71787 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71788 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 71789 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 71790 clk$SB_IO_IN_$glb_clk
.sym 71813 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71815 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71837 COMM[0]$SB_IO_OUT
.sym 71859 COMM[0]$SB_IO_OUT
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71870 DBG[0]$SB_IO_OUT
.sym 71873 $PACKER_VCC_NET
.sym 71878 $PACKER_VCC_NET
.sym 71881 flash_io2_oe
.sym 71883 DBG[0]$SB_IO_OUT
.sym 71887 flash_io2_do
.sym 71910 iomem_wdata[11]
.sym 71911 soc.spimemio.xfer_clk
.sym 71935 soc.spimemio.xfer_io2_do
.sym 71936 soc.spimemio.xfer_io3_do
.sym 71939 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71943 soc.spimemio.xfer_io2_90
.sym 71946 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71947 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71954 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71956 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71957 soc.spimemio_cfgreg_do[22]
.sym 71960 soc.spimemio.xfer_io3_90
.sym 71975 soc.spimemio.xfer_io2_do
.sym 71981 soc.spimemio.xfer_io3_do
.sym 71986 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71987 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71988 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71991 soc.spimemio.xfer_io2_90
.sym 71992 soc.spimemio.xfer_io2_do
.sym 71994 soc.spimemio_cfgreg_do[22]
.sym 72004 soc.spimemio.xfer_io3_90
.sym 72005 soc.spimemio.xfer_io3_do
.sym 72006 soc.spimemio_cfgreg_do[22]
.sym 72009 flash_io3_do_SB_LUT4_O_I2[0]
.sym 72011 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72012 flash_io3_do_SB_LUT4_O_I2[1]
.sym 72014 clk$SB_IO_IN_$glb_clk
.sym 72016 flash_io3_di
.sym 72018 clk$SB_IO_IN
.sym 72041 iomem_addr[16]
.sym 72042 iomem_wdata[23]
.sym 72043 iomem_wdata[29]
.sym 72044 flash_io3_di
.sym 72050 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 72051 soc.spimemio_cfgreg_do[22]
.sym 72052 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 72063 soc.spimemio.xfer.obuffer[6]
.sym 72064 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72070 flash_io3_oe
.sym 72082 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72085 soc.spimemio.xfer.obuffer[0]
.sym 72087 $PACKER_VCC_NET
.sym 72097 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72100 soc.spimemio.xfer.obuffer[4]
.sym 72102 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 72104 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72105 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72106 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72108 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 72110 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 72113 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 72117 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 72118 soc.spimemio.xfer_csb
.sym 72120 soc.spimemio.xfer.obuffer[6]
.sym 72121 soc.spimemio.xfer_clk
.sym 72122 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72123 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72128 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 72131 soc.spimemio.xfer_clk
.sym 72133 soc.spimemio.xfer_csb
.sym 72136 soc.spimemio.xfer.obuffer[6]
.sym 72138 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72142 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72145 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72154 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 72156 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72157 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72160 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72161 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 72162 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72163 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72166 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 72167 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 72172 soc.spimemio.xfer.obuffer[4]
.sym 72173 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 72174 soc.spimemio.xfer.obuffer[6]
.sym 72175 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72176 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 72177 clk$SB_IO_IN_$glb_clk
.sym 72178 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 72191 soc.spimemio.xfer_clk
.sym 72193 soc.spimemio.xfer_io0_do
.sym 72194 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 72197 iomem_wdata[29]
.sym 72201 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 72204 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 72207 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 72211 $PACKER_VCC_NET
.sym 72212 flash_io3_di
.sym 72213 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72220 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 72221 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72223 soc.spimemio.xfer.xfer_ddr
.sym 72224 soc.spimemio.xfer.obuffer[2]
.sym 72225 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 72227 soc.spimemio.din_data[7]
.sym 72228 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 72229 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72230 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 72231 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 72232 soc.spimemio.xfer.obuffer[6]
.sym 72233 soc.spimemio.din_data[4]
.sym 72234 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 72241 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72242 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 72245 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72248 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 72249 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 72250 soc.spimemio.xfer.obuffer[0]
.sym 72251 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72254 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72255 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72259 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 72261 soc.spimemio.xfer.xfer_ddr
.sym 72262 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72265 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 72268 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 72271 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 72272 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72273 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 72274 soc.spimemio.din_data[4]
.sym 72277 soc.spimemio.xfer.obuffer[2]
.sym 72279 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 72283 soc.spimemio.xfer.obuffer[0]
.sym 72284 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72285 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72286 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 72289 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 72290 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72291 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72292 soc.spimemio.xfer.obuffer[6]
.sym 72295 soc.spimemio.din_data[7]
.sym 72296 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 72297 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 72298 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72299 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 72300 clk$SB_IO_IN_$glb_clk
.sym 72313 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 72314 soc.spimemio.din_data[5]
.sym 72317 soc.spimemio.din_rd
.sym 72318 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72322 soc.spimemio.xfer.obuffer[4]
.sym 72323 soc.spimemio.din_rd
.sym 72328 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 72329 soc.spimemio_cfgreg_do[22]
.sym 72330 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 72334 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 72335 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72336 soc.spimemio.xfer.count[3]
.sym 72343 soc.spimemio.xfer_clk
.sym 72346 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 72347 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 72348 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 72351 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 72354 soc.spimemio.xfer.count[2]
.sym 72355 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[2]
.sym 72356 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 72357 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72359 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 72360 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72361 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[2]
.sym 72362 soc.spimemio.xfer.xfer_ddr
.sym 72364 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[1]
.sym 72365 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 72369 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72370 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72372 iomem_wdata[11]
.sym 72377 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[2]
.sym 72378 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 72379 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 72382 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72383 soc.spimemio.xfer_clk
.sym 72384 soc.spimemio.xfer.xfer_ddr
.sym 72385 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 72388 soc.spimemio.xfer_clk
.sym 72389 soc.spimemio.xfer.xfer_ddr
.sym 72390 soc.spimemio.xfer.count[2]
.sym 72391 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 72394 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 72395 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 72397 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 72400 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 72401 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[1]
.sym 72402 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[2]
.sym 72403 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72406 soc.spimemio.xfer.xfer_ddr
.sym 72407 soc.spimemio.xfer_clk
.sym 72408 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72413 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72415 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72419 iomem_wdata[11]
.sym 72422 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 72423 clk$SB_IO_IN_$glb_clk
.sym 72424 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72435 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 72436 soc.spimemio.rd_addr[23]
.sym 72437 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 72439 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 72441 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2_O[2]
.sym 72445 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 72447 iomem_addr[16]
.sym 72450 soc.spimemio.din_data[1]
.sym 72452 soc.spimemio.dout_data[7]
.sym 72453 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 72456 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72460 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 72466 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 72469 soc.spimemio.xfer_clk
.sym 72472 soc.spimemio.xfer.count[2]
.sym 72473 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72474 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 72475 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 72477 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 72478 soc.spimemio.xfer.count[1]
.sym 72479 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 72480 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 72481 $PACKER_VCC_NET
.sym 72483 $PACKER_VCC_NET
.sym 72485 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72492 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 72493 soc.spimemio.xfer_clk
.sym 72496 soc.spimemio.xfer.count[3]
.sym 72497 soc.spimemio.xfer.count[0]
.sym 72498 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 72499 soc.spimemio.xfer_clk
.sym 72500 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 72501 soc.spimemio.xfer.count[0]
.sym 72502 $PACKER_VCC_NET
.sym 72504 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 72505 soc.spimemio.xfer_clk
.sym 72506 $PACKER_VCC_NET
.sym 72507 soc.spimemio.xfer.count[1]
.sym 72508 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 72510 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 72512 $PACKER_VCC_NET
.sym 72513 soc.spimemio.xfer.count[2]
.sym 72514 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 72517 soc.spimemio.xfer_clk
.sym 72518 $PACKER_VCC_NET
.sym 72519 soc.spimemio.xfer.count[3]
.sym 72520 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 72523 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 72525 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 72526 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 72529 soc.spimemio.xfer.count[1]
.sym 72530 soc.spimemio.xfer.count[0]
.sym 72531 soc.spimemio.xfer.count[3]
.sym 72535 soc.spimemio.xfer_clk
.sym 72536 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72537 soc.spimemio.xfer.count[2]
.sym 72538 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 72541 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72542 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 72543 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72544 soc.spimemio.xfer.count[0]
.sym 72545 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 72546 clk$SB_IO_IN_$glb_clk
.sym 72547 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 72560 iomem_wdata[25]
.sym 72563 iomem_wdata[16]
.sym 72564 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 72568 soc.spimemio.xfer.count[2]
.sym 72574 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72576 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72580 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 72581 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 72593 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 72594 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 72597 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72599 soc.spimemio.xfer.count[2]
.sym 72600 soc.spimemio.din_valid
.sym 72602 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72606 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 72607 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72608 soc.spimemio.dout_data[6]
.sym 72616 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72620 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72623 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 72625 soc.spimemio.xfer.count[2]
.sym 72634 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 72636 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72637 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72640 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72642 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 72646 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72647 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 72648 soc.spimemio.din_valid
.sym 72649 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72652 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 72653 soc.spimemio.din_valid
.sym 72654 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72655 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72665 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72666 soc.spimemio.dout_data[6]
.sym 72667 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72668 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72669 clk$SB_IO_IN_$glb_clk
.sym 72681 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 72683 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 72684 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 72685 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72688 soc.spimemio.din_data[1]
.sym 72691 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 72697 soc.spimemio.state[4]
.sym 72712 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 72713 iomem_addr[14]
.sym 72715 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 72716 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 72717 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 72719 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 72722 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72723 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 72724 iomem_addr[6]
.sym 72725 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72728 soc.spimemio.xfer.xfer_ddr
.sym 72729 soc.spimemio.xfer.last_fetch
.sym 72730 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 72731 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 72734 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72736 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 72737 iomem_addr[11]
.sym 72739 soc.spimemio_cfgreg_do[21]
.sym 72741 soc.spimemio.xfer.fetch
.sym 72747 soc.spimemio.xfer.xfer_ddr
.sym 72752 iomem_addr[11]
.sym 72753 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 72754 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 72757 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 72758 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 72759 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72760 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 72763 iomem_addr[14]
.sym 72764 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72765 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 72766 soc.spimemio_cfgreg_do[21]
.sym 72771 soc.spimemio.xfer.xfer_ddr
.sym 72772 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72775 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 72776 soc.spimemio.xfer.fetch
.sym 72777 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 72778 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 72781 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 72782 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 72783 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 72784 iomem_addr[6]
.sym 72787 soc.spimemio.xfer.last_fetch
.sym 72788 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 72789 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 72790 soc.spimemio.xfer.fetch
.sym 72792 clk$SB_IO_IN_$glb_clk
.sym 72807 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 72810 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I0_O
.sym 72811 soc.spimemio_cfgreg_do[19]
.sym 72812 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 72814 soc.spimemio.din_data[7]
.sym 72817 iomem_addr[14]
.sym 72819 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 72828 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 72835 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72839 iomem_addr[15]
.sym 72840 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 72842 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 72843 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 72845 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72847 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 72848 soc.spimemio_cfgreg_do[18]
.sym 72849 soc.spimemio.state[4]
.sym 72850 iomem_addr[23]
.sym 72853 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 72854 soc.spimemio_cfgreg_do[21]
.sym 72856 iomem_addr[19]
.sym 72857 soc.spimemio.state[4]
.sym 72864 soc.spimemio_cfgreg_do[22]
.sym 72866 iomem_addr[18]
.sym 72868 soc.spimemio_cfgreg_do[22]
.sym 72869 soc.spimemio_cfgreg_do[21]
.sym 72870 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72871 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 72874 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 72875 iomem_addr[23]
.sym 72876 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 72877 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 72880 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72881 soc.spimemio_cfgreg_do[21]
.sym 72882 soc.spimemio_cfgreg_do[22]
.sym 72892 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 72893 iomem_addr[19]
.sym 72894 soc.spimemio.state[4]
.sym 72895 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 72898 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 72900 soc.spimemio.state[4]
.sym 72901 iomem_addr[15]
.sym 72910 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 72911 iomem_addr[18]
.sym 72912 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72913 soc.spimemio_cfgreg_do[18]
.sym 72927 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 72929 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 72938 iomem_addr[23]
.sym 72942 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 72944 soc.spimemio.dout_data[7]
.sym 72949 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 72951 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 72952 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72958 soc.spimemio.rd_addr[4]
.sym 72965 soc.spimemio.rd_addr[2]
.sym 72970 soc.spimemio.rd_addr[8]
.sym 72973 soc.spimemio.rd_addr[2]
.sym 72979 soc.spimemio.rd_addr[7]
.sym 72984 soc.spimemio.rd_addr[6]
.sym 72985 soc.spimemio.rd_addr[5]
.sym 72987 soc.spimemio.rd_addr[3]
.sym 72989 soc.spimemio.rd_addr[9]
.sym 72990 $nextpnr_ICESTORM_LC_13$O
.sym 72992 soc.spimemio.rd_addr[2]
.sym 72996 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 72998 soc.spimemio.rd_addr[3]
.sym 73000 soc.spimemio.rd_addr[2]
.sym 73002 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 73005 soc.spimemio.rd_addr[4]
.sym 73006 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 73008 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 73010 soc.spimemio.rd_addr[5]
.sym 73012 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 73014 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 73016 soc.spimemio.rd_addr[6]
.sym 73018 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 73020 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 73023 soc.spimemio.rd_addr[7]
.sym 73024 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 73026 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[7]
.sym 73028 soc.spimemio.rd_addr[8]
.sym 73030 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 73032 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[8]
.sym 73034 soc.spimemio.rd_addr[9]
.sym 73036 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[7]
.sym 73052 soc.spimemio.rd_addr[4]
.sym 73067 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73069 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 73070 soc.spimemio.rd_addr[6]
.sym 73071 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73073 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 73074 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 73075 iomem_addr[15]
.sym 73076 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[8]
.sym 73081 soc.spimemio.rd_addr[10]
.sym 73083 soc.spimemio.rd_addr[13]
.sym 73085 soc.spimemio.rd_addr[15]
.sym 73087 soc.spimemio.rd_addr[12]
.sym 73091 soc.spimemio.rd_addr[14]
.sym 73098 soc.spimemio.rd_addr[16]
.sym 73104 soc.spimemio.rd_addr[11]
.sym 73109 soc.spimemio.rd_addr[17]
.sym 73113 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[9]
.sym 73116 soc.spimemio.rd_addr[10]
.sym 73117 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[8]
.sym 73119 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[10]
.sym 73122 soc.spimemio.rd_addr[11]
.sym 73123 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[9]
.sym 73125 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[11]
.sym 73128 soc.spimemio.rd_addr[12]
.sym 73129 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[10]
.sym 73131 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[12]
.sym 73133 soc.spimemio.rd_addr[13]
.sym 73135 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[11]
.sym 73137 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[13]
.sym 73139 soc.spimemio.rd_addr[14]
.sym 73141 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[12]
.sym 73143 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[14]
.sym 73145 soc.spimemio.rd_addr[15]
.sym 73147 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[13]
.sym 73149 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[15]
.sym 73151 soc.spimemio.rd_addr[16]
.sym 73153 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[14]
.sym 73155 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[16]
.sym 73158 soc.spimemio.rd_addr[17]
.sym 73159 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[15]
.sym 73175 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 73177 soc.spimemio.rd_addr[13]
.sym 73179 soc.spimemio.rd_addr[14]
.sym 73181 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 73183 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 73185 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 73190 soc.spimemio.rd_addr[11]
.sym 73191 soc.spimemio.rd_inc
.sym 73195 soc.spimemio.rd_addr[17]
.sym 73197 soc.spimemio.rd_addr[18]
.sym 73198 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 73199 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[16]
.sym 73204 soc.spimemio.rd_addr[18]
.sym 73205 iomem_addr[17]
.sym 73208 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 73209 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 73215 soc.spimemio.rd_addr[22]
.sym 73216 iomem_addr[4]
.sym 73219 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 73223 soc.spimemio.rd_addr[23]
.sym 73224 soc.spimemio.rd_addr[20]
.sym 73226 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 73227 soc.spimemio.rd_addr[21]
.sym 73232 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 73235 iomem_addr[15]
.sym 73236 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[17]
.sym 73239 soc.spimemio.rd_addr[18]
.sym 73240 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[16]
.sym 73242 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[18]
.sym 73245 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 73246 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[17]
.sym 73248 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[19]
.sym 73251 soc.spimemio.rd_addr[20]
.sym 73252 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[18]
.sym 73254 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[20]
.sym 73257 soc.spimemio.rd_addr[21]
.sym 73258 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[19]
.sym 73260 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[21]
.sym 73263 soc.spimemio.rd_addr[22]
.sym 73264 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[20]
.sym 73266 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 73269 soc.spimemio.rd_addr[23]
.sym 73270 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[21]
.sym 73273 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 73274 iomem_addr[4]
.sym 73275 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 73276 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 73279 iomem_addr[17]
.sym 73280 iomem_addr[15]
.sym 73281 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 73282 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 73302 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 73303 soc.spimemio.rd_addr[22]
.sym 73304 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73309 iomem_addr[17]
.sym 73310 soc.spimemio.rd_addr[20]
.sym 73311 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73313 iomem_addr[8]
.sym 73314 iomem_addr[4]
.sym 73315 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 73316 iomem_addr[3]
.sym 73317 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 73318 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 73320 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 73328 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 73330 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 73331 soc.spimemio.rd_inc
.sym 73332 iomem_addr[4]
.sym 73333 iomem_addr[6]
.sym 73334 iomem_addr[7]
.sym 73335 iomem_addr[11]
.sym 73336 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 73337 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73339 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 73340 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 73341 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73342 iomem_addr[3]
.sym 73346 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 73348 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 73350 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 73351 soc.spimemio.rd_inc
.sym 73354 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 73355 iomem_addr[5]
.sym 73356 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 73358 soc.spimemio.rd_addr[11]
.sym 73360 soc.spimemio.rd_inc
.sym 73361 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73363 iomem_addr[7]
.sym 73366 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 73368 iomem_addr[4]
.sym 73369 soc.spimemio.rd_inc
.sym 73372 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 73373 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73374 iomem_addr[3]
.sym 73375 iomem_addr[5]
.sym 73378 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 73379 iomem_addr[6]
.sym 73380 soc.spimemio.rd_inc
.sym 73384 iomem_addr[3]
.sym 73386 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 73387 soc.spimemio.rd_inc
.sym 73390 iomem_addr[11]
.sym 73391 soc.spimemio.rd_addr[11]
.sym 73392 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 73393 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 73396 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 73397 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 73398 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 73399 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 73402 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 73403 soc.spimemio.rd_inc
.sym 73404 iomem_addr[11]
.sym 73406 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 73407 clk$SB_IO_IN_$glb_clk
.sym 73424 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 73426 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 73427 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 73434 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 73436 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 73437 soc.spimemio.dout_data[7]
.sym 73444 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73450 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 73451 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 73452 soc.spimemio.rd_addr[16]
.sym 73454 soc.spimemio.rd_addr[17]
.sym 73457 soc.spimemio.rd_addr[22]
.sym 73459 soc.spimemio.rd_addr[4]
.sym 73462 soc.spimemio.rd_addr[3]
.sym 73463 soc.spimemio.rd_inc
.sym 73464 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 73466 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 73467 iomem_addr[17]
.sym 73468 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 73470 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 73471 soc.spimemio.buffer[19]
.sym 73473 iomem_addr[8]
.sym 73474 iomem_addr[4]
.sym 73476 iomem_addr[3]
.sym 73478 iomem_addr[18]
.sym 73479 iomem_addr[22]
.sym 73481 iomem_addr[16]
.sym 73483 soc.spimemio.rd_addr[17]
.sym 73484 iomem_addr[17]
.sym 73485 iomem_addr[22]
.sym 73486 soc.spimemio.rd_addr[22]
.sym 73489 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 73490 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 73491 iomem_addr[4]
.sym 73492 soc.spimemio.rd_addr[4]
.sym 73495 iomem_addr[16]
.sym 73496 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 73497 soc.spimemio.rd_inc
.sym 73503 soc.spimemio.buffer[19]
.sym 73507 soc.spimemio.rd_inc
.sym 73508 iomem_addr[17]
.sym 73509 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 73514 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 73515 iomem_addr[18]
.sym 73516 soc.spimemio.rd_inc
.sym 73519 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 73521 soc.spimemio.rd_inc
.sym 73522 iomem_addr[8]
.sym 73525 iomem_addr[3]
.sym 73526 soc.spimemio.rd_addr[16]
.sym 73527 soc.spimemio.rd_addr[3]
.sym 73528 iomem_addr[16]
.sym 73529 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 73530 clk$SB_IO_IN_$glb_clk
.sym 73542 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 73557 soc.spimemio.buffer[19]
.sym 73559 iomem_addr[15]
.sym 73564 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 73573 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 73575 iomem_addr[15]
.sym 73579 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 73581 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73584 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 73585 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 73587 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 73589 iomem_addr[20]
.sym 73591 iomem_addr[21]
.sym 73592 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 73594 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 73595 iomem_addr[13]
.sym 73596 iomem_addr[22]
.sym 73597 iomem_addr[19]
.sym 73601 iomem_addr[23]
.sym 73602 soc.spimemio.rd_inc
.sym 73603 iomem_addr[13]
.sym 73606 iomem_addr[20]
.sym 73608 soc.spimemio.rd_inc
.sym 73609 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 73612 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 73613 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 73614 iomem_addr[23]
.sym 73615 iomem_addr[13]
.sym 73618 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 73619 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 73620 iomem_addr[21]
.sym 73621 iomem_addr[19]
.sym 73630 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 73632 soc.spimemio.rd_inc
.sym 73633 iomem_addr[19]
.sym 73637 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 73638 iomem_addr[13]
.sym 73639 soc.spimemio.rd_inc
.sym 73642 soc.spimemio.rd_inc
.sym 73644 iomem_addr[15]
.sym 73645 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 73648 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 73649 soc.spimemio.rd_inc
.sym 73650 iomem_addr[22]
.sym 73652 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 73653 clk$SB_IO_IN_$glb_clk
.sym 73671 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 73673 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 73688 soc.spimemio.rd_inc
.sym 73698 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 73700 soc.spimemio.dout_data[6]
.sym 73702 soc.spimemio.rd_addr[15]
.sym 73704 soc.spimemio.dout_data[7]
.sym 73706 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 73709 soc.spimemio.rd_addr[13]
.sym 73710 iomem_addr[13]
.sym 73711 soc.spimemio.dout_data[3]
.sym 73714 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73719 iomem_addr[15]
.sym 73735 soc.spimemio.dout_data[7]
.sym 73742 iomem_addr[13]
.sym 73743 soc.spimemio.rd_addr[13]
.sym 73753 soc.spimemio.dout_data[6]
.sym 73765 soc.spimemio.dout_data[3]
.sym 73771 iomem_addr[15]
.sym 73772 soc.spimemio.rd_addr[15]
.sym 73773 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 73774 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 73775 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73776 clk$SB_IO_IN_$glb_clk
.sym 73804 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 73822 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 73823 iomem_addr[21]
.sym 73828 iomem_addr[23]
.sym 73836 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 73842 soc.spimemio.rd_addr[21]
.sym 73843 soc.spimemio.rd_addr[23]
.sym 73848 soc.spimemio.rd_inc
.sym 73852 soc.spimemio.rd_inc
.sym 73854 iomem_addr[23]
.sym 73855 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 73864 iomem_addr[23]
.sym 73865 soc.spimemio.rd_addr[21]
.sym 73866 iomem_addr[21]
.sym 73867 soc.spimemio.rd_addr[23]
.sym 73895 soc.spimemio.rd_inc
.sym 73896 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 73897 iomem_addr[21]
.sym 73898 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 73899 clk$SB_IO_IN_$glb_clk
.sym 73914 iomem_addr[23]
.sym 73919 iomem_addr[21]
.sym 73923 iomem_addr[18]
.sym 73931 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 73945 soc.cpu.clear_prefetched_high_word
.sym 73948 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 73954 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 73964 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 73965 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 73968 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 73976 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 73978 soc.cpu.clear_prefetched_high_word
.sym 73993 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 73994 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 73995 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 73996 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74014 soc.cpu.clear_prefetched_high_word
.sym 74022 clk$SB_IO_IN_$glb_clk
.sym 74040 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74044 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 74049 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 74052 soc.mem_rdata[29]
.sym 74056 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 74070 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 74071 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 74072 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74073 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 74074 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 74075 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 74076 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 74077 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 74078 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 74080 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 74083 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 74084 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74090 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 74091 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 74092 soc.cpu.clear_prefetched_high_word
.sym 74093 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74094 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 74095 soc.cpu.mem_do_rinst
.sym 74098 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 74100 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 74101 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 74104 soc.cpu.mem_do_rinst
.sym 74107 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 74110 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 74111 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 74113 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74118 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74119 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 74122 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 74123 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 74124 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 74125 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 74131 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 74134 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 74135 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 74136 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 74137 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 74141 soc.cpu.clear_prefetched_high_word
.sym 74142 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74143 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 74144 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 74145 clk$SB_IO_IN_$glb_clk
.sym 74146 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 74158 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74159 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 74163 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 74165 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 74167 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 74174 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 74175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 74176 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 74178 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74180 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74181 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74182 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74192 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74195 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 74199 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74200 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74203 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 74204 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 74207 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74208 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74209 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74210 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 74213 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 74214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 74215 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74217 soc.cpu.mem_do_rinst
.sym 74218 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74221 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74222 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74223 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74224 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74227 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74228 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 74229 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74230 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74234 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 74235 soc.cpu.mem_do_rinst
.sym 74239 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74240 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 74242 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 74245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 74246 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74247 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 74248 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74251 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74252 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74253 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74254 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74257 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 74263 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74264 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74265 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74266 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 74267 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74268 clk$SB_IO_IN_$glb_clk
.sym 74285 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74294 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74295 soc.mem_rdata[30]
.sym 74296 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 74301 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 74303 soc.cpu.mem_do_rinst
.sym 74311 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74312 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 74313 soc.mem_rdata[16]
.sym 74314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 74315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 74316 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74317 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74318 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74320 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74322 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74323 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74324 soc.mem_rdata[29]
.sym 74326 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74328 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 74330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 74331 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74332 soc.mem_rdata[31]
.sym 74338 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74339 soc.cpu.mem_rdata_q[16]
.sym 74340 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74341 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74342 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74344 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74347 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74350 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74351 soc.mem_rdata[29]
.sym 74352 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74353 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 74357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 74358 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 74362 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74363 soc.mem_rdata[29]
.sym 74364 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74365 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74368 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74374 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 74375 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74376 soc.mem_rdata[31]
.sym 74377 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74381 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74382 soc.mem_rdata[16]
.sym 74383 soc.cpu.mem_rdata_q[16]
.sym 74386 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74387 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74388 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 74389 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74390 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74391 clk$SB_IO_IN_$glb_clk
.sym 74405 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74415 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 74417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74418 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 74420 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 74422 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 74425 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 74435 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74436 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74437 soc.mem_rdata[17]
.sym 74438 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74439 soc.mem_rdata[25]
.sym 74440 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74441 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74442 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74443 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74444 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74445 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 74448 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74449 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74451 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74452 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74453 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 74455 soc.mem_rdata[30]
.sym 74457 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 74460 soc.cpu.mem_rdata_q[17]
.sym 74461 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 74463 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74467 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74468 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 74469 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74470 soc.mem_rdata[25]
.sym 74473 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74474 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74475 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74479 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74480 soc.mem_rdata[30]
.sym 74481 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 74482 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74485 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74486 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74487 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74488 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74491 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74492 soc.mem_rdata[17]
.sym 74494 soc.cpu.mem_rdata_q[17]
.sym 74497 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74498 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74499 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74500 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 74503 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74504 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74505 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74509 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74510 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74511 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 74512 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 74529 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74541 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 74543 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74545 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 74546 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 74548 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 74558 soc.cpu.mem_rdata_q[17]
.sym 74559 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 74560 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 74561 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74562 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74563 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 74565 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74566 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74567 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 74568 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 74569 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74570 soc.cpu.mem_rdata_q[18]
.sym 74571 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74573 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74574 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 74575 soc.cpu.mem_rdata_q[16]
.sym 74576 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74577 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 74578 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74580 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74581 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74582 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 74584 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 74590 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 74592 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 74593 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 74597 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74598 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74599 soc.cpu.mem_rdata_q[16]
.sym 74602 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 74604 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 74605 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 74608 soc.cpu.mem_rdata_q[17]
.sym 74609 soc.cpu.mem_rdata_q[18]
.sym 74610 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74611 soc.cpu.mem_rdata_q[16]
.sym 74614 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 74615 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74616 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 74617 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 74620 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74621 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74622 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74626 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 74627 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74628 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 74629 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74632 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 74634 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74637 clk$SB_IO_IN_$glb_clk
.sym 74651 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74653 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 74659 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 74661 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 74663 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74665 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74666 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74668 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 74671 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74672 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 74673 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 74680 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74682 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 74683 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 74684 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[1]
.sym 74685 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74687 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 74689 soc.cpu.mem_rdata_q[17]
.sym 74691 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 74693 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 74694 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74699 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 74701 soc.cpu.mem_rdata_q[18]
.sym 74703 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 74706 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 74709 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74711 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 74713 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 74714 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 74716 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 74719 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 74721 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 74722 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 74725 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74726 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74727 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 74731 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 74732 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 74738 soc.cpu.mem_rdata_q[18]
.sym 74739 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74740 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74744 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 74745 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 74746 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[1]
.sym 74750 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 74751 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 74752 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74755 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74757 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74758 soc.cpu.mem_rdata_q[17]
.sym 74760 clk$SB_IO_IN_$glb_clk
.sym 74774 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74778 soc.cpu.mem_rdata_q[17]
.sym 74780 soc.cpu.mem_rdata_latched[1]
.sym 74781 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74783 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 74787 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 74788 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 74792 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74793 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 74794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74795 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 74803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74804 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 74805 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 74807 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74809 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 74810 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 74811 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 74812 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 74813 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74814 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 74815 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 74816 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74817 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74818 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 74820 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.sym 74821 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 74822 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 74823 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 74824 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 74828 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 74829 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 74832 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74836 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 74837 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 74838 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74839 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 74843 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 74844 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 74849 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 74850 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 74854 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74855 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 74856 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 74857 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74861 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 74862 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 74863 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74866 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 74867 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 74868 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 74872 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74874 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 74875 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 74879 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 74880 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.sym 74881 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 74883 clk$SB_IO_IN_$glb_clk
.sym 74899 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 74905 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.sym 74906 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 74909 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74910 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 74911 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 74914 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 74915 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74919 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 74926 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74927 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 74928 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 74929 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74930 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74931 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74932 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 74933 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74934 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 74935 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 74936 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 74938 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 74939 soc.cpu.mem_rdata_latched[0]
.sym 74940 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 74941 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 74942 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 74943 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74944 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 74947 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 74950 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 74951 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 74952 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 74955 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 74956 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 74957 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 74959 soc.cpu.mem_rdata_latched[0]
.sym 74960 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 74961 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 74962 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 74965 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 74967 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 74971 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 74972 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 74973 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 74974 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 74977 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 74978 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74979 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 74980 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 74983 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 74984 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74985 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 74986 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74989 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74990 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 74991 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74992 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 74995 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 74996 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74997 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74998 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 75001 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 75002 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 75003 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 75004 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 75006 clk$SB_IO_IN_$glb_clk
.sym 75024 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75029 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75030 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 75034 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75036 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 75037 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 75049 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 75050 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 75051 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 75052 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 75053 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 75054 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75055 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75057 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75058 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 75059 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 75062 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 75063 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 75065 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75066 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 75067 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 75069 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 75072 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75073 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 75074 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 75075 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 75082 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75084 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 75088 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 75089 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 75090 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 75091 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 75095 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 75096 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 75097 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 75100 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75101 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 75102 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75106 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75107 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75108 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 75109 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 75112 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 75114 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 75115 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 75119 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 75120 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75124 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75125 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 75126 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 75127 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 75143 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 75150 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75151 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 75160 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 75162 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75165 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 75166 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 75172 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 75173 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75175 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 75178 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 75180 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75183 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 75184 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75186 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 75187 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 75188 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75193 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 75195 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75196 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 75202 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75203 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 75207 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 75208 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 75211 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 75213 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 75214 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 75217 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 75218 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75224 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 75225 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75229 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 75230 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 75232 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75236 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75237 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75243 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 75244 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75247 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75249 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75250 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 75266 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 75268 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75270 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 75278 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75279 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 75283 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75295 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 75298 soc.cpu.mem_rdata_latched[0]
.sym 75299 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 75300 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75303 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 75304 soc.cpu.mem_rdata_latched[1]
.sym 75305 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 75306 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 75308 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 75309 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 75311 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75313 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75318 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75320 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75322 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 75323 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75326 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75330 soc.cpu.mem_rdata_latched[1]
.sym 75331 soc.cpu.mem_rdata_latched[0]
.sym 75335 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75336 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75340 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 75341 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75342 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 75343 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75347 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 75349 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75352 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75355 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 75358 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 75360 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75361 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 75364 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 75365 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 75366 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 75371 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 75373 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75390 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 75399 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75408 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75418 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 75420 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 75421 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 75422 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75425 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75427 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75429 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 75430 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 75431 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 75432 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75433 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75434 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 75435 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 75436 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 75437 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75439 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 75441 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 75443 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 75444 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.sym 75445 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75446 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75447 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 75448 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 75449 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75451 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75453 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 75457 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75458 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 75459 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 75460 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75463 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 75464 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75465 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75466 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75470 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75471 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 75472 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 75475 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 75476 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 75477 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75478 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 75481 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 75482 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 75483 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 75484 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 75487 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 75488 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.sym 75489 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 75493 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 75494 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75495 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 75496 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 75498 clk$SB_IO_IN_$glb_clk
.sym 75512 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75522 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 75548 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 75564 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75567 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 75568 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75570 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75598 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75601 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 75617 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 75618 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 75623 UP_DWN$SB_IO_IN
.sym 75697 clk$SB_IO_IN
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75704 $PACKER_VCC_NET
.sym 75712 $PACKER_VCC_NET
.sym 75715 flash_io3_oe
.sym 75717 clk$SB_IO_IN
.sym 75722 flash_io3_do
.sym 75725 flash_io1_do_SB_LUT4_O_I2[1]
.sym 75726 flash_io1_do
.sym 75728 soc.spimemio.xfer_io1_90
.sym 75730 flash_io0_do
.sym 75757 clk$SB_IO_IN
.sym 75799 soc.spimemio.xfer_io1_do
.sym 75800 soc.spimemio.xfer_io0_90
.sym 75803 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 75805 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 75806 flash_io0_do_SB_LUT4_O_I2[1]
.sym 75843 iomem_wdata[19]
.sym 75844 flash_io1_do
.sym 75846 flash_io0_do
.sym 75847 iomem_wdata[19]
.sym 75851 iomem_wdata[28]
.sym 75854 DBG[2]$SB_IO_OUT
.sym 75859 soc.spimemio_cfgreg_do[22]
.sym 75937 soc.spimemio.xfer.obuffer[1]
.sym 75938 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 75939 soc.spimemio.xfer.obuffer[6]
.sym 75940 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 75941 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 75942 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 75943 soc.spimemio.xfer.obuffer[2]
.sym 75944 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 75983 iomem_wdata[28]
.sym 75990 flash_io1_oe
.sym 75993 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 75994 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 76001 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 76039 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 76041 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 76042 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 76043 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 76044 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 76045 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 76046 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 76081 soc.spimemio.din_data[1]
.sym 76082 flash_io0_di
.sym 76092 soc.spimemio.xfer.obuffer[6]
.sym 76093 soc.spimemio.xfer_clk
.sym 76096 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 76098 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 76102 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 76104 iomem_addr[7]
.sym 76141 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 76142 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 76143 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 76144 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 76145 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[1]
.sym 76146 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 76147 soc.spimemio.xfer.count[1]
.sym 76148 soc.spimemio.xfer.count[2]
.sym 76183 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76184 flash_io1_di
.sym 76186 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 76188 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 76191 soc.spimemio.xfer.obuffer[0]
.sym 76194 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 76196 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 76197 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 76198 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 76200 soc.spimemio.din_data[3]
.sym 76204 soc.spimemio.din_data[2]
.sym 76243 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[2]
.sym 76244 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 76245 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 76246 soc.spimemio.xfer.count[3]
.sym 76247 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 76249 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]
.sym 76285 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 76288 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76289 iomem_wdata[24]
.sym 76292 $PACKER_VCC_NET
.sym 76297 soc.spimemio_cfgreg_do[16]
.sym 76298 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 76301 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[1]
.sym 76302 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 76307 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 76308 iomem_addr[22]
.sym 76345 soc.spimemio.din_data[6]
.sym 76346 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 76347 soc.spimemio.din_data[3]
.sym 76348 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 76349 soc.spimemio.din_data[2]
.sym 76350 soc.spimemio.din_data[0]
.sym 76351 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 76352 soc.spimemio.din_data[7]
.sym 76390 soc.spimemio.xfer.count[3]
.sym 76392 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 76397 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 76399 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 76401 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 76402 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 76405 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 76406 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 76409 iomem_wdata[21]
.sym 76453 soc.spimemio.xfer.last_fetch
.sym 76489 soc.spimemio.xfer.fetch
.sym 76491 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 76492 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 76494 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 76495 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 76496 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 76502 iomem_addr[2]
.sym 76504 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 76507 iomem_addr[7]
.sym 76510 iomem_addr[7]
.sym 76604 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 76605 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 76611 soc.spimemio.xfer.last_fetch
.sym 76652 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 76654 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 76656 soc.spimemio.rd_addr[14]
.sym 76657 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 76658 soc.spimemio.rd_addr[12]
.sym 76708 iomem_addr[22]
.sym 76711 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 76713 iomem_addr[20]
.sym 76754 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 76755 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 76756 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 76758 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 76795 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 76808 soc.spimemio.rd_inc
.sym 76810 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 76811 soc.spimemio.rd_inc
.sym 76813 iomem_addr[14]
.sym 76818 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 76856 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 76857 soc.spimemio.rd_addr[2]
.sym 76859 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 76860 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 76861 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 76896 UP_DWN$SB_IO_IN
.sym 76897 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 76913 iomem_addr[7]
.sym 76914 iomem_addr[2]
.sym 76915 iomem_addr[4]
.sym 76916 iomem_addr[2]
.sym 76918 iomem_addr[8]
.sym 76919 iomem_addr[7]
.sym 76964 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 77001 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 77002 iomem_addr[16]
.sym 77007 iomem_addr[18]
.sym 77009 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 77015 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 77018 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 77059 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 77061 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 77064 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 77104 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 77120 iomem_addr[22]
.sym 77121 iomem_addr[20]
.sym 77204 iomem_addr[22]
.sym 77209 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 77211 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 77225 iomem_addr[14]
.sym 77265 soc.cpu.last_mem_valid
.sym 77266 soc.cpu.mem_la_firstword_reg
.sym 77270 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 77313 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 77365 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 77369 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 77370 soc.cpu.mem_la_firstword_xfer
.sym 77419 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 77467 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 77469 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 77471 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 77472 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 77473 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 77474 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 77514 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 77524 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 77612 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 77616 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 77629 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 77630 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 77672 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 77673 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 77676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 77732 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 77736 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77773 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 77774 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 77775 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 77776 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 77777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 77778 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 77815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 77828 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 77830 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 77837 soc.cpu.mem_rdata_q[2]
.sym 77875 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 77876 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 77878 soc.cpu.mem_rdata_q[2]
.sym 77881 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 77918 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 77920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 77924 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 77929 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 77930 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 77933 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 77936 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 77978 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 77979 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[3]
.sym 77980 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 77981 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 77983 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 78024 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 78026 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 78031 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 78033 soc.cpu.mem_rdata_q[2]
.sym 78034 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78037 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78038 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78039 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 78042 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 78079 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 78080 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 78081 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 78084 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 78085 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78086 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 78120 UP_DWN$SB_IO_IN
.sym 78122 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 78124 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 78135 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 78136 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 78138 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78139 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 78140 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78141 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78143 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 78181 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 78182 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 78183 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 78184 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 78185 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 78186 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 78187 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78188 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 78223 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 78228 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78232 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 78236 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 78238 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78240 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78242 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 78243 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 78244 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 78283 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 78284 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 78285 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 78286 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 78287 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 78288 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 78289 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 78290 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[2]
.sym 78326 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 78327 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 78328 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78330 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 78335 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 78337 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 78338 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 78340 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 78342 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 78343 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 78345 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 78346 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 78348 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78385 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 78386 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 78387 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 78388 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 78389 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 78390 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 78391 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 78392 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 78435 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 78439 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 78441 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78447 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 78449 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78487 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[0]
.sym 78488 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 78489 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 78490 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78491 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 78492 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 78493 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 78494 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78531 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 78536 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 78544 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 78547 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78548 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78589 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 78634 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78636 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78643 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 78652 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 78654 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 78740 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 78859 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78867 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78942 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 78955 DBG[2]$SB_IO_OUT
.sym 78965 soc.spimemio.xfer_io1_do
.sym 78972 flash_io0_do_SB_LUT4_O_I2[1]
.sym 78978 soc.spimemio.xfer_io1_90
.sym 78979 soc.spimemio_cfgreg_do[22]
.sym 78983 flash_io1_do_SB_LUT4_O_I2[1]
.sym 78986 flash_io0_do_SB_LUT4_O_I2[2]
.sym 78990 flash_io1_do_SB_LUT4_O_I2[0]
.sym 78992 flash_io0_do_SB_LUT4_O_I2[0]
.sym 79010 soc.spimemio.xfer_io1_do
.sym 79012 soc.spimemio.xfer_io1_90
.sym 79013 soc.spimemio_cfgreg_do[22]
.sym 79016 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79017 flash_io1_do_SB_LUT4_O_I2[0]
.sym 79019 flash_io1_do_SB_LUT4_O_I2[1]
.sym 79029 soc.spimemio.xfer_io1_do
.sym 79040 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79042 flash_io0_do_SB_LUT4_O_I2[1]
.sym 79043 flash_io0_do_SB_LUT4_O_I2[0]
.sym 79045 clk$SB_IO_IN_$glb_clk
.sym 79066 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 79068 flash_csb$SB_IO_OUT
.sym 79093 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79094 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79097 soc.spimemio.xfer.obuffer[4]
.sym 79102 soc.spimemio.din_data[6]
.sym 79109 DBG[1]$SB_IO_OUT
.sym 79134 soc.spimemio.xfer.obuffer[2]
.sym 79136 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 79139 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79142 soc.spimemio_cfgreg_do[22]
.sym 79144 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79146 soc.spimemio.xfer_io0_do
.sym 79148 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79150 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79151 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79152 soc.spimemio.xfer.obuffer[4]
.sym 79153 soc.spimemio.xfer_io0_90
.sym 79161 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79162 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 79163 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79164 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79168 soc.spimemio.xfer_io0_do
.sym 79185 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79187 soc.spimemio.xfer.obuffer[2]
.sym 79188 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79197 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79198 soc.spimemio.xfer.obuffer[4]
.sym 79199 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79200 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79204 soc.spimemio.xfer_io0_90
.sym 79205 soc.spimemio_cfgreg_do[22]
.sym 79206 soc.spimemio.xfer_io0_do
.sym 79208 clk$SB_IO_IN_$glb_clk
.sym 79210 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 79222 iomem_wstrb[2]
.sym 79227 iomem_addr[7]
.sym 79228 iomem_wdata[25]
.sym 79230 soc.spimemio_cfgreg_do[22]
.sym 79232 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 79234 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 79236 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 79237 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79244 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 79245 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 79251 soc.spimemio.xfer.obuffer[1]
.sym 79253 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79255 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 79256 soc.spimemio.din_data[1]
.sym 79257 soc.spimemio.xfer.obuffer[2]
.sym 79258 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 79259 soc.spimemio.xfer.obuffer[1]
.sym 79260 soc.spimemio.din_data[2]
.sym 79261 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79263 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 79264 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 79267 soc.spimemio.din_data[5]
.sym 79268 soc.spimemio.din_data[6]
.sym 79269 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79274 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79275 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 79277 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79278 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79279 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 79281 soc.spimemio.xfer.obuffer[4]
.sym 79282 soc.spimemio.xfer.obuffer[0]
.sym 79284 soc.spimemio.xfer.obuffer[0]
.sym 79285 soc.spimemio.din_data[1]
.sym 79286 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79287 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79290 soc.spimemio.xfer.obuffer[1]
.sym 79291 soc.spimemio.xfer.obuffer[2]
.sym 79292 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79293 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79297 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79298 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 79299 soc.spimemio.din_data[6]
.sym 79302 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79303 soc.spimemio.din_data[5]
.sym 79304 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 79305 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 79308 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79309 soc.spimemio.xfer.obuffer[1]
.sym 79310 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79311 soc.spimemio.xfer.obuffer[4]
.sym 79314 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 79316 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 79321 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79322 soc.spimemio.din_data[2]
.sym 79323 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 79326 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79327 soc.spimemio.xfer.obuffer[1]
.sym 79328 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79329 soc.spimemio.xfer.obuffer[0]
.sym 79330 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79331 clk$SB_IO_IN_$glb_clk
.sym 79340 soc.spimemio.xfer.obuffer[0]
.sym 79346 soc.spimemio.din_data[2]
.sym 79347 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79350 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 79352 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 79356 soc.spimemio.din_data[3]
.sym 79359 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 79360 soc.spimemio.xfer.count[2]
.sym 79361 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 79363 iomem_addr[9]
.sym 79365 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 79376 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 79378 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 79379 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 79380 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79381 soc.spimemio.xfer.count[2]
.sym 79382 soc.spimemio.state[7]
.sym 79383 soc.spimemio.state[10]
.sym 79386 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 79387 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79389 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 79392 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2_O[2]
.sym 79394 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 79397 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 79398 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 79399 soc.spimemio.xfer_clk
.sym 79400 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 79401 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 79402 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 79403 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79404 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 79405 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 79407 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 79408 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 79409 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 79410 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 79419 soc.spimemio.xfer_clk
.sym 79420 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 79421 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 79422 soc.spimemio.xfer.count[2]
.sym 79425 soc.spimemio.state[7]
.sym 79426 soc.spimemio.state[10]
.sym 79427 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 79431 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79433 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79437 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 79438 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2_O[2]
.sym 79439 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 79440 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 79445 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 79446 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 79449 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 79450 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79454 clk$SB_IO_IN_$glb_clk
.sym 79455 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 79463 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 79468 soc.spimemio.state[7]
.sym 79475 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 79479 soc.spimemio.state[10]
.sym 79480 soc.spimemio.din_data[6]
.sym 79483 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 79486 iomem_addr[6]
.sym 79488 iomem_addr[5]
.sym 79489 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79490 soc.spimemio.din_data[0]
.sym 79497 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 79499 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 79500 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 79501 soc.spimemio.xfer_clk
.sym 79503 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79504 soc.spimemio.xfer.count[2]
.sym 79505 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 79508 soc.spimemio.xfer.count[3]
.sym 79509 soc.spimemio.xfer_clk
.sym 79510 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 79511 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79513 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79515 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 79518 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 79519 soc.spimemio.xfer.count[1]
.sym 79520 $PACKER_VCC_NET
.sym 79521 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 79522 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 79523 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 79524 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79525 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 79527 soc.spimemio.xfer.count[0]
.sym 79528 $PACKER_VCC_NET
.sym 79529 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 79530 soc.spimemio.xfer_clk
.sym 79531 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 79532 soc.spimemio.xfer.count[1]
.sym 79533 $PACKER_VCC_NET
.sym 79535 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79536 soc.spimemio.xfer_clk
.sym 79537 $PACKER_VCC_NET
.sym 79538 soc.spimemio.xfer.count[2]
.sym 79539 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 79542 $PACKER_VCC_NET
.sym 79543 soc.spimemio.xfer_clk
.sym 79544 soc.spimemio.xfer.count[3]
.sym 79545 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79549 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79551 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 79554 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 79555 soc.spimemio.xfer.count[0]
.sym 79556 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 79557 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 79560 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 79561 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 79562 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79563 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79566 soc.spimemio.xfer.count[1]
.sym 79567 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 79568 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79572 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 79573 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 79574 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 79575 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79576 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79577 clk$SB_IO_IN_$glb_clk
.sym 79578 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 79579 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 79580 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 79581 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 79582 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 79583 soc.spimemio.xfer.dummy_count[1]
.sym 79584 soc.spimemio.xfer.dummy_count[2]
.sym 79585 soc.spimemio.xfer.dummy_count[0]
.sym 79586 soc.spimemio.xfer.dummy_count[3]
.sym 79594 iomem_wdata[21]
.sym 79596 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 79599 iomem_addr[16]
.sym 79603 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79606 iomem_addr[16]
.sym 79607 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 79608 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79609 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79613 iomem_addr[16]
.sym 79620 iomem_addr[16]
.sym 79622 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79623 soc.spimemio.xfer.count[3]
.sym 79624 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79625 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79626 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 79627 soc.spimemio.xfer.count[2]
.sym 79633 iomem_addr[2]
.sym 79634 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]
.sym 79637 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 79638 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79639 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 79640 soc.spimemio.xfer.dummy_count[1]
.sym 79641 soc.spimemio.xfer.dummy_count[2]
.sym 79642 soc.spimemio.xfer.dummy_count[0]
.sym 79643 soc.spimemio.xfer.dummy_count[3]
.sym 79645 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 79647 iomem_addr[8]
.sym 79648 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 79649 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79650 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 79651 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 79653 iomem_addr[2]
.sym 79654 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79655 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79656 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 79659 soc.spimemio.xfer.count[3]
.sym 79660 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 79661 soc.spimemio.xfer.count[2]
.sym 79662 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 79665 iomem_addr[16]
.sym 79666 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]
.sym 79667 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79668 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 79671 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 79672 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 79674 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79677 soc.spimemio.xfer.dummy_count[0]
.sym 79678 soc.spimemio.xfer.dummy_count[3]
.sym 79679 soc.spimemio.xfer.dummy_count[1]
.sym 79680 soc.spimemio.xfer.dummy_count[2]
.sym 79690 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 79691 iomem_addr[8]
.sym 79699 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79700 clk$SB_IO_IN_$glb_clk
.sym 79701 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79706 soc.spimemio.xfer.fetch
.sym 79712 soc.cpu.mem_do_rinst
.sym 79716 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79721 iomem_addr[2]
.sym 79727 iomem_addr[10]
.sym 79728 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 79729 $PACKER_VCC_NET
.sym 79733 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 79734 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 79735 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79736 $PACKER_VCC_NET
.sym 79737 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 79743 iomem_addr[10]
.sym 79744 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 79745 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 79746 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 79747 soc.spimemio_cfgreg_do[16]
.sym 79749 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 79750 iomem_addr[22]
.sym 79751 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[2]
.sym 79752 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 79753 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 79755 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1[3]
.sym 79757 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 79759 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79761 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I0_O
.sym 79763 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79764 iomem_addr[3]
.sym 79765 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 79766 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79767 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 79768 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79769 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79770 soc.spimemio_cfgreg_do[19]
.sym 79771 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 79772 iomem_addr[7]
.sym 79774 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 79776 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 79777 iomem_addr[22]
.sym 79778 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 79779 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1[3]
.sym 79782 iomem_addr[3]
.sym 79784 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 79788 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 79789 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 79791 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 79794 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79795 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 79796 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79797 soc.spimemio_cfgreg_do[19]
.sym 79800 iomem_addr[10]
.sym 79801 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[2]
.sym 79802 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 79803 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 79806 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79807 soc.spimemio_cfgreg_do[16]
.sym 79808 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79809 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 79812 iomem_addr[7]
.sym 79813 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 79814 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 79815 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 79818 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 79819 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 79822 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_I0_O
.sym 79823 clk$SB_IO_IN_$glb_clk
.sym 79824 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79839 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 79843 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1[3]
.sym 79854 iomem_addr[9]
.sym 79878 soc.spimemio.xfer.fetch
.sym 79895 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79936 soc.spimemio.xfer.fetch
.sym 79946 clk$SB_IO_IN_$glb_clk
.sym 79947 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79979 iomem_addr[5]
.sym 79980 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 79982 iomem_addr[6]
.sym 80088 iomem_wdata[22]
.sym 80105 iomem_addr[16]
.sym 80117 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80121 iomem_addr[8]
.sym 80128 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80130 iomem_addr[14]
.sym 80131 iomem_addr[16]
.sym 80132 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 80133 soc.spimemio.rd_inc
.sym 80135 iomem_addr[11]
.sym 80136 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80138 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80139 iomem_addr[12]
.sym 80140 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 80143 iomem_addr[10]
.sym 80151 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80152 iomem_addr[10]
.sym 80153 iomem_addr[11]
.sym 80154 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80163 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80164 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 80165 iomem_addr[16]
.sym 80166 iomem_addr[14]
.sym 80175 soc.spimemio.rd_inc
.sym 80176 iomem_addr[14]
.sym 80177 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80181 iomem_addr[12]
.sym 80182 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80183 iomem_addr[8]
.sym 80184 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 80187 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 80188 iomem_addr[12]
.sym 80189 soc.spimemio.rd_inc
.sym 80191 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80192 clk$SB_IO_IN_$glb_clk
.sym 80207 iomem_addr[8]
.sym 80215 iomem_addr[4]
.sym 80220 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 80222 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 80223 iomem_addr[10]
.sym 80225 iomem_addr[12]
.sym 80226 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 80227 soc.spimemio.rd_addr[2]
.sym 80229 iomem_addr[10]
.sym 80236 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 80240 soc.spimemio.rd_addr[14]
.sym 80242 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 80244 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 80246 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 80247 iomem_addr[20]
.sym 80248 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 80249 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 80250 soc.spimemio.rd_addr[12]
.sym 80252 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 80254 iomem_addr[12]
.sym 80255 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 80257 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 80262 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 80265 iomem_addr[16]
.sym 80266 iomem_addr[14]
.sym 80274 iomem_addr[20]
.sym 80275 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 80276 iomem_addr[16]
.sym 80277 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 80280 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 80281 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 80282 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 80283 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 80286 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 80287 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 80288 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 80289 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 80298 soc.spimemio.rd_addr[14]
.sym 80299 soc.spimemio.rd_addr[12]
.sym 80300 iomem_addr[12]
.sym 80301 iomem_addr[14]
.sym 80338 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 80351 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 80360 soc.spimemio.rd_addr[2]
.sym 80361 iomem_addr[22]
.sym 80363 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80365 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80366 soc.spimemio.rd_inc
.sym 80369 iomem_addr[18]
.sym 80370 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 80371 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 80372 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 80373 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 80374 iomem_addr[8]
.sym 80377 iomem_addr[7]
.sym 80378 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 80382 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80385 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80386 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 80387 iomem_addr[6]
.sym 80388 iomem_addr[2]
.sym 80389 iomem_addr[4]
.sym 80397 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 80398 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 80399 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 80400 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 80404 soc.spimemio.rd_inc
.sym 80405 soc.spimemio.rd_addr[2]
.sym 80406 iomem_addr[2]
.sym 80415 iomem_addr[18]
.sym 80416 iomem_addr[22]
.sym 80417 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80418 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80421 iomem_addr[7]
.sym 80422 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 80423 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80424 iomem_addr[6]
.sym 80427 iomem_addr[4]
.sym 80428 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 80429 iomem_addr[8]
.sym 80430 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80437 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_$glb_ce
.sym 80438 clk$SB_IO_IN_$glb_clk
.sym 80455 iomem_addr[22]
.sym 80474 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80483 soc.spimemio.rd_addr[2]
.sym 80490 iomem_addr[2]
.sym 80557 iomem_addr[2]
.sym 80559 soc.spimemio.rd_addr[2]
.sym 80589 iomem_addr[16]
.sym 80595 iomem_addr[21]
.sym 80605 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80606 iomem_addr[21]
.sym 80607 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 80608 iomem_addr[22]
.sym 80620 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 80622 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 80629 iomem_addr[20]
.sym 80630 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 80632 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 80634 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80637 iomem_addr[22]
.sym 80638 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80649 iomem_addr[21]
.sym 80650 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 80651 iomem_addr[20]
.sym 80652 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80667 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 80668 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 80669 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 80670 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 80696 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 80699 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 80721 iomem_addr[10]
.sym 80852 soc.cpu.last_mem_valid
.sym 80869 soc.cpu.mem_la_firstword_reg
.sym 80871 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 80873 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 80879 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80898 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 80903 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 80926 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80927 soc.cpu.mem_la_firstword_reg
.sym 80928 soc.cpu.last_mem_valid
.sym 80930 clk$SB_IO_IN_$glb_clk
.sym 80931 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80947 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 80959 UART_RX_SB_LUT4_I1_I0[3]
.sym 80965 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 80977 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 80979 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 80980 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 80983 UART_RX_SB_LUT4_I1_I0[3]
.sym 80986 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 80988 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 80991 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 80999 soc.cpu.mem_do_rinst
.sym 81003 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81004 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81006 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 81007 UART_RX_SB_LUT4_I1_I0[3]
.sym 81008 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 81009 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81030 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81031 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 81032 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 81033 soc.cpu.mem_do_rinst
.sym 81037 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 81039 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81090 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81096 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 81098 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 81101 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 81103 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 81108 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 81109 soc.cpu.mem_la_firstword_xfer
.sym 81112 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81114 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81115 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81116 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 81117 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81119 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81120 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 81124 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81125 soc.cpu.mem_valid_SB_DFFESR_Q_R
.sym 81126 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81127 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 81130 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81131 soc.cpu.mem_la_firstword_xfer
.sym 81132 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81141 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 81142 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81143 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 81144 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 81153 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81154 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81156 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 81159 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 81160 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81161 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 81162 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 81166 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 81168 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 81171 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 81172 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81173 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 81174 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 81175 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 81176 clk$SB_IO_IN_$glb_clk
.sym 81177 soc.cpu.mem_valid_SB_DFFESR_Q_R
.sym 81205 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81211 soc.cpu.mem_valid_SB_DFFESR_Q_R
.sym 81335 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 81347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 81353 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 81355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 81360 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81364 soc.cpu.mem_rdata_q[2]
.sym 81365 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81366 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 81381 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81382 soc.cpu.mem_rdata_q[2]
.sym 81383 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 81384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 81387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 81388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 81389 soc.cpu.mem_rdata_q[2]
.sym 81390 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 81408 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 81421 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81422 clk$SB_IO_IN_$glb_clk
.sym 81428 $PACKER_GND_NET
.sym 81441 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 81458 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81466 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 81467 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81468 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81469 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 81473 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81474 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81475 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81482 soc.cpu.mem_rdata_latched[0]
.sym 81484 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 81485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 81490 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 81492 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81493 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 81501 soc.cpu.mem_rdata_latched[0]
.sym 81504 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81505 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 81506 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 81511 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 81512 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81513 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 81517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 81518 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81519 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 81522 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81528 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81529 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81530 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 81531 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81544 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81545 clk$SB_IO_IN_$glb_clk
.sym 81573 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81578 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81582 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 81590 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 81594 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 81595 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 81599 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81601 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81607 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 81610 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 81611 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81612 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 81617 soc.cpu.mem_rdata_latched[1]
.sym 81618 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 81621 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 81622 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 81623 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 81624 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 81628 soc.cpu.mem_rdata_latched[1]
.sym 81639 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 81657 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 81658 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81659 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81660 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 81667 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81668 clk$SB_IO_IN_$glb_clk
.sym 81691 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 81695 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81697 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81698 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81702 soc.cpu.mem_rdata_latched[0]
.sym 81704 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 81705 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81712 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81713 soc.cpu.mem_rdata_latched[0]
.sym 81714 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 81717 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 81719 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 81720 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 81721 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[3]
.sym 81723 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 81724 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81725 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 81729 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81731 soc.cpu.mem_rdata_latched[1]
.sym 81733 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81734 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 81737 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 81750 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 81751 soc.cpu.mem_rdata_latched[0]
.sym 81752 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[3]
.sym 81753 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81757 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81758 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81759 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 81762 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 81763 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 81764 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 81765 soc.cpu.mem_rdata_latched[0]
.sym 81768 soc.cpu.mem_rdata_latched[0]
.sym 81769 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81770 soc.cpu.mem_rdata_latched[1]
.sym 81771 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 81780 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 81781 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 81782 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 81783 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[3]
.sym 81791 clk$SB_IO_IN_$glb_clk
.sym 81812 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81818 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81820 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81821 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 81822 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 81823 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 81827 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81836 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 81837 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 81839 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 81841 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81843 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 81845 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81846 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 81847 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 81848 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81851 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81852 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 81856 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.sym 81857 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81863 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 81864 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81867 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81869 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 81870 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81874 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81875 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 81876 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 81879 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 81881 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 81882 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81897 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81899 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81900 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.sym 81904 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 81905 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81906 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 81910 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81911 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81912 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 81917 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 81932 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 81940 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81943 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81944 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 81945 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 81946 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 81951 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 81957 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 81958 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 81959 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81960 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81961 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81962 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81963 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81964 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[2]
.sym 81965 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81966 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81967 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81969 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 81970 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 81971 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81972 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81973 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 81975 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81976 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 81977 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 81980 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81981 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 81982 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 81983 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 81985 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81986 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 81987 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81988 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 81990 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 81991 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81992 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81993 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81996 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81997 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81998 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81999 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82002 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 82003 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 82004 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 82005 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 82008 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82009 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 82010 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 82011 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82014 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82015 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 82016 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 82017 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 82020 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82021 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82022 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82023 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 82026 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82027 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 82029 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[2]
.sym 82032 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 82033 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 82034 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 82035 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 82037 clk$SB_IO_IN_$glb_clk
.sym 82060 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 82065 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 82072 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82073 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 82074 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 82081 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 82083 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82084 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 82085 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 82086 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82087 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 82088 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 82089 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 82091 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 82092 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 82093 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82094 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 82096 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 82098 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 82100 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82101 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82102 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 82103 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 82105 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 82106 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 82107 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 82108 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 82109 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 82110 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 82111 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 82114 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 82115 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82116 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 82119 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82120 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82121 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 82122 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 82125 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 82126 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82127 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 82128 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 82131 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 82132 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 82133 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 82134 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 82137 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 82138 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 82139 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 82140 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 82143 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 82144 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 82146 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82149 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 82150 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 82151 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 82152 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82155 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 82156 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 82157 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 82158 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 82192 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82196 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 82197 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82203 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 82204 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 82205 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 82206 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82207 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 82210 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 82211 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82212 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82213 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82214 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82215 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82216 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 82217 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 82218 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 82219 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 82221 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82225 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 82229 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 82230 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 82231 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 82232 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82234 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 82236 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82237 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 82238 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 82239 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82242 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82243 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 82244 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 82245 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 82248 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 82249 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 82250 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 82251 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 82255 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 82256 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82257 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 82260 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 82262 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82263 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 82267 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82268 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82272 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82274 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 82275 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 82278 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82279 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82280 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 82281 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 82300 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82303 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82305 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 82326 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 82327 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 82328 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 82329 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 82330 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 82331 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 82333 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 82334 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 82338 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 82342 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[0]
.sym 82343 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 82346 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82347 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82349 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82350 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82351 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 82352 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82354 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 82355 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 82356 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 82357 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82359 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82360 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 82361 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 82362 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 82365 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 82367 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 82372 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 82373 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82374 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 82377 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 82379 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82380 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[0]
.sym 82383 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 82384 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82385 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 82386 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 82389 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 82391 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 82395 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 82398 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 82401 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 82402 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 82403 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82404 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 82406 clk$SB_IO_IN_$glb_clk
.sym 82425 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 82449 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 82456 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 82465 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 82482 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 82483 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 82484 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 82732 DBG[1]$SB_IO_OUT
.sym 82750 DBG[1]$SB_IO_OUT
.sym 82755 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 82786 iomem_wdata[30]
.sym 82787 iomem_addr[16]
.sym 82788 flash_clk$SB_IO_OUT
.sym 82789 soc.memory.ram01_WREN
.sym 82893 $PACKER_GND_NET
.sym 82895 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 82896 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 82897 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 82900 soc.memory.rdata_0[17]
.sym 82903 soc.memory.rdata_1[26]
.sym 82904 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 82905 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 82943 soc.memory.rdata_0[29]
.sym 82946 iomem_addr[16]
.sym 83053 iomem_addr[9]
.sym 83056 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 83064 iomem_wdata[31]
.sym 83072 iomem_wdata[25]
.sym 83075 iomem_wdata[16]
.sym 83083 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 83094 soc.spimemio.din_data[3]
.sym 83100 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83107 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83116 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 83117 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83118 soc.spimemio.din_data[3]
.sym 83161 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83162 clk$SB_IO_IN_$glb_clk
.sym 83176 iomem_addr[6]
.sym 83180 iomem_addr[5]
.sym 83192 soc.spimemio.xfer_clk
.sym 83193 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83209 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83227 soc.spimemio.din_data[0]
.sym 83232 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83281 soc.spimemio.din_data[0]
.sym 83284 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83285 clk$SB_IO_IN_$glb_clk
.sym 83286 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83303 iomem_addr[16]
.sym 83304 iomem_wdata[30]
.sym 83305 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83316 soc.spimemio.din_rd
.sym 83317 soc.spimemio.din_rd
.sym 83352 soc.spimemio.xfer_clk
.sym 83403 soc.spimemio.xfer_clk
.sym 83422 iomem_wdata[18]
.sym 83425 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 83426 $PACKER_VCC_NET
.sym 83427 iomem_wdata[24]
.sym 83451 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83453 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83456 soc.spimemio.xfer.dummy_count[2]
.sym 83458 soc.spimemio.xfer.dummy_count[3]
.sym 83460 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83462 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 83463 soc.spimemio.xfer.dummy_count[1]
.sym 83465 soc.spimemio.xfer.dummy_count[0]
.sym 83466 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83469 soc.spimemio.din_data[3]
.sym 83471 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83473 soc.spimemio.din_data[1]
.sym 83474 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83476 soc.spimemio.din_rd
.sym 83477 soc.spimemio.din_rd
.sym 83478 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83479 soc.spimemio.din_data[2]
.sym 83480 soc.spimemio.din_data[0]
.sym 83481 $PACKER_VCC_NET
.sym 83482 $PACKER_VCC_NET
.sym 83483 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83485 soc.spimemio.xfer.dummy_count[0]
.sym 83486 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83487 $PACKER_VCC_NET
.sym 83489 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83491 $PACKER_VCC_NET
.sym 83492 soc.spimemio.xfer.dummy_count[1]
.sym 83493 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83495 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83497 soc.spimemio.xfer.dummy_count[2]
.sym 83498 $PACKER_VCC_NET
.sym 83499 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83502 soc.spimemio.xfer.dummy_count[3]
.sym 83503 $PACKER_VCC_NET
.sym 83505 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83508 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83509 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83510 soc.spimemio.din_data[1]
.sym 83511 soc.spimemio.din_rd
.sym 83514 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83515 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83516 soc.spimemio.din_data[2]
.sym 83517 soc.spimemio.din_rd
.sym 83520 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83521 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83522 soc.spimemio.din_data[0]
.sym 83523 soc.spimemio.din_rd
.sym 83526 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 83527 soc.spimemio.din_data[3]
.sym 83528 soc.spimemio.din_rd
.sym 83529 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83530 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 83531 clk$SB_IO_IN_$glb_clk
.sym 83532 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83548 iomem_wdata[17]
.sym 83549 iomem_wdata[26]
.sym 83551 iomem_addr[8]
.sym 83553 iomem_wdata[20]
.sym 83556 iomem_addr[9]
.sym 83578 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83600 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 83632 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 83654 clk$SB_IO_IN_$glb_clk
.sym 83655 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83671 iomem_addr[3]
.sym 83679 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 83798 iomem_addr[15]
.sym 84042 iomem_addr[7]
.sym 84165 iomem_wdata[27]
.sym 84167 iomem_addr[4]
.sym 84293 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 84405 $PACKER_GND_NET
.sym 84410 iomem_addr[12]
.sym 84655 iomem_addr[13]
.sym 85275 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 85400 $PACKER_GND_NET
.sym 85520 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85781 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85810 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 85811 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 85813 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 85828 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 85829 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 85830 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 85868 clk$SB_IO_IN_$glb_clk
.sym 86563 DBG[2]$SB_IO_OUT
.sym 86577 DBG[2]$SB_IO_OUT
.sym 86585 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 86586 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 86587 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 86588 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 86589 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 86590 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 86591 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 86592 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 86617 soc.memory.rdata_0[16]
.sym 86618 soc.memory.wen[3]
.sym 86619 iomem_addr[15]
.sym 86620 soc.memory.rdata_0[27]
.sym 86640 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 86650 soc.memory.rdata_1[29]
.sym 86653 soc.memory.rdata_0[29]
.sym 86656 iomem_addr[16]
.sym 86666 soc.memory.rdata_1[29]
.sym 86667 iomem_addr[16]
.sym 86668 soc.memory.rdata_0[29]
.sym 86669 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86726 soc.memory.rdata_1[18]
.sym 86728 iomem_wdata[16]
.sym 86730 soc.memory.rdata_1[19]
.sym 86732 iomem_wdata[29]
.sym 86733 iomem_wdata[25]
.sym 86734 iomem_addr[16]
.sym 86735 iomem_wdata[23]
.sym 86742 soc.memory.rdata_0[23]
.sym 86744 soc.memory.rdata_1[29]
.sym 86745 soc.memory.rdata_1[28]
.sym 86746 soc.memory.rdata_1[30]
.sym 86748 soc.memory.rdata_1[31]
.sym 86749 $PACKER_VCC_NET
.sym 86750 flash_io1_oe
.sym 86754 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 86756 soc.memory.rdata_0[21]
.sym 86758 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 86763 flash_io0_di
.sym 86766 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 86767 flash_io1_di
.sym 86768 soc.memory.rdata_0[28]
.sym 86769 iomem_addr[16]
.sym 86773 soc.memory.rdata_0[30]
.sym 86774 iomem_addr[16]
.sym 86778 soc.memory.rdata_0[31]
.sym 86780 flash_io1_do
.sym 86784 flash_io0_do
.sym 86884 iomem_wdata[29]
.sym 86902 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 86905 iomem_wdata[24]
.sym 86906 $PACKER_VCC_NET
.sym 87139 soc.memory.rdata_0[29]
.sym 87143 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 87144 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 87145 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 87271 iomem_addr[16]
.sym 87390 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 87638 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 87767 iomem_addr[16]
.sym 87887 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 88126 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90397 $PACKER_VCC_NET
.sym 90403 flash_io0_oe
.sym 90404 flash_io1_oe
.sym 90405 flash_io1_do
.sym 90409 flash_io0_do
.sym 90410 $PACKER_VCC_NET
.sym 90416 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 90417 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90418 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 90419 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 90420 soc.memory.wen[3]
.sym 90421 soc.memory.wen[2]
.sym 90422 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 90423 soc.memory.ram01_WREN
.sym 90428 flash_io1_di
.sym 90432 flash_io0_di
.sym 90437 flash_io1_di
.sym 90441 flash_io0_oe
.sym 90448 soc.memory.rdata_0[22]
.sym 90449 soc.memory.rdata_0[24]
.sym 90450 soc.memory.rdata_0[23]
.sym 90451 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 90460 soc.memory.rdata_1[21]
.sym 90461 soc.memory.rdata_1[31]
.sym 90463 soc.memory.rdata_0[23]
.sym 90464 soc.memory.rdata_1[23]
.sym 90466 soc.memory.rdata_1[28]
.sym 90467 soc.memory.rdata_1[30]
.sym 90468 soc.memory.rdata_1[17]
.sym 90470 soc.memory.rdata_0[19]
.sym 90472 soc.memory.rdata_1[19]
.sym 90474 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 90475 soc.memory.rdata_0[30]
.sym 90476 iomem_addr[16]
.sym 90478 soc.memory.rdata_0[17]
.sym 90480 soc.memory.rdata_0[31]
.sym 90484 soc.memory.rdata_0[21]
.sym 90486 soc.memory.rdata_0[26]
.sym 90487 soc.memory.rdata_0[28]
.sym 90488 iomem_addr[16]
.sym 90489 soc.memory.rdata_1[26]
.sym 90491 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 90492 soc.memory.rdata_1[31]
.sym 90493 soc.memory.rdata_0[31]
.sym 90494 iomem_addr[16]
.sym 90497 soc.memory.rdata_0[30]
.sym 90498 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 90499 iomem_addr[16]
.sym 90500 soc.memory.rdata_1[30]
.sym 90503 soc.memory.rdata_1[23]
.sym 90504 iomem_addr[16]
.sym 90505 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 90506 soc.memory.rdata_0[23]
.sym 90509 soc.memory.rdata_0[19]
.sym 90510 iomem_addr[16]
.sym 90511 soc.memory.rdata_1[19]
.sym 90512 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 90515 soc.memory.rdata_0[28]
.sym 90516 iomem_addr[16]
.sym 90517 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 90518 soc.memory.rdata_1[28]
.sym 90521 soc.memory.rdata_1[17]
.sym 90522 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 90523 iomem_addr[16]
.sym 90524 soc.memory.rdata_0[17]
.sym 90527 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 90528 iomem_addr[16]
.sym 90529 soc.memory.rdata_1[26]
.sym 90530 soc.memory.rdata_0[26]
.sym 90533 iomem_addr[16]
.sym 90534 soc.memory.rdata_1[21]
.sym 90535 soc.memory.rdata_0[21]
.sym 90536 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 90547 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 90551 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 90556 soc.memory.rdata_1[20]
.sym 90557 iomem_wdata[19]
.sym 90558 soc.memory.rdata_1[17]
.sym 90559 iomem_wdata[28]
.sym 90560 soc.memory.rdata_1[21]
.sym 90562 iomem_wdata[19]
.sym 90564 soc.memory.rdata_1[23]
.sym 90565 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90566 iomem_wdata[24]
.sym 90577 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 90579 iomem_wstrb[2]
.sym 90588 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 90589 soc.memory.rdata_0[19]
.sym 90591 flash_csb$SB_IO_OUT
.sym 90598 iomem_wstrb[3]
.sym 90599 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 90605 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 90607 soc.memory.rdata_0[26]
.sym 90715 soc.memory.rdata_1[28]
.sym 90717 soc.memory.rdata_1[25]
.sym 90719 soc.memory.rdata_1[29]
.sym 90721 soc.memory.rdata_1[30]
.sym 90722 iomem_wdata[28]
.sym 90723 soc.memory.rdata_1[31]
.sym 90728 iomem_addr[16]
.sym 90729 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 90731 iomem_wdata[21]
.sym 90734 iomem_wdata[22]
.sym 90737 iomem_wdata[21]
.sym 90842 soc.memory.rdata_0[21]
.sym 90854 iomem_addr[2]
.sym 90855 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 90860 iomem_addr[2]
.sym 90861 iomem_addr[4]
.sym 90961 soc.memory.rdata_0[28]
.sym 90967 soc.memory.rdata_0[30]
.sym 90969 soc.memory.rdata_0[31]
.sym 91101 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 91107 iomem_wstrb[3]
.sym 91221 iomem_wdata[22]
.sym 91343 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 91348 iomem_addr[4]
.sym 91588 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 91843 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 92084 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94234 flash_csb$SB_IO_OUT
.sym 94237 flash_clk$SB_IO_OUT
.sym 94271 soc.memory.rdata_0[20]
.sym 94272 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 94274 soc.memory.rdata_1[27]
.sym 94284 soc.memory.rdata_0[20]
.sym 94285 soc.memory.wen[3]
.sym 94286 soc.memory.rdata_1[24]
.sym 94289 soc.memory.rdata_1[16]
.sym 94292 iomem_wstrb[2]
.sym 94293 soc.memory.rdata_0[18]
.sym 94294 soc.memory.rdata_1[20]
.sym 94298 soc.memory.rdata_1[18]
.sym 94300 soc.memory.rdata_1[27]
.sym 94301 iomem_wstrb[3]
.sym 94302 soc.memory.rdata_0[24]
.sym 94303 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94304 iomem_addr[16]
.sym 94305 soc.memory.rdata_0[16]
.sym 94307 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94308 soc.memory.rdata_0[27]
.sym 94310 soc.memory.wen[2]
.sym 94311 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94312 iomem_addr[16]
.sym 94314 iomem_addr[16]
.sym 94315 soc.memory.rdata_0[18]
.sym 94316 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94317 soc.memory.rdata_1[18]
.sym 94320 soc.memory.rdata_0[24]
.sym 94321 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94322 soc.memory.rdata_1[24]
.sym 94323 iomem_addr[16]
.sym 94326 iomem_addr[16]
.sym 94327 soc.memory.rdata_0[16]
.sym 94328 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94329 soc.memory.rdata_1[16]
.sym 94332 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94333 soc.memory.rdata_0[27]
.sym 94334 soc.memory.rdata_1[27]
.sym 94335 iomem_addr[16]
.sym 94338 iomem_wstrb[3]
.sym 94341 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94346 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 94347 iomem_wstrb[2]
.sym 94350 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94351 soc.memory.rdata_0[20]
.sym 94352 soc.memory.rdata_1[20]
.sym 94353 iomem_addr[16]
.sym 94357 soc.memory.wen[2]
.sym 94359 soc.memory.wen[3]
.sym 94397 iomem_wdata[21]
.sym 94398 iomem_wdata[21]
.sym 94399 iomem_wdata[22]
.sym 94403 soc.memory.rdata_1[16]
.sym 94407 soc.memory.rdata_1[22]
.sym 94410 iomem_wdata[20]
.sym 94412 iomem_wdata[26]
.sym 94413 iomem_wdata[17]
.sym 94416 iomem_wdata[31]
.sym 94420 iomem_addr[13]
.sym 94421 iomem_addr[3]
.sym 94422 iomem_wdata[27]
.sym 94423 soc.memory.wen[2]
.sym 94424 soc.memory.rdata_0[18]
.sym 94425 soc.memory.rdata_1[24]
.sym 94427 iomem_addr[6]
.sym 94441 soc.memory.rdata_0[22]
.sym 94449 soc.memory.rdata_1[22]
.sym 94455 soc.memory.rdata_1[25]
.sym 94461 iomem_addr[16]
.sym 94466 soc.memory.rdata_0[25]
.sym 94469 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94491 iomem_addr[16]
.sym 94492 soc.memory.rdata_1[22]
.sym 94493 soc.memory.rdata_0[22]
.sym 94494 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94515 iomem_addr[16]
.sym 94516 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94517 soc.memory.rdata_0[25]
.sym 94518 soc.memory.rdata_1[25]
.sym 94546 iomem_addr[5]
.sym 94552 iomem_addr[2]
.sym 94553 iomem_addr[7]
.sym 94555 iomem_addr[4]
.sym 94556 iomem_addr[2]
.sym 94559 iomem_wdata[25]
.sym 94562 soc.memory.rdata_1[26]
.sym 94563 iomem_addr[12]
.sym 94564 iomem_wdata[24]
.sym 94565 $PACKER_VCC_NET
.sym 94566 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 94567 iomem_addr[12]
.sym 94568 soc.memory.rdata_0[25]
.sym 94569 iomem_wdata[18]
.sym 94570 $PACKER_GND_NET
.sym 94571 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 94572 iomem_addr[10]
.sym 94573 soc.memory.rdata_0[17]
.sym 94692 soc.memory.rdata_0[19]
.sym 94703 iomem_addr[9]
.sym 94706 iomem_addr[8]
.sym 94708 iomem_wdata[20]
.sym 94709 iomem_addr[7]
.sym 94710 iomem_wdata[26]
.sym 94711 iomem_wdata[17]
.sym 94712 iomem_addr[8]
.sym 94839 soc.memory.rdata_0[26]
.sym 94840 iomem_addr[4]
.sym 94844 iomem_addr[3]
.sym 94845 iomem_addr[13]
.sym 94848 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 94850 iomem_wdata[27]
.sym 94851 iomem_addr[10]
.sym 94983 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 94989 iomem_addr[15]
.sym 95118 $PACKER_GND_NET
.sym 95123 iomem_addr[12]
.sym 95127 iomem_addr[10]
.sym 95265 iomem_addr[7]
.sym 95386 iomem_wstrb[3]
.sym 95396 iomem_addr[13]
.sym 95398 iomem_wdata[27]
.sym 95400 iomem_addr[4]
.sym 95544 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 95678 $PACKER_GND_NET
.sym 95683 iomem_addr[12]
.sym 95956 iomem_addr[13]
.sym 96233 $PACKER_GND_NET
.sym 96789 $PACKER_GND_NET
.sym 98492 clk$SB_IO_IN_$glb_clk
.sym 98498 iomem_wdata[26]
.sym 98499 iomem_wdata[17]
.sym 98500 iomem_wdata[22]
.sym 98501 iomem_wdata[31]
.sym 98503 iomem_wdata[18]
.sym 98504 iomem_wdata[20]
.sym 98505 iomem_wdata[21]
.sym 98506 iomem_wdata[21]
.sym 98507 iomem_wdata[17]
.sym 98508 iomem_wdata[22]
.sym 98511 iomem_wdata[18]
.sym 98512 iomem_wdata[20]
.sym 98513 iomem_wdata[29]
.sym 98514 iomem_wdata[19]
.sym 98515 iomem_wdata[27]
.sym 98516 iomem_wdata[28]
.sym 98517 iomem_wdata[19]
.sym 98518 iomem_wdata[23]
.sym 98519 iomem_wdata[16]
.sym 98521 iomem_wdata[24]
.sym 98524 iomem_wdata[25]
.sym 98525 iomem_wdata[30]
.sym 98526 iomem_wdata[23]
.sym 98527 iomem_wdata[16]
.sym 98529 iomem_wdata[16]
.sym 98530 iomem_wdata[24]
.sym 98531 iomem_wdata[16]
.sym 98532 iomem_wdata[17]
.sym 98533 iomem_wdata[25]
.sym 98534 iomem_wdata[17]
.sym 98535 iomem_wdata[18]
.sym 98536 iomem_wdata[26]
.sym 98537 iomem_wdata[18]
.sym 98538 iomem_wdata[19]
.sym 98539 iomem_wdata[27]
.sym 98540 iomem_wdata[19]
.sym 98541 iomem_wdata[20]
.sym 98542 iomem_wdata[28]
.sym 98543 iomem_wdata[20]
.sym 98544 iomem_wdata[21]
.sym 98545 iomem_wdata[29]
.sym 98546 iomem_wdata[21]
.sym 98547 iomem_wdata[22]
.sym 98548 iomem_wdata[30]
.sym 98549 iomem_wdata[22]
.sym 98550 iomem_wdata[23]
.sym 98551 iomem_wdata[31]
.sym 98552 iomem_wdata[23]
.sym 98600 soc.memory.rdata_1[16]
.sym 98601 soc.memory.rdata_1[17]
.sym 98602 soc.memory.rdata_1[18]
.sym 98603 soc.memory.rdata_1[19]
.sym 98604 soc.memory.rdata_1[20]
.sym 98605 soc.memory.rdata_1[21]
.sym 98606 soc.memory.rdata_1[22]
.sym 98607 soc.memory.rdata_1[23]
.sym 98614 iomem_addr[11]
.sym 98632 iomem_addr[14]
.sym 98644 iomem_wdata[18]
.sym 98696 clk$SB_IO_IN_$glb_clk
.sym 98701 iomem_addr[9]
.sym 98702 iomem_addr[8]
.sym 98703 iomem_wdata[25]
.sym 98704 iomem_addr[6]
.sym 98705 iomem_addr[3]
.sym 98706 iomem_addr[13]
.sym 98707 iomem_addr[7]
.sym 98708 iomem_addr[2]
.sym 98709 iomem_wdata[26]
.sym 98710 iomem_addr[2]
.sym 98712 iomem_addr[5]
.sym 98713 iomem_addr[3]
.sym 98714 iomem_wdata[31]
.sym 98715 iomem_addr[4]
.sym 98716 iomem_wdata[27]
.sym 98718 iomem_wdata[30]
.sym 98720 iomem_addr[11]
.sym 98722 iomem_wdata[28]
.sym 98723 iomem_addr[10]
.sym 98724 iomem_addr[15]
.sym 98726 iomem_addr[12]
.sym 98730 iomem_wdata[29]
.sym 98731 iomem_wdata[24]
.sym 98732 iomem_addr[14]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[24]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[25]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[26]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[27]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[28]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[29]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[30]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[31]
.sym 98796 soc.memory.rdata_1[24]
.sym 98797 soc.memory.rdata_1[25]
.sym 98798 soc.memory.rdata_1[26]
.sym 98799 soc.memory.rdata_1[27]
.sym 98800 soc.memory.rdata_1[28]
.sym 98801 soc.memory.rdata_1[29]
.sym 98802 soc.memory.rdata_1[30]
.sym 98803 soc.memory.rdata_1[31]
.sym 98808 iomem_addr[9]
.sym 98815 iomem_wdata[31]
.sym 98818 iomem_wdata[26]
.sym 98819 iomem_addr[8]
.sym 98874 soc.memory.wen[3]
.sym 98875 iomem_addr[15]
.sym 98876 soc.memory.wen[2]
.sym 98877 iomem_addr[13]
.sym 98878 iomem_addr[16]
.sym 98880 soc.memory.ram01_WREN
.sym 98881 iomem_addr[6]
.sym 98882 soc.memory.wen[3]
.sym 98883 iomem_addr[10]
.sym 98884 soc.memory.wen[2]
.sym 98886 iomem_addr[5]
.sym 98887 iomem_addr[4]
.sym 98888 soc.memory.ram01_WREN
.sym 98889 iomem_addr[11]
.sym 98893 iomem_addr[7]
.sym 98895 iomem_addr[9]
.sym 98896 iomem_addr[8]
.sym 98897 iomem_addr[12]
.sym 98901 iomem_addr[14]
.sym 98902 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98905 soc.memory.wen[2]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[2]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[3]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[3]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[2]
.sym 98918 soc.memory.ram01_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[2]
.sym 98921 soc.memory.ram01_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[3]
.sym 98924 iomem_addr[16]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[3]
.sym 98927 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_0[16]
.sym 98969 soc.memory.rdata_0[17]
.sym 98970 soc.memory.rdata_0[18]
.sym 98971 soc.memory.rdata_0[19]
.sym 98972 soc.memory.rdata_0[20]
.sym 98973 soc.memory.rdata_0[21]
.sym 98974 soc.memory.rdata_0[22]
.sym 98975 soc.memory.rdata_0[23]
.sym 98982 iomem_addr[10]
.sym 98986 iomem_addr[13]
.sym 98987 iomem_addr[5]
.sym 98988 iomem_addr[4]
.sym 98990 iomem_addr[6]
.sym 99049 $PACKER_GND_NET
.sym 99052 $PACKER_VCC_NET
.sym 99057 $PACKER_GND_NET
.sym 99060 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_0[24]
.sym 99141 soc.memory.rdata_0[25]
.sym 99142 soc.memory.rdata_0[26]
.sym 99143 soc.memory.rdata_0[27]
.sym 99144 soc.memory.rdata_0[28]
.sym 99145 soc.memory.rdata_0[29]
.sym 99146 soc.memory.rdata_0[30]
.sym 99147 soc.memory.rdata_0[31]
.sym 99305 iomem_addr[10]
.sym 103393 soc.memory.rdata_0[3]
.sym 103394 soc.memory.rdata_1[3]
.sym 103395 iomem_addr[16]
.sym 103396 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 103397 soc.memory.rdata_0[0]
.sym 103398 soc.memory.rdata_1[0]
.sym 103399 iomem_addr[16]
.sym 103400 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 103401 soc.memory.rdata_0[7]
.sym 103402 soc.memory.rdata_1[7]
.sym 103403 iomem_addr[16]
.sym 103404 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 103405 soc.memory.rdata_0[13]
.sym 103406 soc.memory.rdata_1[13]
.sym 103407 iomem_addr[16]
.sym 103408 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 103409 soc.memory.rdata_0[12]
.sym 103410 soc.memory.rdata_1[12]
.sym 103411 iomem_addr[16]
.sym 103412 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 103413 soc.memory.rdata_0[1]
.sym 103414 soc.memory.rdata_1[1]
.sym 103415 iomem_addr[16]
.sym 103416 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 103417 soc.memory.rdata_0[4]
.sym 103418 soc.memory.rdata_1[4]
.sym 103419 iomem_addr[16]
.sym 103420 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 103423 soc.memory.wen[0]
.sym 103424 soc.memory.wen[1]
.sym 103428 display.second_timer_state_SB_LUT4_O_15_I3[0]
.sym 103429 display.second_timer_state_SB_LUT4_O_15_I3[0]
.sym 103430 display.second_timer_state_SB_LUT4_O_15_I3[1]
.sym 103431 display.second_timer_state_SB_LUT4_O_15_I3[2]
.sym 103432 display.second_timer_state_SB_LUT4_O_15_I3[3]
.sym 103434 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[0]
.sym 103435 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[1]
.sym 103436 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O[2]
.sym 103440 display.second_timer_state_SB_LUT4_O_15_I3[1]
.sym 103444 display.second_timer_state_SB_LUT4_O_15_I3[2]
.sym 103448 display.second_timer_state_SB_LUT4_O_15_I3[3]
.sym 103452 display.second_timer_state_SB_LUT4_O_9_I3[2]
.sym 103453 display.second_timer_state_SB_LUT4_O_9_I3[0]
.sym 103454 display.second_timer_state_SB_LUT4_O_9_I3[1]
.sym 103455 display.second_timer_state_SB_LUT4_O_9_I3[2]
.sym 103456 display.second_timer_state_SB_LUT4_O_8_I3
.sym 103457 display.second_timer_state[8]
.sym 103458 display.second_timer_state[10]
.sym 103459 display.second_timer_state[13]
.sym 103460 display.second_timer_state[14]
.sym 103464 display.second_timer_state_SB_LUT4_O_7_I3[0]
.sym 103465 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 103466 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 103467 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 103468 display.second_timer_state_SB_LUT4_O_8_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 103472 display.second_timer_state_SB_LUT4_O_7_I3[1]
.sym 103473 gpio_in[0]
.sym 103480 display.second_toggle_SB_LUT4_O_I3
.sym 103484 display.second_timer_state_SB_LUT4_O_8_I3
.sym 103485 display.second_timer_state_SB_LUT4_O_7_I3[0]
.sym 103486 display.second_timer_state_SB_LUT4_O_7_I3[1]
.sym 103487 display.second_timer_state_SB_LUT4_O_7_I3[2]
.sym 103488 display.second_timer_state_SB_LUT4_O_7_I3[3]
.sym 103489 display.second_timer_state[0]
.sym 103496 display.second_timer_state_SB_LUT4_O_3_I3[1]
.sym 103500 display.second_timer_state_SB_LUT4_O_7_I3[3]
.sym 103504 display.second_timer_state_SB_LUT4_O_3_I3[0]
.sym 103505 display.second_timer_state_SB_LUT4_O_3_I3[0]
.sym 103506 display.second_timer_state_SB_LUT4_O_3_I3[1]
.sym 103507 display.second_timer_state_SB_LUT4_O_3_I3[2]
.sym 103508 display.second_timer_state_SB_LUT4_O_3_I3[3]
.sym 103512 display.second_timer_state_SB_LUT4_O_3_I3[2]
.sym 103516 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 103517 display.second_timer_state[15]
.sym 103518 display.second_timer_state[19]
.sym 103519 display.second_timer_state[22]
.sym 103520 display.second_timer_state_SB_LUT4_O_I3[0]
.sym 103553 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103554 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103555 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 103556 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 103557 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103558 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103559 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 103560 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 103561 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103562 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 103563 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 103564 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 103565 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103566 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103567 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 103568 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 103569 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103570 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 103571 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 103572 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[3]
.sym 103573 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103574 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103575 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 103576 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 103577 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103578 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103579 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 103580 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 103581 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103582 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 103583 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 103584 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 103587 soc.cpu.alu_out_SB_LUT4_O_26_I2[0]
.sym 103588 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 103589 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 103590 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 103591 soc.cpu.instr_sub
.sym 103592 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103593 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 103594 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 103595 soc.cpu.instr_sub
.sym 103596 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103597 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103598 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 103599 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 103600 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 103601 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 103602 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 103603 soc.cpu.instr_sub
.sym 103604 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103608 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 103609 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 103610 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 103611 soc.cpu.instr_sub
.sym 103612 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103613 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 103614 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 103615 soc.cpu.instr_sub
.sym 103616 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103620 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 103621 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 103622 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 103623 soc.cpu.instr_sub
.sym 103624 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 103626 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 103627 soc.cpu.instr_sub
.sym 103628 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 103630 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 103631 soc.cpu.instr_sub
.sym 103632 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103636 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 103637 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103638 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 103639 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 103640 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 103643 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 103644 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 103645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 103646 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 103647 soc.cpu.instr_sub
.sym 103648 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103649 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 103650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 103651 soc.cpu.instr_sub
.sym 103652 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 103654 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 103655 soc.cpu.instr_sub
.sym 103656 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103660 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 103661 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 103662 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 103663 soc.cpu.instr_sub
.sym 103664 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103667 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 103668 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 103672 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 103676 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103677 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 103678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 103679 soc.cpu.instr_sub
.sym 103680 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103682 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 103683 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 103686 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 103687 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 103688 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 103690 soc.cpu.mem_la_wdata[2]
.sym 103691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 103692 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 103694 soc.cpu.mem_la_wdata[3]
.sym 103695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 103696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 103698 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 103699 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 103700 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 103702 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 103703 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 103704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 103706 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 103707 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 103708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 103710 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 103711 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 103712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 103714 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 103715 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 103716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 103718 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 103719 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 103720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 103722 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 103723 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 103724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 103726 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 103727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 103728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 103730 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 103731 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 103732 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 103734 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 103735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 103736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 103738 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 103739 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 103740 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 103742 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 103743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 103744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 103746 soc.cpu.pcpi_rs2[16]
.sym 103747 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 103748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 103750 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103751 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 103752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 103754 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 103755 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 103756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 103758 soc.cpu.pcpi_rs2[19]
.sym 103759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 103760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 103762 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 103763 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 103764 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 103766 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 103767 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 103768 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 103770 soc.cpu.pcpi_rs2[22]
.sym 103771 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 103772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 103774 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 103775 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 103776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 103778 soc.cpu.pcpi_rs2[24]
.sym 103779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 103780 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 103782 soc.cpu.pcpi_rs2[25]
.sym 103783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 103784 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 103786 soc.cpu.pcpi_rs2[26]
.sym 103787 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 103788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 103790 soc.cpu.pcpi_rs2[27]
.sym 103791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 103792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 103794 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 103795 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 103796 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 103798 soc.cpu.pcpi_rs2[29]
.sym 103799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 103800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 103802 soc.cpu.pcpi_rs2[30]
.sym 103803 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 103804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 103806 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 103807 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 103808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 103809 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 103810 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103811 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103812 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103821 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103822 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 103823 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 103824 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 103831 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 103832 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 103833 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 103834 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 103835 soc.cpu.instr_sub
.sym 103836 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103837 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103838 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103839 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 103840 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 103849 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103850 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 103851 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 103852 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 103861 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 103862 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 103863 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 103864 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 103869 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103870 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103871 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 103872 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 103921 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103922 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103923 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 103924 soc.cpu.pcpi_rs2[16]
.sym 103926 soc.cpu.latched_store
.sym 103927 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 103928 soc.cpu.reg_next_pc[0]
.sym 103933 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 103934 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 103935 soc.cpu.cpu_state[1]
.sym 103936 UART_RX_SB_LUT4_I1_I0[3]
.sym 103941 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 103942 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 103943 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 103944 soc.cpu.cpu_state[2]
.sym 103946 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 103947 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 103948 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 103949 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 103950 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 103951 soc.cpu.cpu_state[2]
.sym 103952 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 103955 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 103956 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 103958 UART_RX_SB_LUT4_I1_I0[3]
.sym 103959 soc.cpu.mem_do_rinst
.sym 103960 soc.cpu.reg_next_pc[0]
.sym 103962 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 103963 soc.cpu.cpu_state[0]
.sym 103964 UART_RX_SB_LUT4_I1_I0[3]
.sym 103978 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 103979 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 103980 soc.cpu.cpu_state[6]
.sym 103982 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 103983 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 103984 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 103985 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 103986 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 103987 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[2]
.sym 103988 UART_RX_SB_LUT4_I1_I0[3]
.sym 103991 soc.cpu.cpu_state[1]
.sym 103992 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 103993 $PACKER_GND_NET
.sym 103999 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 104000 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 104006 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 104007 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 104008 UART_RX_SB_LUT4_I1_I0[3]
.sym 104011 soc.cpu.cpu_state[1]
.sym 104012 UART_RX_SB_LUT4_I1_I0[3]
.sym 104013 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 104014 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 104015 soc.cpu.cpu_state[5]
.sym 104016 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 104018 soc.cpu.cpu_state[1]
.sym 104019 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104020 UART_RX_SB_LUT4_I1_I0[3]
.sym 104021 soc.cpu.instr_lw_SB_LUT4_I0_O[0]
.sym 104022 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 104023 soc.cpu.instr_lw_SB_LUT4_I0_O[2]
.sym 104024 soc.cpu.instr_lw_SB_LUT4_I0_O[3]
.sym 104025 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 104029 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 104030 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 104031 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 104032 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 104033 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 104034 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 104035 soc.cpu.instr_sb_SB_LUT4_I3_O[2]
.sym 104036 soc.cpu.instr_sb_SB_LUT4_I3_O[3]
.sym 104038 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 104039 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 104040 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 104041 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 104042 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 104043 soc.cpu.instr_sh_SB_LUT4_I3_O[2]
.sym 104044 soc.cpu.instr_sh_SB_LUT4_I3_O[3]
.sym 104047 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 104048 soc.cpu.instr_lw
.sym 104049 soc.cpu.instr_lw
.sym 104050 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 104051 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 104052 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 104053 soc.cpu.instr_lw_SB_LUT4_I3_O[0]
.sym 104054 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 104055 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 104056 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 104059 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 104060 soc.cpu.instr_lw_SB_LUT4_I3_I2[2]
.sym 104063 soc.cpu.instr_sw_SB_LUT4_I3_I2[0]
.sym 104064 soc.cpu.instr_sb
.sym 104067 soc.cpu.instr_sw_SB_LUT4_I3_I2[0]
.sym 104068 soc.cpu.instr_sh
.sym 104071 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104072 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104075 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104076 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104077 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104078 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104079 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104080 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104081 soc.cpu.cpu_state[1]
.sym 104082 UART_RX_SB_LUT4_I1_I0[3]
.sym 104083 soc.cpu.instr_sw_SB_LUT4_I3_I2[0]
.sym 104084 soc.cpu.instr_sw
.sym 104085 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104086 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104087 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104088 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104090 soc.cpu.instr_sb
.sym 104091 soc.cpu.instr_sw
.sym 104092 soc.cpu.instr_sh
.sym 104095 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104096 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104097 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 104098 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 104099 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 104100 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 104107 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104108 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104111 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104112 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104113 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104114 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104115 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104116 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104121 soc.cpu.instr_lw
.sym 104122 soc.cpu.instr_blt
.sym 104123 soc.cpu.instr_bge
.sym 104124 soc.cpu.instr_bne
.sym 104129 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104130 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104131 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104132 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104137 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104138 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104139 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104140 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104141 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104142 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104143 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104144 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104145 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104146 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104147 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104148 soc.cpu.is_alu_reg_imm
.sym 104149 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104150 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104151 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104152 soc.cpu.is_alu_reg_imm
.sym 104153 soc.cpu.instr_slti
.sym 104154 soc.cpu.instr_slt
.sym 104155 soc.cpu.instr_sltiu
.sym 104156 soc.cpu.instr_sltu
.sym 104157 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104158 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104159 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104160 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104161 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104162 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104163 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104164 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104167 soc.cpu.instr_xor
.sym 104168 soc.cpu.instr_xori
.sym 104171 soc.cpu.instr_or
.sym 104172 soc.cpu.instr_ori
.sym 104175 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104176 soc.cpu.is_alu_reg_imm
.sym 104177 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104178 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104179 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104180 soc.cpu.is_alu_reg_imm
.sym 104181 soc.cpu.instr_ori
.sym 104182 soc.cpu.instr_xori
.sym 104183 soc.cpu.instr_addi
.sym 104184 soc.cpu.instr_beq
.sym 104185 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104186 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104187 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104188 soc.cpu.is_alu_reg_imm
.sym 104191 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104192 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104195 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104196 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104198 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 104199 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104200 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 104201 soc.cpu.instr_xor
.sym 104202 soc.cpu.instr_sll
.sym 104203 soc.cpu.instr_sub
.sym 104204 soc.cpu.instr_add
.sym 104207 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104208 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104209 soc.cpu.instr_and
.sym 104210 soc.cpu.instr_or
.sym 104211 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 104212 soc.cpu.instr_srl
.sym 104213 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104214 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104215 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 104216 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 104219 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104220 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104221 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104222 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104223 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 104224 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 104229 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104230 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104231 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104232 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104235 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 104236 UART_RX_SB_LUT4_I1_I0[3]
.sym 104239 soc.cpu.instr_and
.sym 104240 soc.cpu.instr_andi
.sym 104249 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104250 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104251 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104252 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104253 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104254 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 104255 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 104256 soc.cpu.is_alu_reg_imm
.sym 104258 display.refresh_timer_state[0]
.sym 104262 display.refresh_timer_state[1]
.sym 104263 $PACKER_VCC_NET
.sym 104264 display.refresh_timer_state[0]
.sym 104266 display.refresh_timer_state[2]
.sym 104267 $PACKER_VCC_NET
.sym 104268 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104270 display.refresh_timer_state[3]
.sym 104271 $PACKER_VCC_NET
.sym 104272 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104274 display.refresh_timer_state[4]
.sym 104275 $PACKER_VCC_NET
.sym 104276 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104278 display.refresh_timer_state[5]
.sym 104279 $PACKER_VCC_NET
.sym 104280 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104282 display.refresh_timer_state[6]
.sym 104283 $PACKER_VCC_NET
.sym 104284 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104286 display.refresh_timer_state[7]
.sym 104287 $PACKER_VCC_NET
.sym 104288 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104290 display.refresh_timer_state[8]
.sym 104291 $PACKER_VCC_NET
.sym 104292 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104294 display.refresh_timer_state[9]
.sym 104295 $PACKER_VCC_NET
.sym 104296 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104298 display.refresh_timer_state[10]
.sym 104299 $PACKER_VCC_NET
.sym 104300 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104302 display.refresh_timer_state[11]
.sym 104303 $PACKER_VCC_NET
.sym 104304 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104306 display.refresh_timer_state[12]
.sym 104307 $PACKER_VCC_NET
.sym 104308 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104310 display.refresh_timer_state[13]
.sym 104311 $PACKER_VCC_NET
.sym 104312 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104314 display.refresh_timer_state[14]
.sym 104315 $PACKER_VCC_NET
.sym 104316 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104318 display.refresh_timer_state[15]
.sym 104319 $PACKER_VCC_NET
.sym 104320 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104322 display.refresh_timer_state[16]
.sym 104323 $PACKER_VCC_NET
.sym 104324 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104326 display.refresh_timer_state[17]
.sym 104327 $PACKER_VCC_NET
.sym 104328 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104330 display.refresh_timer_state[18]
.sym 104331 $PACKER_VCC_NET
.sym 104332 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104334 display.refresh_timer_state[19]
.sym 104335 $PACKER_VCC_NET
.sym 104336 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104338 display.refresh_timer_state[20]
.sym 104339 $PACKER_VCC_NET
.sym 104340 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104342 display.refresh_timer_state[21]
.sym 104343 $PACKER_VCC_NET
.sym 104344 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104346 display.refresh_timer_state[22]
.sym 104347 $PACKER_VCC_NET
.sym 104348 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104350 display.refresh_timer_state[23]
.sym 104351 $PACKER_VCC_NET
.sym 104352 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104356 display.second_timer_state_SB_LUT4_O_9_I3[0]
.sym 104361 soc.memory.rdata_0[9]
.sym 104362 soc.memory.rdata_1[9]
.sym 104363 iomem_addr[16]
.sym 104364 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 104365 soc.memory.rdata_0[10]
.sym 104366 soc.memory.rdata_1[10]
.sym 104367 iomem_addr[16]
.sym 104368 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 104372 display.second_timer_state_SB_LUT4_O_9_I3[1]
.sym 104377 soc.memory.rdata_0[8]
.sym 104378 soc.memory.rdata_1[8]
.sym 104379 iomem_addr[16]
.sym 104380 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 104386 display.second_timer_state[0]
.sym 104390 display.second_timer_state[1]
.sym 104391 $PACKER_VCC_NET
.sym 104392 display.second_timer_state[0]
.sym 104394 display.second_timer_state[2]
.sym 104395 $PACKER_VCC_NET
.sym 104396 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104398 display.second_timer_state[3]
.sym 104399 $PACKER_VCC_NET
.sym 104400 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 104402 display.second_timer_state[4]
.sym 104403 $PACKER_VCC_NET
.sym 104404 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 104406 display.second_timer_state[5]
.sym 104407 $PACKER_VCC_NET
.sym 104408 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 104410 display.second_timer_state[6]
.sym 104411 $PACKER_VCC_NET
.sym 104412 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 104414 display.second_timer_state[7]
.sym 104415 $PACKER_VCC_NET
.sym 104416 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 104418 display.second_timer_state[8]
.sym 104419 $PACKER_VCC_NET
.sym 104420 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 104422 display.second_timer_state[9]
.sym 104423 $PACKER_VCC_NET
.sym 104424 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 104426 display.second_timer_state[10]
.sym 104427 $PACKER_VCC_NET
.sym 104428 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 104430 display.second_timer_state[11]
.sym 104431 $PACKER_VCC_NET
.sym 104432 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 104434 display.second_timer_state[12]
.sym 104435 $PACKER_VCC_NET
.sym 104436 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 104438 display.second_timer_state[13]
.sym 104439 $PACKER_VCC_NET
.sym 104440 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 104442 display.second_timer_state[14]
.sym 104443 $PACKER_VCC_NET
.sym 104444 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 104446 display.second_timer_state[15]
.sym 104447 $PACKER_VCC_NET
.sym 104448 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 104450 display.second_timer_state[16]
.sym 104451 $PACKER_VCC_NET
.sym 104452 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 104454 display.second_timer_state[17]
.sym 104455 $PACKER_VCC_NET
.sym 104456 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 104458 display.second_timer_state[18]
.sym 104459 $PACKER_VCC_NET
.sym 104460 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 104462 display.second_timer_state[19]
.sym 104463 $PACKER_VCC_NET
.sym 104464 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 104466 display.second_timer_state[20]
.sym 104467 $PACKER_VCC_NET
.sym 104468 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 104470 display.second_timer_state[21]
.sym 104471 $PACKER_VCC_NET
.sym 104472 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 104474 display.second_timer_state[22]
.sym 104475 $PACKER_VCC_NET
.sym 104476 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 104477 display.second_timer_state_SB_LUT4_O_3_I3[3]
.sym 104479 $PACKER_VCC_NET
.sym 104480 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 104493 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104494 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104495 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 104496 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 104500 soc.cpu.count_cycle[0]
.sym 104501 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104502 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 104503 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 104504 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 104508 display.second_timer_state_SB_LUT4_O_7_I3[2]
.sym 104513 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104514 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 104515 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 104516 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 104520 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 104524 soc.cpu.mem_la_wdata[3]
.sym 104528 soc.cpu.count_instr[0]
.sym 104532 soc.cpu.mem_la_wdata[2]
.sym 104536 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 104540 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 104541 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104542 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104543 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 104544 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 104546 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 104547 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 104548 $PACKER_VCC_NET
.sym 104550 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 104551 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 104552 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 104554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 104555 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 104556 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 104558 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 104559 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 104560 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 104562 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 104563 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 104564 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 104566 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 104567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 104568 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 104570 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 104571 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 104572 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 104574 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 104575 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 104576 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 104578 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 104579 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 104580 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 104582 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 104583 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 104584 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 104586 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 104587 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 104588 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 104590 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 104591 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 104592 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 104594 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 104595 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 104596 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 104598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 104599 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 104600 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 104602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 104603 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 104604 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 104606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 104607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 104608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 104610 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 104611 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 104612 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 104614 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104615 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 104616 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 104618 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 104619 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 104620 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 104622 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 104623 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 104624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 104626 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 104627 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 104628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 104630 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 104631 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 104632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 104634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 104635 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 104636 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 104638 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 104639 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 104640 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 104642 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 104643 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 104644 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 104646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 104647 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 104648 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 104650 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 104651 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 104652 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 104654 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 104655 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 104656 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 104658 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 104659 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 104660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 104662 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 104663 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 104664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 104666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 104667 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 104668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 104669 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 104670 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 104672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 104676 soc.cpu.pcpi_rs2[27]
.sym 104677 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 104678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 104679 soc.cpu.instr_sub
.sym 104680 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104683 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 104684 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 104688 soc.cpu.pcpi_rs2[29]
.sym 104692 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 104695 soc.cpu.alu_out_SB_LUT4_O_19_I2[0]
.sym 104696 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 104697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 104698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 104699 soc.cpu.instr_sub
.sym 104700 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104701 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 104702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 104703 soc.cpu.instr_sub
.sym 104704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104705 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 104706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 104707 soc.cpu.instr_sub
.sym 104708 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104709 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 104710 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 104711 soc.cpu.instr_sub
.sym 104712 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104713 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 104714 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 104715 soc.cpu.instr_sub
.sym 104716 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104717 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 104718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 104719 soc.cpu.instr_sub
.sym 104720 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104721 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 104722 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 104723 soc.cpu.instr_sub
.sym 104724 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104725 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 104726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 104727 soc.cpu.instr_sub
.sym 104728 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104733 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 104734 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 104735 soc.cpu.instr_sub
.sym 104736 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104737 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 104738 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 104739 soc.cpu.instr_sub
.sym 104740 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104741 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 104742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 104743 soc.cpu.instr_sub
.sym 104744 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 104746 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 104747 soc.cpu.instr_sub
.sym 104748 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104749 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 104750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 104751 soc.cpu.instr_sub
.sym 104752 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 104754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 104755 soc.cpu.instr_sub
.sym 104756 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104757 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 104758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 104759 soc.cpu.instr_sub
.sym 104760 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104761 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 104762 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 104763 soc.cpu.instr_sub
.sym 104764 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104765 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 104766 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 104767 soc.cpu.instr_sub
.sym 104768 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104769 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 104770 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 104771 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 104772 soc.cpu.alu_out_SB_LUT4_O_4_I1[3]
.sym 104773 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104774 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 104776 soc.cpu.pcpi_rs2[30]
.sym 104777 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 104778 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 104779 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 104780 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 104781 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 104782 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 104783 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 104784 soc.cpu.instr_bgeu_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 104793 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 104794 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 104795 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 104796 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 104797 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104798 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 104799 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 104800 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 104801 soc.cpu.instr_bge
.sym 104802 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104803 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 104804 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 104805 soc.cpu.is_sltiu_bltu_sltu
.sym 104806 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104807 soc.cpu.instr_bge
.sym 104808 soc.cpu.instr_bne
.sym 104809 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 104810 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 104811 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 104812 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 104813 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104814 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104815 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 104816 soc.cpu.pcpi_rs2[27]
.sym 104819 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 104820 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 104821 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104822 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 104823 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 104824 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 104827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 104828 soc.cpu.pcpi_rs2[27]
.sym 104829 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 104830 soc.cpu.instr_bgeu
.sym 104831 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 104832 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 104833 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104834 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 104836 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 104839 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 104840 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 104841 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104842 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 104843 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 104844 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 104845 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104846 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 104847 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 104848 soc.cpu.alu_out_SB_LUT4_O_2_I2[3]
.sym 104849 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104850 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 104851 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 104852 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 104857 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104858 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 104860 soc.cpu.pcpi_rs2[29]
.sym 104861 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104862 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104863 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 104864 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 104866 soc.cpu.cpu_state[4]
.sym 104867 soc.cpu.cpu_state[0]
.sym 104868 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104869 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 104870 soc.cpu.alu_out_SB_LUT4_O_2_I1[1]
.sym 104871 soc.cpu.alu_out_SB_LUT4_O_2_I1[2]
.sym 104872 soc.cpu.alu_out_SB_LUT4_O_2_I1[3]
.sym 104873 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104874 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 104875 soc.cpu.alu_out_SB_LUT4_O_15_I2[2]
.sym 104876 soc.cpu.alu_out_SB_LUT4_O_15_I2[3]
.sym 104877 soc.cpu.cpu_state[0]
.sym 104878 UART_RX_SB_LUT4_I1_I0[3]
.sym 104879 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 104880 soc.cpu.irq_active_SB_LUT4_I1_O[3]
.sym 104883 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 104884 soc.cpu.pcpi_rs2[16]
.sym 104885 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104886 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 104887 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 104888 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 104891 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 104892 soc.cpu.pcpi_rs2[29]
.sym 104893 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 104894 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 104895 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 104896 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 104899 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 104900 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104901 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104902 soc.cpu.instr_jalr
.sym 104903 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 104904 soc.cpu.cpu_state[2]
.sym 104905 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 104906 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 104907 soc.cpu.cpu_state[6]
.sym 104908 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 104909 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 104910 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104911 soc.cpu.cpu_state[3]
.sym 104912 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104914 soc.cpu.cpu_state[3]
.sym 104915 soc.cpu.cpu_state[6]
.sym 104916 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 104917 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 104918 soc.cpu.irq_mask[2]
.sym 104919 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104920 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 104923 soc.cpu.cpu_state[4]
.sym 104924 soc.cpu.cpu_state[2]
.sym 104926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104927 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 104928 soc.cpu.cpu_state[3]
.sym 104931 soc.cpu.cpu_state[6]
.sym 104932 soc.cpu.instr_lb
.sym 104934 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 104935 soc.cpu.irq_mask[2]
.sym 104936 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 104939 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104940 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 104941 soc.cpu.cpu_state[6]
.sym 104942 soc.cpu.cpu_state[1]
.sym 104943 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 104944 UART_RX_SB_LUT4_I1_I0[3]
.sym 104947 soc.cpu.mem_do_rinst
.sym 104948 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 104951 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 104952 UART_RX_SB_LUT4_I1_I0[3]
.sym 104955 soc.cpu.cpu_state[6]
.sym 104956 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 104957 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104958 soc.cpu.cpu_state[2]
.sym 104959 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 104960 UART_RX_SB_LUT4_I1_I0[3]
.sym 104961 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104962 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 104963 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 104964 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[3]
.sym 104965 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 104966 soc.cpu.cpu_state[5]
.sym 104967 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 104968 soc.cpu.cpu_state[6]
.sym 104971 soc.cpu.instr_lw_SB_LUT4_I0_O[1]
.sym 104972 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 104974 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 104975 soc.cpu.irq_delay
.sym 104976 soc.cpu.decoder_trigger
.sym 104978 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 104979 soc.cpu.cpu_state[5]
.sym 104980 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 104983 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 104984 UART_RX_SB_LUT4_I1_I0[3]
.sym 104987 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 104988 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 104989 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 104990 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 104991 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104992 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 104993 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 105001 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105002 soc.cpu.cpu_state[2]
.sym 105003 soc.cpu.cpu_state[1]
.sym 105004 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 105007 soc.cpu.decoder_pseudo_trigger
.sym 105008 soc.cpu.decoder_trigger
.sym 105010 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 105011 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105012 UART_RX_SB_LUT4_I1_I0[3]
.sym 105013 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 105014 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 105015 soc.cpu.cpu_state[5]
.sym 105016 UART_RX_SB_LUT4_I1_I0[3]
.sym 105017 soc.cpu.instr_lw_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 105018 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 105019 soc.cpu.cpu_state[6]
.sym 105020 UART_RX_SB_LUT4_I1_I0[3]
.sym 105021 soc.cpu.cpu_state[4]
.sym 105022 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 105023 soc.cpu.cpu_state[2]
.sym 105024 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 105027 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105028 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105031 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105032 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105035 soc.cpu.instr_lbu
.sym 105036 soc.cpu.instr_lb
.sym 105039 soc.cpu.cpu_state[5]
.sym 105040 soc.cpu.cpu_state[6]
.sym 105041 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 105042 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105043 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 105044 UART_RX_SB_LUT4_I1_I0[3]
.sym 105045 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105046 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 105047 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105048 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105049 soc.cpu.cpu_state[1]
.sym 105050 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 105051 UART_RX_SB_LUT4_I1_I0[3]
.sym 105052 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105055 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105056 soc.cpu.is_alu_reg_imm
.sym 105057 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[3]
.sym 105058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105059 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105060 soc.cpu.cpu_state[5]
.sym 105061 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[0]
.sym 105062 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 105063 soc.cpu.is_sll_srl_sra
.sym 105064 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[3]
.sym 105067 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 105068 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105070 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 105071 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 105072 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 105074 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 105075 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105076 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 105078 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 105079 soc.cpu.cpu_state[6]
.sym 105080 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 105083 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 105084 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105085 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 105086 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_I0[0]
.sym 105087 soc.cpu.cpu_state[2]
.sym 105088 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[3]
.sym 105089 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 105090 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 105091 soc.cpu.is_sll_srl_sra
.sym 105092 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I1_O[3]
.sym 105093 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 105094 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 105095 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105096 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_I1[3]
.sym 105097 soc.cpu.instr_bltu
.sym 105098 soc.cpu.instr_jalr
.sym 105099 soc.cpu.instr_bgeu
.sym 105100 soc.cpu.instr_waitirq
.sym 105102 soc.cpu.instr_bltu
.sym 105103 soc.cpu.instr_sltiu
.sym 105104 soc.cpu.instr_sltu
.sym 105106 soc.cpu.instr_blt
.sym 105107 soc.cpu.instr_slti
.sym 105108 soc.cpu.instr_slt
.sym 105109 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 105110 soc.cpu.instr_lhu_SB_LUT4_I0_O[1]
.sym 105111 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105112 soc.cpu.instr_lhu_SB_LUT4_I0_O[3]
.sym 105113 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 105114 soc.cpu.cpu_state[2]
.sym 105115 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105116 UART_RX_SB_LUT4_I1_I0[3]
.sym 105117 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 105118 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105119 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 105120 soc.cpu.cpu_state[2]
.sym 105123 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105124 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105125 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 105126 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 105127 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 105128 soc.cpu.instr_sb_SB_LUT4_I1_O[3]
.sym 105131 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105132 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105133 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105134 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105135 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 105136 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 105139 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 105140 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105141 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105142 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 105143 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 105144 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 105147 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105148 soc.cpu.instr_sb_SB_LUT4_I1_O[3]
.sym 105150 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105151 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105152 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 105153 soc.cpu.instr_or_SB_LUT4_I1_O[0]
.sym 105154 soc.cpu.instr_or_SB_LUT4_I1_O[1]
.sym 105155 soc.cpu.instr_or_SB_LUT4_I1_O[2]
.sym 105156 soc.cpu.instr_or_SB_LUT4_I1_O[3]
.sym 105157 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 105158 soc.cpu.instr_srli
.sym 105159 soc.cpu.instr_slli
.sym 105160 soc.cpu.instr_andi
.sym 105161 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 105162 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105163 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105164 soc.cpu.is_alu_reg_imm
.sym 105165 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 105166 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105167 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105168 soc.cpu.is_alu_reg_imm
.sym 105169 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105170 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105171 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 105172 soc.cpu.is_alu_reg_imm
.sym 105173 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 105174 soc.cpu.instr_srl
.sym 105175 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 105176 soc.cpu.instr_srli
.sym 105179 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105180 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 105181 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 105182 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 105183 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105184 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105186 soc.cpu.resetn_SB_LUT4_I3_O
.sym 105187 reset_cnt[0]
.sym 105191 reset_cnt[1]
.sym 105192 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 105195 reset_cnt[2]
.sym 105196 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 105199 reset_cnt[3]
.sym 105200 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 105203 reset_cnt[4]
.sym 105204 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 105207 reset_cnt[5]
.sym 105208 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 105210 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 105211 reset_cnt[0]
.sym 105212 reset_cnt[1]
.sym 105213 reset_cnt[2]
.sym 105214 reset_cnt[3]
.sym 105215 reset_cnt[4]
.sym 105216 reset_cnt[5]
.sym 105224 display.refresh_timer_state[0]
.sym 105233 display.refresh_timer_state[0]
.sym 105234 display.refresh_timer_state[1]
.sym 105235 display.refresh_timer_state[2]
.sym 105236 display.refresh_timer_state[3]
.sym 105241 display.refresh_timer_state[4]
.sym 105242 display.refresh_timer_state[5]
.sym 105243 display.refresh_timer_state[6]
.sym 105244 display.refresh_timer_state[7]
.sym 105252 display.refresh_timer_state_SB_LUT4_O_3_I3[1]
.sym 105253 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 105254 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 105255 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 105256 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 105260 display.refresh_timer_state_SB_LUT4_O_3_I3[0]
.sym 105262 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105263 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105264 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105265 display.refresh_timer_state[12]
.sym 105266 display.refresh_timer_state[13]
.sym 105267 display.refresh_timer_state[14]
.sym 105268 display.refresh_timer_state[15]
.sym 105272 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 105273 display.refresh_timer_state_SB_LUT4_O_3_I3[0]
.sym 105274 display.refresh_timer_state_SB_LUT4_O_3_I3[1]
.sym 105275 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 105276 display.refresh_timer_state_SB_LUT4_O_3_I3[3]
.sym 105280 display.refresh_timer_state_SB_LUT4_O_3_I3[3]
.sym 105285 display.refresh_timer_state[16]
.sym 105286 display.refresh_timer_state[17]
.sym 105287 display.refresh_timer_state[18]
.sym 105288 display.refresh_timer_state[19]
.sym 105289 display.refresh_timer_state[20]
.sym 105290 display.refresh_timer_state[21]
.sym 105291 display.refresh_timer_state[22]
.sym 105292 display.refresh_timer_state[23]
.sym 105314 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 105318 soc.cpu.reg_sh[3]
.sym 105319 $PACKER_VCC_NET
.sym 105322 soc.cpu.reg_sh[4]
.sym 105323 $PACKER_VCC_NET
.sym 105324 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105346 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 105351 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 105352 soc.cpu.reg_sh[1]
.sym 105354 $PACKER_VCC_NET
.sym 105355 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105356 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 105359 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105360 soc.cpu.reg_sh[3]
.sym 105363 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105364 soc.cpu.reg_sh[4]
.sym 105366 $PACKER_VCC_NET
.sym 105368 $nextpnr_ICESTORM_LC_15$I3
.sym 105370 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 105371 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 105372 $nextpnr_ICESTORM_LC_15$COUT
.sym 105376 soc.cpu.reg_sh[0]
.sym 105378 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 105379 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 105380 soc.cpu.cpu_state[4]
.sym 105381 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 105382 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 105383 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105384 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 105386 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 105387 soc.cpu.cpu_state[4]
.sym 105388 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 105393 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 105394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105396 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[0]
.sym 105410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[1]
.sym 105411 soc.cpu.cpu_state[4]
.sym 105412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0[3]
.sym 105413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105414 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 105415 soc.cpu.cpu_state[4]
.sym 105416 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_I3[3]
.sym 105417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[0]
.sym 105418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 105419 soc.cpu.cpu_state[4]
.sym 105420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[3]
.sym 105421 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 105422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 105423 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105425 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 105426 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 105427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105428 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105432 soc.cpu.cpu_state[4]
.sym 105433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 105434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0[1]
.sym 105437 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 105438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105440 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[0]
.sym 105444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2[1]
.sym 105445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[0]
.sym 105446 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 105447 soc.cpu.cpu_state[4]
.sym 105448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[3]
.sym 105450 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[0]
.sym 105451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[1]
.sym 105452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1[2]
.sym 105453 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 105454 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 105455 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0[1]
.sym 105457 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 105458 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 105459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105460 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 105462 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 105463 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105464 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105466 soc.cpu.reg_sh[1]
.sym 105467 $PACKER_VCC_NET
.sym 105468 soc.cpu.reg_sh[0]
.sym 105469 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105470 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 105471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105472 soc.cpu.cpu_state[4]
.sym 105473 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105474 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105475 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 105476 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 105477 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105478 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 105479 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 105480 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 105481 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 105482 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105483 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105484 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 105486 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 105487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 105490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[0]
.sym 105491 soc.cpu.cpu_state[4]
.sym 105492 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1[2]
.sym 105493 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[0]
.sym 105494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 105495 soc.cpu.cpu_state[4]
.sym 105496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]
.sym 105497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[0]
.sym 105498 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[1]
.sym 105499 soc.cpu.cpu_state[4]
.sym 105500 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0[3]
.sym 105501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 105502 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 105503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0[1]
.sym 105508 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 105509 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105510 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 105512 soc.cpu.mem_la_wdata[2]
.sym 105515 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 105516 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 105517 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 105518 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 105519 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 105520 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 105521 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105522 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 105523 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 105524 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 105528 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 105531 soc.cpu.alu_out_SB_LUT4_O_25_I2[0]
.sym 105532 soc.cpu.alu_out_SB_LUT4_O_25_I2[1]
.sym 105533 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 105534 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 105535 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 105536 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 105540 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 105541 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105542 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 105543 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 105544 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 105545 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105546 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105547 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 105548 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 105552 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 105556 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 105560 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 105563 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 105564 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 105568 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 105572 soc.cpu.pcpi_rs2[16]
.sym 105576 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 105580 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 105584 soc.cpu.pcpi_rs2[22]
.sym 105585 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105586 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105587 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 105588 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 105592 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 105596 soc.cpu.pcpi_rs2[19]
.sym 105597 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105598 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 105599 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 105600 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 105605 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105606 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105608 soc.cpu.mem_la_wdata[3]
.sym 105612 soc.cpu.pcpi_rs2[30]
.sym 105616 soc.cpu.pcpi_rs2[24]
.sym 105620 soc.cpu.pcpi_rs2[26]
.sym 105624 soc.cpu.pcpi_rs2[25]
.sym 105625 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105626 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 105627 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 105628 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 105631 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105632 soc.cpu.mem_la_wdata[3]
.sym 105634 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 105635 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 105636 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 105638 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 105639 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 105642 soc.cpu.mem_la_wdata[2]
.sym 105643 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 105646 soc.cpu.mem_la_wdata[3]
.sym 105647 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 105648 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 105650 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 105651 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 105652 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 105654 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 105655 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 105658 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 105659 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 105660 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 105662 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 105663 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 105666 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 105667 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 105668 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 105670 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 105671 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 105672 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 105674 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 105675 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 105678 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 105679 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 105680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 105682 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 105683 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 105686 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 105687 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 105690 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 105691 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 105692 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 105694 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 105695 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 105696 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 105698 soc.cpu.pcpi_rs2[16]
.sym 105699 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 105702 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105703 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 105704 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105706 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 105707 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 105710 soc.cpu.pcpi_rs2[19]
.sym 105711 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 105712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 105714 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 105715 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 105718 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 105719 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 105720 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105722 soc.cpu.pcpi_rs2[22]
.sym 105723 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 105726 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 105727 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 105728 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105730 soc.cpu.pcpi_rs2[24]
.sym 105731 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 105732 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 105734 soc.cpu.pcpi_rs2[25]
.sym 105735 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 105736 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 105738 soc.cpu.pcpi_rs2[26]
.sym 105739 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 105740 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105742 soc.cpu.pcpi_rs2[27]
.sym 105743 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 105744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 105746 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 105747 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 105748 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 105750 soc.cpu.pcpi_rs2[29]
.sym 105751 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 105754 soc.cpu.pcpi_rs2[30]
.sym 105755 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 105756 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 105758 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 105759 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 105760 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 105761 soc.cpu.instr_bgeu
.sym 105762 soc.cpu.is_sltiu_bltu_sltu
.sym 105763 soc.cpu.instr_bne
.sym 105764 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 105765 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 105766 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 105767 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105768 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 105771 UART_RX_SB_LUT4_I1_I0[3]
.sym 105772 soc.cpu.cpu_state[2]
.sym 105785 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105786 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 105788 soc.cpu.pcpi_rs2[19]
.sym 105789 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105790 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 105791 soc.cpu.alu_out_SB_LUT4_O_12_I2[2]
.sym 105792 soc.cpu.alu_out_SB_LUT4_O_12_I2[3]
.sym 105793 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 105794 soc.cpu.cpu_state[1]
.sym 105795 UART_RX_SB_LUT4_I1_I0[3]
.sym 105796 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 105810 soc.cpu.cpu_state[3]
.sym 105811 soc.cpu.cpu_state[2]
.sym 105812 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105813 soc.cpu.instr_retirq
.sym 105814 soc.cpu.cpu_state[1]
.sym 105815 soc.cpu.cpu_state[2]
.sym 105816 UART_RX_SB_LUT4_I1_I0[3]
.sym 105824 soc.cpu.cpu_state[2]
.sym 105827 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 105828 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 105829 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105830 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 105831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105832 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105833 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 105834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 105835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105836 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105838 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 105839 soc.cpu.cpu_state[3]
.sym 105840 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 105843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 105844 soc.cpu.pcpi_rs2[19]
.sym 105845 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 105846 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 105847 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 105848 soc.cpu.cpu_state[2]
.sym 105849 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 105850 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 105851 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 105852 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 105853 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 105854 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105855 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105856 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 105858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 105859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 105861 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[0]
.sym 105862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 105863 soc.cpu.cpu_state[4]
.sym 105864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[3]
.sym 105865 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 105866 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 105867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0[1]
.sym 105869 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 105870 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 105871 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 105872 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 105875 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 105876 soc.cpu.latched_store
.sym 105877 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[0]
.sym 105878 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 105879 soc.cpu.cpu_state[4]
.sym 105880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[3]
.sym 105881 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[0]
.sym 105882 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[1]
.sym 105883 soc.cpu.cpu_state[4]
.sym 105884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]
.sym 105885 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 105887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0[1]
.sym 105889 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105890 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 105891 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 105892 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 105895 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105896 soc.cpu.pcpi_rs2[26]
.sym 105897 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105898 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 105899 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 105900 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 105901 soc.cpu.instr_lw_SB_LUT4_I0_O[2]
.sym 105902 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 105903 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 105904 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 105905 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 105906 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105907 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 105908 UART_RX_SB_LUT4_I1_I0[3]
.sym 105909 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105910 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 105912 soc.cpu.pcpi_rs2[25]
.sym 105913 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105914 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105915 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 105916 soc.cpu.pcpi_rs2[26]
.sym 105919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 105920 soc.cpu.pcpi_rs2[25]
.sym 105921 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 105922 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105923 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 105924 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 105927 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 105928 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105931 soc.cpu.instr_jalr
.sym 105932 soc.cpu.instr_retirq
.sym 105933 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 105934 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105935 soc.cpu.cpu_state[3]
.sym 105936 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 105937 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 105938 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 105939 soc.cpu.cpu_state[4]
.sym 105940 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105941 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 105942 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 105943 soc.cpu.cpu_state[4]
.sym 105944 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105945 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 105946 soc.cpu.reg_pc[18]
.sym 105947 soc.cpu.cpuregs_rs1[18]
.sym 105948 soc.cpu.is_lui_auipc_jal
.sym 105949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 105950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 105951 soc.cpu.cpu_state[4]
.sym 105952 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105953 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 105954 soc.cpu.reg_pc[16]
.sym 105955 soc.cpu.cpuregs_rs1[16]
.sym 105956 soc.cpu.is_lui_auipc_jal
.sym 105957 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 105958 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 105959 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105960 UART_RX_SB_LUT4_I1_I0[3]
.sym 105961 soc.cpu.cpu_state[3]
.sym 105962 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 105963 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 105964 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 105965 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 105966 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 105967 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 105968 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 105969 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 105970 soc.cpu.reg_pc[17]
.sym 105971 soc.cpu.cpuregs_rs1[17]
.sym 105972 soc.cpu.is_lui_auipc_jal
.sym 105973 $PACKER_GND_NET
.sym 105977 soc.cpu.do_waitirq
.sym 105978 soc.cpu.decoder_trigger
.sym 105979 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 105980 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 105982 soc.cpu.cpu_state[3]
.sym 105983 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 105984 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 105987 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105988 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 105989 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105990 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 105991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 105992 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105994 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 105995 soc.cpu.cpu_state[1]
.sym 105996 UART_RX_SB_LUT4_I1_I0[3]
.sym 105997 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 106002 soc.cpu.do_waitirq
.sym 106003 soc.cpu.decoder_trigger
.sym 106004 soc.cpu.instr_waitirq
.sym 106005 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106006 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 106007 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106008 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106011 soc.cpu.instr_waitirq
.sym 106012 soc.cpu.decoder_trigger
.sym 106013 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 106014 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 106015 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 106016 soc.cpu.decoder_trigger
.sym 106017 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 106018 UART_RX_SB_LUT4_I1_I0[3]
.sym 106019 soc.cpu.cpu_state[3]
.sym 106020 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106026 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 106027 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 106028 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 106031 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 106032 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 106035 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 106036 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 106037 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106038 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 106039 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 106040 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 106041 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106042 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106043 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 106044 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 106045 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 106046 soc.cpu.cpu_state[2]
.sym 106047 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106048 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 106051 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 106052 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 106055 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 106056 UART_RX_SB_LUT4_I1_I0[3]
.sym 106057 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106058 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106059 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 106060 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 106061 soc.cpu.is_sll_srl_sra
.sym 106062 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106063 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 106064 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106065 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106066 UART_RX_SB_LUT4_I1_I0[3]
.sym 106067 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 106068 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 106070 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 106071 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106072 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 106073 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106074 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106075 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106076 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 106077 soc.cpu.irq_active_SB_LUT4_I1_O[2]
.sym 106078 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 106079 UART_RX_SB_LUT4_I1_I0[3]
.sym 106080 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 106081 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106082 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106083 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 106084 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 106087 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 106088 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 106091 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 106092 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 106093 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106094 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 106095 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 106096 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 106097 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106098 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106099 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106100 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 106103 soc.cpu.is_lui_auipc_jal
.sym 106104 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 106107 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 106108 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 106109 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106110 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106111 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 106112 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 106113 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 106114 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106115 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106116 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 106118 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 106119 soc.cpu.is_alu_reg_imm
.sym 106120 soc.cpu.instr_jalr
.sym 106124 UART_RX_SB_LUT4_I1_I0[3]
.sym 106129 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106130 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106131 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106132 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106133 soc.cpu.instr_sll
.sym 106134 soc.cpu.instr_slli
.sym 106135 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106136 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106137 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 106138 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106139 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106140 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106141 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 106142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 106143 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106144 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 106145 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 106146 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 106147 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106148 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 106149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 106150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 106151 soc.cpu.cpu_state[4]
.sym 106152 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 106153 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 106154 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106155 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106156 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106157 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 106158 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 106159 soc.cpu.cpu_state[4]
.sym 106160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 106161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 106162 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 106163 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106164 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106166 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 106167 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 106168 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 106169 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 106170 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106171 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106172 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 106173 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[0]
.sym 106174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[1]
.sym 106175 soc.cpu.cpu_state[4]
.sym 106176 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0[3]
.sym 106177 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 106178 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 106179 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106181 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 106182 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106183 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106184 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106189 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106190 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106191 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 106192 soc.cpu.cpu_state[4]
.sym 106194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 106195 soc.cpu.cpu_state[4]
.sym 106196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 106197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 106198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 106199 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106200 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106201 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106202 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 106203 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 106204 soc.cpu.cpu_state[4]
.sym 106205 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 106206 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 106207 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 106208 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106209 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 106210 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 106211 soc.cpu.cpu_state[4]
.sym 106212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 106213 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 106214 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 106215 soc.cpu.cpu_state[4]
.sym 106216 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 106217 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 106218 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 106219 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106221 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 106222 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106223 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106224 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 106226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 106227 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106228 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 106229 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 106230 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 106231 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106232 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106274 soc.cpu.reg_sh[0]
.sym 106278 soc.cpu.reg_sh[1]
.sym 106279 $PACKER_VCC_NET
.sym 106282 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 106283 $PACKER_VCC_NET
.sym 106284 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106286 soc.cpu.reg_sh[3]
.sym 106287 $PACKER_VCC_NET
.sym 106288 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106289 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 106290 soc.cpu.reg_sh[4]
.sym 106291 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106292 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106294 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 106295 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 106296 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106298 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 106299 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 106300 soc.cpu.cpu_state[4]
.sym 106302 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 106303 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 106304 soc.cpu.cpu_state[4]
.sym 106305 soc.cpu.reg_sh[3]
.sym 106306 soc.cpu.reg_sh[1]
.sym 106307 soc.cpu.reg_sh[4]
.sym 106308 soc.cpu.reg_sh[0]
.sym 106309 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 106310 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 106311 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 106312 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 106314 soc.cpu.reg_sh[3]
.sym 106315 $PACKER_VCC_NET
.sym 106316 soc.cpu.instr_srl_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 106322 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 106323 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 106324 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 106329 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 106330 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 106331 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 106332 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 106341 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 106342 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 106343 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 106344 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 106346 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 106347 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 106348 soc.cpu.cpu_state[4]
.sym 106349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 106350 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 106351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 106353 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 106354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 106355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106356 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106361 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106362 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 106363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106364 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106366 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 106367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 106368 soc.cpu.cpu_state[4]
.sym 106369 soc.cpu.cpu_state[4]
.sym 106370 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1]
.sym 106371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[2]
.sym 106372 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 106374 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 106375 soc.cpu.cpu_state[4]
.sym 106376 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[0]
.sym 106378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 106379 soc.cpu.cpu_state[4]
.sym 106380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]
.sym 106381 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 106382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 106383 soc.cpu.cpu_state[4]
.sym 106384 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106385 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 106386 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 106387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106388 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106389 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 106390 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 106391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_23_I0[1]
.sym 106393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[0]
.sym 106394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[1]
.sym 106395 soc.cpu.cpu_state[4]
.sym 106396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]
.sym 106399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[0]
.sym 106400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1]
.sym 106401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 106402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 106403 soc.cpu.cpu_state[4]
.sym 106404 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 106406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 106407 soc.cpu.cpu_state[4]
.sym 106408 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106409 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106410 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106411 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 106412 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 106414 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 106415 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106416 soc.cpu.cpu_state[4]
.sym 106417 soc.cpu.cpu_state[4]
.sym 106418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]
.sym 106419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[2]
.sym 106420 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106421 soc.cpu.cpu_state[4]
.sym 106422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 106423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 106424 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106425 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106426 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 106427 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 106428 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 106430 soc.cpu.reg_sh[0]
.sym 106431 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 106432 soc.cpu.cpu_state[4]
.sym 106433 soc.cpu.cpu_state[4]
.sym 106434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[1]
.sym 106435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2]
.sym 106436 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 106440 soc.cpu.mem_la_wdata[2]
.sym 106441 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 106442 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 106443 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 106444 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 106446 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 106447 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 106448 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 106451 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 106452 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 106453 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 106454 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 106455 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106458 soc.cpu.reg_next_pc[0]
.sym 106459 soc.cpu.cpuregs_rs1[0]
.sym 106460 soc.cpu.is_lui_auipc_jal
.sym 106461 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 106462 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106463 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106464 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 106465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 106466 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 106467 soc.cpu.cpu_state[4]
.sym 106468 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106469 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 106470 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 106471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106472 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 106476 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 106477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[0]
.sym 106478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 106479 soc.cpu.cpu_state[4]
.sym 106480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[3]
.sym 106481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 106482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 106483 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106484 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[0]
.sym 106486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 106487 soc.cpu.cpu_state[4]
.sym 106488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[3]
.sym 106489 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106490 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 106491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106492 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0[1]
.sym 106493 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 106494 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0[1]
.sym 106497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 106498 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 106499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106500 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[0]
.sym 106502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 106503 soc.cpu.cpu_state[4]
.sym 106504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[3]
.sym 106505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[0]
.sym 106506 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 106507 soc.cpu.cpu_state[4]
.sym 106508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]
.sym 106509 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 106510 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 106511 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 106512 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 106513 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 106514 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 106515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106516 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0[1]
.sym 106519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 106520 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 106521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 106522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 106523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106524 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106525 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 106526 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 106527 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0[1]
.sym 106529 soc.cpu.pcpi_rs2[16]
.sym 106530 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 106531 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 106532 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 106533 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106534 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 106535 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106536 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 106541 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 106542 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 106543 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 106544 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 106545 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 106546 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 106547 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 106548 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 106557 soc.cpu.pcpi_rs2[19]
.sym 106558 soc.cpu.mem_la_wdata[3]
.sym 106559 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 106560 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 106562 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 106563 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 106566 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 106567 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 106568 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 106570 soc.cpu.mem_la_wdata[2]
.sym 106571 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 106572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 106574 soc.cpu.mem_la_wdata[3]
.sym 106575 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 106578 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 106579 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 106582 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 106583 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 106584 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 106586 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 106587 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 106590 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 106591 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 106592 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 106594 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 106595 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 106598 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 106599 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 106602 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 106603 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 106604 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106606 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 106607 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 106610 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 106611 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 106612 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 106614 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 106615 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 106616 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 106618 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 106619 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 106622 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 106623 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 106626 soc.cpu.pcpi_rs2[16]
.sym 106627 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 106628 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 106630 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 106631 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 106634 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 106635 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 106636 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 106638 soc.cpu.pcpi_rs2[19]
.sym 106639 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 106642 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 106643 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 106644 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106646 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 106647 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 106650 soc.cpu.pcpi_rs2[22]
.sym 106651 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 106652 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106654 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 106655 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 106658 soc.cpu.pcpi_rs2[24]
.sym 106659 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 106662 soc.cpu.pcpi_rs2[25]
.sym 106663 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 106666 soc.cpu.pcpi_rs2[26]
.sym 106667 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 106670 soc.cpu.pcpi_rs2[27]
.sym 106671 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 106674 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 106675 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 106678 soc.cpu.pcpi_rs2[29]
.sym 106679 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 106680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 106682 soc.cpu.pcpi_rs2[30]
.sym 106683 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 106686 $PACKER_VCC_NET
.sym 106688 $nextpnr_ICESTORM_LC_1$I3
.sym 106690 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 106691 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 106696 $nextpnr_ICESTORM_LC_2$I3
.sym 106699 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 106700 soc.cpu.pcpi_rs2[30]
.sym 106701 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 106702 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 106703 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 106704 soc.cpu.alu_out_SB_LUT4_O_9_I1_SB_LUT4_I0_O[3]
.sym 106706 soc.cpu.alu_out_SB_LUT4_O_6_I1[3]
.sym 106707 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 106708 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 106709 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 106710 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 106711 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 106712 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 106715 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 106716 soc.cpu.pcpi_rs2[24]
.sym 106721 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106722 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 106724 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 106725 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106726 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106728 soc.cpu.pcpi_rs2[22]
.sym 106729 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106730 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 106731 soc.cpu.alu_out_SB_LUT4_O_16_I2[2]
.sym 106732 soc.cpu.alu_out_SB_LUT4_O_16_I2[3]
.sym 106737 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 106738 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 106739 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 106740 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 106743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106744 soc.cpu.pcpi_rs2[22]
.sym 106745 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106746 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 106747 soc.cpu.alu_out_SB_LUT4_O_9_I2[2]
.sym 106748 soc.cpu.alu_out_SB_LUT4_O_9_I2[3]
.sym 106751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 106752 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 106761 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 106762 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 106763 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 106764 soc.cpu.irq_pending[1]
.sym 106771 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 106772 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 106773 soc.cpu.irq_mask[2]
.sym 106774 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 106775 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 106776 UART_RX_SB_LUT4_I1_I0[3]
.sym 106782 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 106783 UART_RX_SB_LUT4_I1_I0[3]
.sym 106784 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 106785 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 106786 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 106787 soc.cpu.cpu_state[4]
.sym 106788 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 106794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 106795 soc.cpu.cpu_state[4]
.sym 106796 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106797 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 106798 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 106799 soc.cpu.cpu_state[4]
.sym 106800 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106801 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 106802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 106803 soc.cpu.cpu_state[4]
.sym 106804 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106805 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 106806 soc.cpu.irq_mask[2]
.sym 106807 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 106808 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 106809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 106810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 106811 soc.cpu.cpu_state[4]
.sym 106812 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 106814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 106815 soc.cpu.cpu_state[4]
.sym 106816 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106818 soc.cpu.decoded_imm[0]
.sym 106819 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 106822 soc.cpu.decoded_imm[1]
.sym 106823 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 106824 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106826 soc.cpu.decoded_imm[2]
.sym 106827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 106828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 106830 soc.cpu.decoded_imm[3]
.sym 106831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 106832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 106834 soc.cpu.decoded_imm[4]
.sym 106835 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 106836 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 106838 soc.cpu.decoded_imm[5]
.sym 106839 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 106840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 106842 soc.cpu.decoded_imm[6]
.sym 106843 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 106844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 106846 soc.cpu.decoded_imm[7]
.sym 106847 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 106848 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 106850 soc.cpu.decoded_imm[8]
.sym 106851 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 106852 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 106854 soc.cpu.decoded_imm[9]
.sym 106855 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 106856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 106858 soc.cpu.decoded_imm[10]
.sym 106859 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[10]
.sym 106862 soc.cpu.decoded_imm[11]
.sym 106863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 106864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[11]
.sym 106866 soc.cpu.decoded_imm[12]
.sym 106867 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 106868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[12]
.sym 106870 soc.cpu.decoded_imm[13]
.sym 106871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 106872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[13]
.sym 106874 soc.cpu.decoded_imm[14]
.sym 106875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 106876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[14]
.sym 106878 soc.cpu.decoded_imm[15]
.sym 106879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 106880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[15]
.sym 106882 soc.cpu.decoded_imm[16]
.sym 106883 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 106884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 106886 soc.cpu.decoded_imm[17]
.sym 106887 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[17]
.sym 106890 soc.cpu.decoded_imm[18]
.sym 106891 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 106892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[18]
.sym 106894 soc.cpu.decoded_imm[19]
.sym 106895 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 106896 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[19]
.sym 106898 soc.cpu.decoded_imm[20]
.sym 106899 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[20]
.sym 106902 soc.cpu.decoded_imm[21]
.sym 106903 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 106904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[21]
.sym 106906 soc.cpu.decoded_imm[22]
.sym 106907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 106908 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[22]
.sym 106910 soc.cpu.decoded_imm[23]
.sym 106911 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 106912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[23]
.sym 106914 soc.cpu.decoded_imm[24]
.sym 106915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 106916 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 106918 soc.cpu.decoded_imm[25]
.sym 106919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 106920 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[25]
.sym 106922 soc.cpu.decoded_imm[26]
.sym 106923 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106924 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[26]
.sym 106926 soc.cpu.decoded_imm[27]
.sym 106927 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 106928 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[27]
.sym 106930 soc.cpu.decoded_imm[28]
.sym 106931 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 106932 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[28]
.sym 106934 soc.cpu.decoded_imm[29]
.sym 106935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 106936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[29]
.sym 106938 soc.cpu.decoded_imm[30]
.sym 106939 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 106940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[30]
.sym 106942 soc.cpu.decoded_imm[31]
.sym 106943 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 106944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[31]
.sym 106945 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 106946 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 106947 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 106951 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 106952 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 106953 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[0]
.sym 106954 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 106955 soc.cpu.cpu_state[4]
.sym 106956 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]
.sym 106957 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 106958 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 106959 soc.cpu.cpu_state[4]
.sym 106960 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106961 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 106962 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 106963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 106964 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0[1]
.sym 106965 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 106966 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 106967 soc.cpu.cpu_state[4]
.sym 106968 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 106970 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 106971 UART_RX_SB_LUT4_I1_I0[3]
.sym 106972 soc.cpu.cpu_state[1]
.sym 106975 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 106976 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 106977 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106978 soc.cpu.reg_pc[22]
.sym 106979 soc.cpu.cpuregs_rs1[22]
.sym 106980 soc.cpu.is_lui_auipc_jal
.sym 106982 soc.cpu.decoded_imm[16]
.sym 106983 soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O[1]
.sym 106984 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106986 soc.cpu.decoded_imm[13]
.sym 106987 soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 106988 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106989 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 106990 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 106991 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 106992 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 106994 soc.cpu.decoded_imm[19]
.sym 106995 soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O[1]
.sym 106996 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106997 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 106998 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 106999 soc.cpu.cpu_state[4]
.sym 107000 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107001 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107002 soc.cpu.reg_pc[20]
.sym 107003 soc.cpu.cpuregs_rs1[20]
.sym 107004 soc.cpu.is_lui_auipc_jal
.sym 107006 soc.cpu.decoded_imm[18]
.sym 107007 soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O[1]
.sym 107008 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107010 soc.cpu.decoded_imm[28]
.sym 107011 soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O[1]
.sym 107012 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107014 soc.cpu.decoded_imm[21]
.sym 107015 soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O[1]
.sym 107016 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107018 soc.cpu.decoded_imm[23]
.sym 107019 soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 107020 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107022 soc.cpu.decoded_imm[31]
.sym 107023 soc.cpu.cpuregs.regs.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 107024 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107026 soc.cpu.decoded_imm[17]
.sym 107027 soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O[1]
.sym 107028 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107030 soc.cpu.decoded_imm[25]
.sym 107031 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 107032 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107034 soc.cpu.decoded_imm[20]
.sym 107035 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[1]
.sym 107036 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107038 soc.cpu.decoded_imm[24]
.sym 107039 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[1]
.sym 107040 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107041 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 107043 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 107044 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 107045 soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
.sym 107046 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 107047 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107048 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107049 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107050 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 107051 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 107052 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 107054 soc.cpu.cpu_state[2]
.sym 107055 soc.cpu.instr_maskirq
.sym 107056 UART_RX_SB_LUT4_I1_I0[3]
.sym 107057 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 107058 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 107059 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107060 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107061 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107062 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 107063 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 107064 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 107065 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107066 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 107067 soc.cpu.mem_rdata_q[24]
.sym 107068 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 107069 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107070 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 107071 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 107072 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 107073 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 107074 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 107075 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107076 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107077 soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
.sym 107078 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 107079 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107080 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107081 soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
.sym 107082 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 107083 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107084 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107085 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 107086 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 107087 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107088 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107089 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 107090 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 107091 soc.cpu.cpu_state[4]
.sym 107092 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107093 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 107094 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 107095 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107096 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107097 soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
.sym 107098 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 107099 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107100 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107101 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 107102 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 107103 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107104 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107105 soc.cpu.cpuregs_wrdata[21]
.sym 107109 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107110 soc.cpu.reg_pc[27]
.sym 107111 soc.cpu.cpuregs_rs1[27]
.sym 107112 soc.cpu.is_lui_auipc_jal
.sym 107113 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 107114 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 107115 soc.cpu.cpu_state[4]
.sym 107116 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107117 soc.cpu.cpuregs_wrdata[18]
.sym 107121 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107122 soc.cpu.reg_pc[29]
.sym 107123 soc.cpu.cpuregs_rs1[29]
.sym 107124 soc.cpu.is_lui_auipc_jal
.sym 107125 soc.cpu.cpu_state[4]
.sym 107126 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 107127 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 107128 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107129 soc.cpu.cpuregs_wrdata[19]
.sym 107133 soc.cpu.cpuregs_wrdata[17]
.sym 107137 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 107138 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 107139 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 107140 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 107141 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 107142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 107143 soc.cpu.cpu_state[4]
.sym 107144 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107146 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 107147 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 107148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 107149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 107150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 107151 soc.cpu.cpu_state[4]
.sym 107152 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107153 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107154 soc.cpu.cpu_state[1]
.sym 107155 soc.cpu.cpu_state[3]
.sym 107156 UART_RX_SB_LUT4_I1_I0[3]
.sym 107157 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[0]
.sym 107158 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[1]
.sym 107159 soc.cpu.cpu_state[4]
.sym 107160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]
.sym 107161 soc.cpu.cpu_state[4]
.sym 107162 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 107163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 107164 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107165 soc.cpu.cpu_state[4]
.sym 107166 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 107167 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 107168 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107169 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 107170 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 107171 soc.cpu.cpu_state[4]
.sym 107172 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107173 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 107174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 107175 soc.cpu.cpu_state[4]
.sym 107176 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107177 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107178 soc.cpu.reg_pc[28]
.sym 107179 soc.cpu.cpuregs_rs1[28]
.sym 107180 soc.cpu.is_lui_auipc_jal
.sym 107181 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 107182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 107183 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 107184 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 107185 soc.cpu.cpu_state[4]
.sym 107186 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 107187 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 107188 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107189 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[0]
.sym 107190 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 107191 soc.cpu.cpu_state[4]
.sym 107192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[3]
.sym 107193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 107194 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 107195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 107196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I0[1]
.sym 107198 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 107199 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 107200 soc.cpu.cpu_state[1]
.sym 107233 soc.memory.rdata_0[5]
.sym 107234 soc.memory.rdata_1[5]
.sym 107235 iomem_addr[16]
.sym 107236 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 107237 soc.memory.rdata_0[2]
.sym 107238 soc.memory.rdata_1[2]
.sym 107239 iomem_addr[16]
.sym 107240 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 107249 soc.memory.rdata_0[6]
.sym 107250 soc.memory.rdata_1[6]
.sym 107251 iomem_addr[16]
.sym 107252 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 107281 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107282 soc.cpu.timer[0]
.sym 107283 soc.cpu.cpuregs_rs1[0]
.sym 107284 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107285 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107286 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 107287 soc.cpu.cpuregs_rs1[1]
.sym 107288 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107293 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107294 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 107295 soc.cpu.cpuregs_rs1[2]
.sym 107296 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107298 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 107299 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 107300 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 107314 soc.cpu.timer[1]
.sym 107315 $PACKER_VCC_NET
.sym 107316 soc.cpu.timer[0]
.sym 107321 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 107322 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 107323 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 107324 soc.cpu.timer[0]
.sym 107329 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 107330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 107331 soc.cpu.cpu_state[4]
.sym 107332 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107333 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 107334 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 107335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 107336 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 107337 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 107338 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 107339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 107340 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 107341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107342 soc.cpu.reg_pc[1]
.sym 107343 soc.cpu.cpuregs_rs1[1]
.sym 107344 soc.cpu.is_lui_auipc_jal
.sym 107345 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 107346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 107347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 107348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 107349 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107350 soc.cpu.reg_pc[6]
.sym 107351 soc.cpu.cpuregs_rs1[6]
.sym 107352 soc.cpu.is_lui_auipc_jal
.sym 107353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[0]
.sym 107354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[1]
.sym 107355 soc.cpu.cpu_state[4]
.sym 107356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I0[3]
.sym 107359 soc.cpu.cpu_state[2]
.sym 107360 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107362 soc.cpu.timer[0]
.sym 107366 soc.cpu.timer[1]
.sym 107367 $PACKER_VCC_NET
.sym 107370 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107371 $PACKER_VCC_NET
.sym 107372 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107375 $PACKER_VCC_NET
.sym 107376 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107378 soc.cpu.timer[4]
.sym 107379 $PACKER_VCC_NET
.sym 107380 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 107382 soc.cpu.timer[5]
.sym 107383 $PACKER_VCC_NET
.sym 107384 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 107386 soc.cpu.timer[6]
.sym 107387 $PACKER_VCC_NET
.sym 107388 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 107390 soc.cpu.timer[7]
.sym 107391 $PACKER_VCC_NET
.sym 107392 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 107394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107395 $PACKER_VCC_NET
.sym 107396 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 107398 soc.cpu.timer[9]
.sym 107399 $PACKER_VCC_NET
.sym 107400 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 107402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107403 $PACKER_VCC_NET
.sym 107404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 107406 soc.cpu.timer[11]
.sym 107407 $PACKER_VCC_NET
.sym 107408 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 107410 soc.cpu.timer[12]
.sym 107411 $PACKER_VCC_NET
.sym 107412 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 107414 soc.cpu.timer[13]
.sym 107415 $PACKER_VCC_NET
.sym 107416 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 107418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107419 $PACKER_VCC_NET
.sym 107420 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 107422 soc.cpu.timer[15]
.sym 107423 $PACKER_VCC_NET
.sym 107424 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 107426 soc.cpu.timer[16]
.sym 107427 $PACKER_VCC_NET
.sym 107428 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 107430 soc.cpu.timer[17]
.sym 107431 $PACKER_VCC_NET
.sym 107432 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 107434 soc.cpu.timer[18]
.sym 107435 $PACKER_VCC_NET
.sym 107436 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 107438 soc.cpu.timer[19]
.sym 107439 $PACKER_VCC_NET
.sym 107440 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 107442 soc.cpu.timer[20]
.sym 107443 $PACKER_VCC_NET
.sym 107444 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 107446 soc.cpu.timer[21]
.sym 107447 $PACKER_VCC_NET
.sym 107448 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 107450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 107451 $PACKER_VCC_NET
.sym 107452 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 107454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107455 $PACKER_VCC_NET
.sym 107456 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 107458 soc.cpu.timer[24]
.sym 107459 $PACKER_VCC_NET
.sym 107460 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 107462 soc.cpu.timer[25]
.sym 107463 $PACKER_VCC_NET
.sym 107464 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 107466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107467 $PACKER_VCC_NET
.sym 107468 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 107470 soc.cpu.timer[27]
.sym 107471 $PACKER_VCC_NET
.sym 107472 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 107474 soc.cpu.timer[28]
.sym 107475 $PACKER_VCC_NET
.sym 107476 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 107478 soc.cpu.timer[29]
.sym 107479 $PACKER_VCC_NET
.sym 107480 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 107482 soc.cpu.timer[30]
.sym 107483 $PACKER_VCC_NET
.sym 107484 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 107486 soc.cpu.timer[31]
.sym 107487 $PACKER_VCC_NET
.sym 107488 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 107489 soc.simpleuart.recv_state[2]
.sym 107490 soc.simpleuart.recv_state[3]
.sym 107491 soc.simpleuart.recv_state[1]
.sym 107492 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 107497 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 107498 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 107499 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 107500 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 107501 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 107502 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 107503 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 107504 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 107505 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 107506 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 107507 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 107508 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 107509 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 107510 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 107511 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 107512 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 107513 soc.cpu.instr_rdcycleh
.sym 107514 soc.cpu.count_cycle[32]
.sym 107515 soc.cpu.instr_rdinstr
.sym 107516 soc.cpu.count_instr[0]
.sym 107517 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 107518 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 107519 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 107520 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 107521 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107522 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 107523 soc.cpu.cpuregs_rs1[29]
.sym 107524 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107533 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107534 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 107535 soc.cpu.cpuregs_rs1[20]
.sym 107536 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107541 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107542 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 107543 soc.cpu.cpuregs_rs1[21]
.sym 107544 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107545 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107546 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 107547 soc.cpu.cpuregs_rs1[18]
.sym 107548 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107557 soc.cpu.timer[20]
.sym 107558 soc.cpu.timer[21]
.sym 107559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 107560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107561 soc.cpu.timer[24]
.sym 107562 soc.cpu.timer[25]
.sym 107563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107564 soc.cpu.timer[27]
.sym 107569 soc.cpu.timer[28]
.sym 107570 soc.cpu.timer[29]
.sym 107571 soc.cpu.timer[30]
.sym 107572 soc.cpu.timer[31]
.sym 107573 soc.cpu.timer[16]
.sym 107574 soc.cpu.timer[17]
.sym 107575 soc.cpu.timer[18]
.sym 107576 soc.cpu.timer[19]
.sym 107578 soc.cpu.decoded_imm[1]
.sym 107579 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 107580 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107581 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 107582 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 107583 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 107584 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 107585 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 107587 soc.cpu.cpuregs_rs1[23]
.sym 107588 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107590 soc.cpu.count_cycle[25]
.sym 107591 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 107592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107593 soc.cpu.instr_rdinstr
.sym 107594 soc.cpu.count_instr[25]
.sym 107595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107596 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 107597 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107598 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 107599 soc.cpu.cpuregs_rs1[31]
.sym 107600 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107602 soc.cpu.cpuregs_raddr2[2]
.sym 107603 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 107604 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 107610 soc.cpu.count_cycle[29]
.sym 107611 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 107612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107613 soc.cpu.count_cycle[61]
.sym 107614 soc.cpu.instr_rdcycleh
.sym 107615 soc.cpu.instr_rdinstr
.sym 107616 soc.cpu.count_instr[29]
.sym 107617 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 107618 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 107619 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 107620 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 107621 soc.cpu.count_cycle[57]
.sym 107622 soc.cpu.instr_rdcycleh
.sym 107623 soc.cpu.instr_rdinstrh
.sym 107624 soc.cpu.count_instr[57]
.sym 107629 soc.cpu.count_cycle[50]
.sym 107630 soc.cpu.instr_rdcycleh
.sym 107631 soc.cpu.instr_rdinstr
.sym 107632 soc.cpu.count_instr[18]
.sym 107634 soc.cpu.cpuregs_raddr2[3]
.sym 107635 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 107636 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 107637 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 107638 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107639 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 107640 soc.cpu.pcpi_rs2[24]
.sym 107646 soc.cpu.cpuregs_raddr2[4]
.sym 107647 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 107648 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 107649 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 107651 soc.cpu.cpuregs_rs1[22]
.sym 107652 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107653 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107654 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 107655 soc.cpu.cpuregs_rs1[16]
.sym 107656 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107657 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107658 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 107659 soc.cpu.cpuregs_rs1[28]
.sym 107660 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107661 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107662 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 107663 soc.cpu.cpuregs_rs1[24]
.sym 107664 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107665 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107666 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 107667 soc.cpu.cpuregs_rs1[26]
.sym 107668 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107669 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107670 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 107671 soc.cpu.cpuregs_rs1[27]
.sym 107672 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107673 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107674 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 107675 soc.cpu.cpuregs_rs1[25]
.sym 107676 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107677 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107678 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 107679 soc.cpu.cpuregs_rs1[19]
.sym 107680 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107681 soc.cpu.count_instr[31]
.sym 107682 soc.cpu.instr_rdinstr
.sym 107683 soc.cpu.instr_rdinstrh
.sym 107684 soc.cpu.count_instr[63]
.sym 107686 soc.cpu.count_cycle[63]
.sym 107687 soc.cpu.instr_rdcycleh
.sym 107688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107689 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107690 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 107691 soc.cpu.cpuregs_rs1[17]
.sym 107692 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107693 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107694 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 107695 soc.cpu.cpuregs_rs1[30]
.sym 107696 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107697 soc.cpu.count_cycle[18]
.sym 107698 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 107699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 107700 soc.cpu.instr_maskirq
.sym 107701 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 107702 soc.cpu.count_cycle[31]
.sym 107703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107704 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 107706 soc.cpu.count_instr[50]
.sym 107707 soc.cpu.instr_rdinstrh
.sym 107708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107711 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107712 soc.cpu.timer[21]
.sym 107717 soc.cpu.instr_rdinstrh
.sym 107718 soc.cpu.count_instr[61]
.sym 107719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107720 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 107723 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107724 soc.cpu.timer[17]
.sym 107729 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 107730 soc.cpu.count_cycle[26]
.sym 107731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107732 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 107733 soc.cpu.count_instr[26]
.sym 107734 soc.cpu.instr_rdinstr
.sym 107735 soc.cpu.instr_rdinstrh
.sym 107736 soc.cpu.count_instr[58]
.sym 107738 soc.cpu.count_cycle[58]
.sym 107739 soc.cpu.instr_rdcycleh
.sym 107740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 107742 soc.cpu.decoded_imm[0]
.sym 107743 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 107744 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107745 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107746 soc.cpu.reg_pc[10]
.sym 107747 soc.cpu.cpuregs_rs1[10]
.sym 107748 soc.cpu.is_lui_auipc_jal
.sym 107753 soc.cpu.cpuregs_wrdata[12]
.sym 107761 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107762 soc.cpu.reg_pc[12]
.sym 107763 soc.cpu.cpuregs_rs1[12]
.sym 107764 soc.cpu.is_lui_auipc_jal
.sym 107766 soc.cpu.cpuregs_raddr2[1]
.sym 107767 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 107768 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 107771 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107772 soc.cpu.timer[28]
.sym 107774 soc.cpu.cpuregs_raddr2[0]
.sym 107775 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 107776 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_1_O[0]
.sym 107777 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 107778 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 107779 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107780 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107781 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 107782 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 107783 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107784 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107786 soc.cpu.decoded_imm[6]
.sym 107787 soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 107788 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107789 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107790 soc.cpu.reg_pc[13]
.sym 107791 soc.cpu.cpuregs_rs1[13]
.sym 107792 soc.cpu.is_lui_auipc_jal
.sym 107794 soc.cpu.cpuregs_raddr2[0]
.sym 107795 soc.cpu.cpuregs_raddr2[1]
.sym 107796 soc.cpu.cpuregs.regs.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 107797 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 107798 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 107799 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107800 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107802 soc.cpu.cpuregs_raddr2[2]
.sym 107803 soc.cpu.cpuregs_raddr2[3]
.sym 107804 soc.cpu.cpuregs_raddr2[4]
.sym 107806 soc.cpu.decoded_imm[12]
.sym 107807 soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 107808 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107810 soc.cpu.decoded_imm[9]
.sym 107811 soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 107812 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107814 soc.cpu.decoded_imm[10]
.sym 107815 soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 107816 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107817 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 107818 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 107819 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107820 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107822 soc.cpu.decoded_imm[15]
.sym 107823 soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 107824 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107825 soc.cpu.cpuregs.regs.1.0_RDATA_4[0]
.sym 107826 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 107827 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107828 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107829 soc.cpu.cpuregs.regs.1.0_RDATA_7[0]
.sym 107830 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 107831 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107832 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107834 soc.cpu.decoded_imm[8]
.sym 107835 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 107836 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107837 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 107838 soc.cpu.cpuregs.regs.1.0_RDATA_15[1]
.sym 107839 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107840 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107841 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 107842 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 107843 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107844 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107845 soc.cpu.instr_maskirq
.sym 107846 soc.cpu.irq_mask[31]
.sym 107847 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107848 soc.cpu.timer[31]
.sym 107849 soc.cpu.cpuregs.regs.0.0_RDATA_6[0]
.sym 107850 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 107851 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107852 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107853 soc.cpu.cpuregs.regs.0.0_RDATA[0]
.sym 107854 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 107855 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107856 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107857 soc.cpu.cpuregs.regs.0.0_RDATA_7[0]
.sym 107858 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 107859 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107860 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107861 soc.cpu.instr_retirq
.sym 107862 soc.cpu.cpuregs_rs1[31]
.sym 107863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[2]
.sym 107864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_I2[3]
.sym 107865 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 107869 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 107870 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 107871 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 107872 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 107873 soc.cpu.instr_maskirq
.sym 107874 soc.cpu.irq_mask[25]
.sym 107875 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107876 soc.cpu.timer[25]
.sym 107877 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 107878 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 107879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 107880 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 107882 soc.cpu.instr_rdinstrh
.sym 107883 soc.cpu.instr_rdinstr
.sym 107884 soc.cpu.instr_rdcycleh
.sym 107885 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 107886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 107887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[2]
.sym 107888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 107889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 107890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 107891 soc.cpu.cpu_state[4]
.sym 107892 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107893 soc.cpu.instr_retirq
.sym 107894 soc.cpu.cpuregs_rs1[25]
.sym 107895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107897 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107898 soc.cpu.reg_pc[19]
.sym 107899 soc.cpu.cpuregs_rs1[19]
.sym 107900 soc.cpu.is_lui_auipc_jal
.sym 107901 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[0]
.sym 107902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[1]
.sym 107903 soc.cpu.cpu_state[4]
.sym 107904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]
.sym 107905 soc.cpu.instr_retirq
.sym 107906 soc.cpu.cpuregs_rs1[29]
.sym 107907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107911 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107912 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107913 soc.cpu.instr_retirq
.sym 107914 soc.cpu.cpuregs_rs1[24]
.sym 107915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107917 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 107918 soc.cpu.mem_rdata_q[24]
.sym 107919 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107920 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 107922 soc.cpu.instr_rdcycle
.sym 107923 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 107924 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 107925 soc.cpu.instr_maskirq
.sym 107926 soc.cpu.irq_mask[24]
.sym 107927 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107928 soc.cpu.timer[24]
.sym 107929 soc.cpu.instr_maskirq
.sym 107930 soc.cpu.irq_mask[29]
.sym 107931 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107932 soc.cpu.timer[29]
.sym 107935 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 107936 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107937 soc.cpu.cpuregs_wrdata[13]
.sym 107941 soc.cpu.cpuregs_rs1[28]
.sym 107942 soc.cpu.instr_retirq
.sym 107943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107944 soc.cpu.cpu_state[2]
.sym 107945 soc.cpu.instr_maskirq
.sym 107946 soc.cpu.irq_mask[18]
.sym 107947 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107948 soc.cpu.timer[18]
.sym 107949 soc.cpu.cpuregs_rs1[17]
.sym 107950 soc.cpu.instr_retirq
.sym 107951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107952 soc.cpu.cpu_state[2]
.sym 107953 soc.cpu.irq_mask[17]
.sym 107954 soc.cpu.instr_maskirq
.sym 107955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107956 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107957 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 107959 soc.cpu.cpuregs_rs1[18]
.sym 107960 soc.cpu.instr_retirq
.sym 107961 soc.cpu.irq_mask[28]
.sym 107962 soc.cpu.instr_maskirq
.sym 107963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107965 soc.cpu.cpuregs_wrdata[1]
.sym 107969 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107972 soc.cpu.cpu_state[2]
.sym 107974 soc.cpu.decoded_imm[26]
.sym 107975 soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O[1]
.sym 107976 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107978 soc.cpu.decoded_imm[27]
.sym 107979 soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O[1]
.sym 107980 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107981 soc.cpu.instr_maskirq
.sym 107982 soc.cpu.irq_mask[30]
.sym 107983 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107984 soc.cpu.timer[30]
.sym 107986 soc.cpu.instr_retirq
.sym 107987 soc.cpu.cpuregs_rs1[30]
.sym 107988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 107990 soc.cpu.decoded_imm[30]
.sym 107991 soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O[1]
.sym 107992 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107994 soc.cpu.irq_mask[27]
.sym 107995 soc.cpu.instr_maskirq
.sym 107996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 107997 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 107998 soc.cpu.timer[27]
.sym 107999 soc.cpu.cpuregs_rs1[27]
.sym 108000 soc.cpu.instr_retirq
.sym 108001 soc.cpu.cpuregs.regs.0.1_RDATA[0]
.sym 108002 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 108003 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108004 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108005 soc.cpu.cpuregs_rs1[17]
.sym 108009 soc.cpu.cpuregs.regs.0.1_RDATA_2[0]
.sym 108010 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 108011 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108012 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108013 soc.cpu.cpuregs_rs1[29]
.sym 108017 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 108018 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 108019 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108020 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108021 soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
.sym 108022 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 108023 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108024 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108025 soc.cpu.cpuregs_rs1[25]
.sym 108029 soc.cpu.instr_retirq
.sym 108030 soc.cpu.cpuregs_rs1[26]
.sym 108031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108033 soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
.sym 108034 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 108035 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108036 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108037 soc.cpu.cpuregs_rs1[30]
.sym 108041 soc.cpu.cpuregs_rs1[26]
.sym 108046 soc.cpu.irq_mask[19]
.sym 108047 soc.cpu.instr_maskirq
.sym 108048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 108051 soc.cpu.instr_maskirq
.sym 108052 soc.cpu.irq_mask[26]
.sym 108053 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 108054 soc.cpu.timer[19]
.sym 108055 soc.cpu.cpuregs_rs1[19]
.sym 108056 soc.cpu.instr_retirq
.sym 108057 soc.cpu.cpuregs_rs1[27]
.sym 108061 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108062 soc.cpu.reg_pc[21]
.sym 108063 soc.cpu.cpuregs_rs1[21]
.sym 108064 soc.cpu.is_lui_auipc_jal
.sym 108065 soc.cpu.cpuregs.regs.1.1_RDATA_5[0]
.sym 108066 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 108067 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108068 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108069 soc.cpu.cpuregs_rs1[18]
.sym 108073 soc.cpu.cpuregs.regs.1.1_RDATA_7[0]
.sym 108074 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 108075 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108076 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108077 soc.cpu.cpuregs.regs.1.1_RDATA_2[0]
.sym 108078 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 108079 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108080 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108081 soc.cpu.cpuregs.regs.1.1_RDATA_11[0]
.sym 108082 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 108083 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108084 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108085 soc.cpu.cpuregs.regs.1.1_RDATA_4[0]
.sym 108086 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 108087 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108088 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108089 soc.cpu.cpuregs.regs.1.1_RDATA_13[0]
.sym 108090 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 108091 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108092 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108093 soc.cpu.cpuregs.regs.1.1_RDATA_3[0]
.sym 108094 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 108095 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108096 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108097 soc.cpu.cpuregs.regs.1.1_RDATA_10[0]
.sym 108098 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 108099 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108100 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108101 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108102 soc.cpu.reg_pc[24]
.sym 108103 soc.cpu.cpuregs_rs1[24]
.sym 108104 soc.cpu.is_lui_auipc_jal
.sym 108105 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108106 soc.cpu.reg_pc[30]
.sym 108107 soc.cpu.cpuregs_rs1[30]
.sym 108108 soc.cpu.is_lui_auipc_jal
.sym 108109 soc.cpu.cpuregs_rs1[28]
.sym 108113 soc.cpu.cpuregs_rs1[19]
.sym 108117 soc.cpu.cpuregs_rs1[24]
.sym 108121 soc.cpu.cpuregs.regs.1.1_RDATA_8[0]
.sym 108122 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 108123 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108124 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108125 soc.cpu.cpuregs.regs.1.1_RDATA_14[0]
.sym 108126 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 108127 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108128 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108129 soc.cpu.cpuregs.regs.1.1_RDATA_12[0]
.sym 108130 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 108131 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108132 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108134 soc.cpu.reg_pc[26]
.sym 108135 soc.cpu.cpuregs_rs1[26]
.sym 108136 soc.cpu.is_lui_auipc_jal
.sym 108137 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108138 soc.cpu.reg_pc[25]
.sym 108139 soc.cpu.cpuregs_rs1[25]
.sym 108140 soc.cpu.is_lui_auipc_jal
.sym 108141 soc.cpu.cpuregs_wrdata[27]
.sym 108145 soc.cpu.cpuregs_wrdata[28]
.sym 108149 soc.cpu.cpuregs_wrdata[24]
.sym 108153 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 108154 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 108155 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108156 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108157 soc.cpu.cpuregs_wrdata[25]
.sym 108171 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 108172 UART_RX_SB_LUT4_I1_I0[3]
.sym 108181 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108197 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 108198 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 108199 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 108200 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 108201 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 108202 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 108203 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 108204 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 108205 soc.memory.rdata_0[14]
.sym 108206 soc.memory.rdata_1[14]
.sym 108207 iomem_addr[16]
.sym 108208 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 108221 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 108222 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 108223 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 108224 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 108233 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 108241 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 108257 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 108258 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108259 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108260 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 108261 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 108262 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108263 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108264 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 108266 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108267 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 108268 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 108270 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108271 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 108272 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 108273 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 108278 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108279 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 108280 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 108281 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 108282 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108283 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108284 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 108286 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108287 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 108288 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 108289 soc.cpu.timer[0]
.sym 108290 soc.cpu.timer[1]
.sym 108291 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108294 soc.simpleuart.send_pattern[4]
.sym 108295 iomem_wdata[2]
.sym 108296 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 108298 soc.simpleuart.send_pattern[5]
.sym 108299 iomem_wdata[3]
.sym 108300 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 108301 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[2]
.sym 108302 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108303 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108304 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 108305 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108306 soc.cpu.reg_pc[4]
.sym 108307 soc.cpu.cpuregs_rs1[4]
.sym 108308 soc.cpu.is_lui_auipc_jal
.sym 108311 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 108312 soc.simpleuart.send_pattern[1]
.sym 108314 soc.simpleuart.send_pattern[2]
.sym 108315 iomem_wdata[0]
.sym 108316 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 108318 soc.simpleuart.send_pattern[3]
.sym 108319 iomem_wdata[1]
.sym 108320 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 108321 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 108322 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 108323 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 108324 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108325 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108326 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108327 soc.cpu.alu_out_SB_LUT4_O_15_I1[3]
.sym 108328 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 108331 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 108332 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 108333 soc.cpu.timer[4]
.sym 108334 soc.cpu.timer[5]
.sym 108335 soc.cpu.timer[6]
.sym 108336 soc.cpu.timer[7]
.sym 108337 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108338 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108339 soc.cpu.pcpi_rs2[24]
.sym 108340 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 108341 soc.cpu.instr_maskirq
.sym 108342 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 108343 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 108344 soc.cpu.timer[1]
.sym 108345 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 108346 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 108347 soc.cpu.pcpi_rs2[25]
.sym 108348 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 108349 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 108353 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 108354 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 108355 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 108356 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 108357 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108358 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 108359 soc.cpu.cpuregs_rs1[13]
.sym 108360 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108362 soc.cpu.timer[9]
.sym 108363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108364 soc.cpu.timer[11]
.sym 108365 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108366 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 108367 soc.cpu.cpuregs_rs1[10]
.sym 108368 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108369 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108370 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 108371 soc.cpu.cpuregs_rs1[9]
.sym 108372 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108373 soc.cpu.timer[12]
.sym 108374 soc.cpu.timer[13]
.sym 108375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108376 soc.cpu.timer[15]
.sym 108377 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108378 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 108379 soc.cpu.cpuregs_rs1[12]
.sym 108380 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108381 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108382 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 108383 soc.cpu.cpuregs_rs1[8]
.sym 108384 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108385 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108386 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 108387 soc.cpu.cpuregs_rs1[14]
.sym 108388 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108389 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108390 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 108391 soc.cpu.cpuregs_rs1[15]
.sym 108392 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108393 soc.cpu.instr_rdinstrh
.sym 108394 soc.cpu.count_instr[33]
.sym 108395 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108396 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 108397 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108398 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 108399 soc.cpu.cpuregs_rs1[11]
.sym 108400 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108403 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 108404 UART_RX_SB_LUT4_I1_I0[3]
.sym 108405 soc.cpu.instr_retirq
.sym 108406 soc.cpu.cpuregs_rs1[1]
.sym 108407 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108408 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108410 soc.cpu.count_cycle[1]
.sym 108411 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108412 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108413 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108414 soc.cpu.reg_pc[11]
.sym 108415 soc.cpu.cpuregs_rs1[11]
.sym 108416 soc.cpu.is_lui_auipc_jal
.sym 108417 soc.cpu.count_cycle[33]
.sym 108418 soc.cpu.instr_rdcycleh
.sym 108419 soc.cpu.instr_rdinstr
.sym 108420 soc.cpu.count_instr[1]
.sym 108422 soc.cpu.decoded_imm[3]
.sym 108423 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 108424 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108425 soc.cpu.count_cycle[41]
.sym 108426 soc.cpu.instr_rdcycleh
.sym 108427 soc.cpu.instr_rdinstr
.sym 108428 soc.cpu.count_instr[9]
.sym 108430 soc.cpu.count_instr[32]
.sym 108431 soc.cpu.instr_rdinstrh
.sym 108432 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 108433 soc.cpu.count_instr[2]
.sym 108434 soc.cpu.instr_rdinstr
.sym 108435 soc.cpu.instr_rdinstrh
.sym 108436 soc.cpu.count_instr[34]
.sym 108438 soc.cpu.count_cycle[34]
.sym 108439 soc.cpu.instr_rdcycleh
.sym 108440 soc.cpu.instr_rdinstr_SB_LUT4_I1_O[2]
.sym 108442 soc.cpu.decoded_imm[4]
.sym 108443 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 108444 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108446 soc.cpu.decoded_imm[2]
.sym 108447 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 108448 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108450 soc.cpu.count_instr[0]
.sym 108455 soc.cpu.count_instr[1]
.sym 108456 soc.cpu.count_instr[0]
.sym 108459 soc.cpu.count_instr[2]
.sym 108460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 108463 soc.cpu.count_instr[3]
.sym 108464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 108467 soc.cpu.count_instr[4]
.sym 108468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 108471 soc.cpu.count_instr[5]
.sym 108472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 108475 soc.cpu.count_instr[6]
.sym 108476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 108479 soc.cpu.count_instr[7]
.sym 108480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 108483 soc.cpu.count_instr[8]
.sym 108484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 108487 soc.cpu.count_instr[9]
.sym 108488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 108491 soc.cpu.count_instr[10]
.sym 108492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 108495 soc.cpu.count_instr[11]
.sym 108496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 108499 soc.cpu.count_instr[12]
.sym 108500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 108503 soc.cpu.count_instr[13]
.sym 108504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 108507 soc.cpu.count_instr[14]
.sym 108508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 108511 soc.cpu.count_instr[15]
.sym 108512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 108515 soc.cpu.count_instr[16]
.sym 108516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 108519 soc.cpu.count_instr[17]
.sym 108520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 108523 soc.cpu.count_instr[18]
.sym 108524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 108527 soc.cpu.count_instr[19]
.sym 108528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 108531 soc.cpu.count_instr[20]
.sym 108532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 108535 soc.cpu.count_instr[21]
.sym 108536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 108539 soc.cpu.count_instr[22]
.sym 108540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 108543 soc.cpu.count_instr[23]
.sym 108544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 108547 soc.cpu.count_instr[24]
.sym 108548 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 108551 soc.cpu.count_instr[25]
.sym 108552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 108555 soc.cpu.count_instr[26]
.sym 108556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 108559 soc.cpu.count_instr[27]
.sym 108560 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 108563 soc.cpu.count_instr[28]
.sym 108564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 108567 soc.cpu.count_instr[29]
.sym 108568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 108571 soc.cpu.count_instr[30]
.sym 108572 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 108575 soc.cpu.count_instr[31]
.sym 108576 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 108579 soc.cpu.count_instr[32]
.sym 108580 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 108583 soc.cpu.count_instr[33]
.sym 108584 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 108587 soc.cpu.count_instr[34]
.sym 108588 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 108591 soc.cpu.count_instr[35]
.sym 108592 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 108595 soc.cpu.count_instr[36]
.sym 108596 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 108599 soc.cpu.count_instr[37]
.sym 108600 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 108603 soc.cpu.count_instr[38]
.sym 108604 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 108607 soc.cpu.count_instr[39]
.sym 108608 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 108611 soc.cpu.count_instr[40]
.sym 108612 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 108615 soc.cpu.count_instr[41]
.sym 108616 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 108619 soc.cpu.count_instr[42]
.sym 108620 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 108623 soc.cpu.count_instr[43]
.sym 108624 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 108627 soc.cpu.count_instr[44]
.sym 108628 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 108631 soc.cpu.count_instr[45]
.sym 108632 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 108635 soc.cpu.count_instr[46]
.sym 108636 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 108639 soc.cpu.count_instr[47]
.sym 108640 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 108643 soc.cpu.count_instr[48]
.sym 108644 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 108647 soc.cpu.count_instr[49]
.sym 108648 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 108651 soc.cpu.count_instr[50]
.sym 108652 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 108655 soc.cpu.count_instr[51]
.sym 108656 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 108659 soc.cpu.count_instr[52]
.sym 108660 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 108663 soc.cpu.count_instr[53]
.sym 108664 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 108667 soc.cpu.count_instr[54]
.sym 108668 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 108671 soc.cpu.count_instr[55]
.sym 108672 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 108675 soc.cpu.count_instr[56]
.sym 108676 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 108679 soc.cpu.count_instr[57]
.sym 108680 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 108683 soc.cpu.count_instr[58]
.sym 108684 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 108687 soc.cpu.count_instr[59]
.sym 108688 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 108691 soc.cpu.count_instr[60]
.sym 108692 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 108695 soc.cpu.count_instr[61]
.sym 108696 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 108699 soc.cpu.count_instr[62]
.sym 108700 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 108703 soc.cpu.count_instr[63]
.sym 108704 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 108705 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108706 soc.cpu.count_cycle[28]
.sym 108707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108708 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 108709 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108710 soc.cpu.count_cycle[21]
.sym 108711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108712 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 108714 soc.cpu.count_instr[21]
.sym 108715 soc.cpu.instr_rdinstr
.sym 108716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108718 soc.cpu.count_cycle[60]
.sym 108719 soc.cpu.instr_rdcycleh
.sym 108720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108721 soc.cpu.instr_rdinstrh
.sym 108722 soc.cpu.count_instr[56]
.sym 108723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108724 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 108726 soc.cpu.decoded_imm[7]
.sym 108727 soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 108728 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108729 soc.cpu.count_instr[28]
.sym 108730 soc.cpu.instr_rdinstr
.sym 108731 soc.cpu.instr_rdinstrh
.sym 108732 soc.cpu.count_instr[60]
.sym 108733 soc.cpu.count_cycle[53]
.sym 108734 soc.cpu.instr_rdcycleh
.sym 108735 soc.cpu.instr_rdinstrh
.sym 108736 soc.cpu.count_instr[53]
.sym 108737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108738 soc.cpu.reg_pc[15]
.sym 108739 soc.cpu.cpuregs_rs1[15]
.sym 108740 soc.cpu.is_lui_auipc_jal
.sym 108741 soc.cpu.cpuregs.regs.1.0_RDATA_3[0]
.sym 108742 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 108743 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108744 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108745 soc.cpu.cpuregs_wrdata[7]
.sym 108749 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 108750 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 108751 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108752 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108753 soc.cpu.cpuregs_wrdata[3]
.sym 108757 soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
.sym 108758 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 108759 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108760 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108761 soc.cpu.cpuregs.regs.1.0_RDATA_1[0]
.sym 108762 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 108763 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108764 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108765 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 108766 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 108767 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108768 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108769 soc.cpu.cpuregs.regs.1.0_RDATA[0]
.sym 108770 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 108771 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108772 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108773 soc.cpu.cpuregs.regs.1.0_RDATA_14[0]
.sym 108774 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 108775 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108776 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108777 soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.sym 108778 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 108779 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108780 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108781 soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
.sym 108782 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 108783 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108784 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108785 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 108786 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 108787 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108788 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108789 soc.cpu.cpuregs_wrdata[0]
.sym 108793 soc.cpu.cpuregs.regs.1.0_RDATA_6[0]
.sym 108794 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 108795 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108796 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108797 soc.cpu.cpuregs.regs.1.0_RDATA_2[0]
.sym 108798 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 108799 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108800 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108801 soc.cpu.cpuregs_wrdata[6]
.sym 108805 soc.cpu.cpuregs_wrdata[2]
.sym 108809 soc.cpu.cpuregs_wrdata[10]
.sym 108813 soc.cpu.cpuregs_wrdata[4]
.sym 108817 soc.cpu.cpuregs_wrdata[15]
.sym 108821 soc.cpu.cpuregs_wrdata[9]
.sym 108825 soc.cpu.irq_mask[21]
.sym 108826 soc.cpu.instr_maskirq
.sym 108827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108829 soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.sym 108830 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 108831 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108832 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108833 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 108834 soc.cpu.cpu_state[4]
.sym 108835 soc.cpu.cpu_state[3]
.sym 108836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[21]
.sym 108837 soc.cpu.cpuregs_rs1[21]
.sym 108838 soc.cpu.instr_retirq
.sym 108839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108840 soc.cpu.cpu_state[2]
.sym 108841 soc.cpu.irq_pending[21]
.sym 108842 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 108843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 108844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 108845 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 108846 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 108847 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108848 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108849 soc.cpu.cpuregs_wrdata[8]
.sym 108853 soc.cpu.cpuregs.regs.0.0_RDATA_2[0]
.sym 108854 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 108855 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108856 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108857 soc.cpu.cpuregs_wrdata[11]
.sym 108861 soc.cpu.instr_maskirq
.sym 108862 soc.cpu.irq_mask[20]
.sym 108863 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 108864 soc.cpu.timer[20]
.sym 108866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 108867 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 108868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 108871 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 108872 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108873 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 108874 soc.cpu.cpu_state[4]
.sym 108875 soc.cpu.cpu_state[3]
.sym 108876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[18]
.sym 108877 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 108878 soc.cpu.mem_rdata_q[24]
.sym 108879 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 108880 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 108881 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 108882 soc.cpu.cpu_state[4]
.sym 108883 soc.cpu.cpu_state[3]
.sym 108884 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[23]
.sym 108886 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 108887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 108888 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108889 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 108890 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 108891 soc.cpu.mem_rdata_q[24]
.sym 108892 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 108893 soc.cpu.cpu_state[3]
.sym 108894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[24]
.sym 108895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 108896 soc.cpu.cpu_state[2]
.sym 108899 soc.cpu.irq_pending[21]
.sym 108900 soc.cpu.irq_mask[21]
.sym 108901 soc.cpu.irq_pending[23]
.sym 108902 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 108903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 108904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 108905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 108906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 108907 soc.cpu.cpu_state[2]
.sym 108908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 108909 soc.cpu.cpuregs_rs1[23]
.sym 108910 soc.cpu.instr_retirq
.sym 108911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108912 soc.cpu.cpu_state[2]
.sym 108913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108914 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 108915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108919 soc.cpu.irq_pending[22]
.sym 108920 soc.cpu.irq_mask[22]
.sym 108923 soc.cpu.irq_mask[22]
.sym 108924 soc.cpu.irq_pending[22]
.sym 108925 soc.cpu.instr_maskirq
.sym 108926 soc.cpu.irq_mask[22]
.sym 108927 soc.cpu.cpuregs_rs1[22]
.sym 108928 soc.cpu.instr_retirq
.sym 108931 soc.cpu.irq_pending[31]
.sym 108932 soc.cpu.irq_mask[31]
.sym 108933 soc.cpu.cpu_state[4]
.sym 108934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 108935 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 108936 soc.cpu.irq_pending[27]
.sym 108939 soc.cpu.irq_pending[25]
.sym 108940 soc.cpu.irq_mask[25]
.sym 108941 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[0]
.sym 108942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[1]
.sym 108943 soc.cpu.cpu_state[2]
.sym 108944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0[3]
.sym 108947 soc.cpu.irq_pending[29]
.sym 108948 soc.cpu.irq_mask[29]
.sym 108951 soc.cpu.irq_pending[17]
.sym 108952 soc.cpu.irq_mask[17]
.sym 108955 soc.cpu.irq_mask[21]
.sym 108956 soc.cpu.irq_pending[21]
.sym 108959 soc.cpu.irq_pending[27]
.sym 108960 soc.cpu.irq_mask[27]
.sym 108963 soc.cpu.irq_mask[31]
.sym 108964 soc.cpu.irq_pending[31]
.sym 108967 soc.cpu.irq_mask[25]
.sym 108968 soc.cpu.irq_pending[25]
.sym 108969 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108970 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 108971 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 108972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 108973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108974 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 108975 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 108976 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 108977 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108978 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 108979 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 108980 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 108983 soc.cpu.irq_mask[29]
.sym 108984 soc.cpu.irq_pending[29]
.sym 108985 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 108986 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 108987 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108988 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108991 soc.cpu.irq_mask[17]
.sym 108992 soc.cpu.irq_pending[17]
.sym 108994 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 108995 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 108996 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 108997 soc.cpu.cpuregs_wrdata[20]
.sym 109001 soc.cpu.cpuregs_wrdata[29]
.sym 109007 soc.cpu.instr_maskirq
.sym 109008 soc.cpu.irq_mask[23]
.sym 109010 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 109011 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 109012 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 109013 soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
.sym 109014 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 109015 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 109016 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 109019 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 109020 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 109021 soc.cpu.cpuregs_wrdata[22]
.sym 109025 soc.cpu.cpuregs_rs1[21]
.sym 109029 soc.cpu.cpuregs_rs1[16]
.sym 109033 soc.cpu.cpuregs_rs1[20]
.sym 109037 soc.cpu.cpuregs_rs1[31]
.sym 109041 soc.cpu.cpuregs.regs.1.1_RDATA_15[0]
.sym 109042 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 109043 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 109044 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 109045 soc.cpu.cpuregs_rs1[22]
.sym 109049 soc.cpu.cpuregs_rs1[23]
.sym 109053 soc.cpu.cpuregs.regs.1.1_RDATA_9[0]
.sym 109054 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 109055 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 109056 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 109057 soc.cpu.cpuregs_wrdata[26]
.sym 109061 soc.cpu.cpuregs.regs.1.1_RDATA_1[0]
.sym 109062 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 109063 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 109064 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 109065 soc.cpu.cpuregs_wrdata[30]
.sym 109069 soc.cpu.cpuregs.regs.1.1_RDATA[0]
.sym 109070 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 109071 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 109072 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 109073 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109074 soc.cpu.reg_pc[31]
.sym 109075 soc.cpu.cpuregs_rs1[31]
.sym 109076 soc.cpu.is_lui_auipc_jal
.sym 109077 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109078 soc.cpu.reg_pc[23]
.sym 109079 soc.cpu.cpuregs_rs1[23]
.sym 109080 soc.cpu.is_lui_auipc_jal
.sym 109081 soc.cpu.cpuregs_wrdata[23]
.sym 109085 soc.cpu.cpuregs_wrdata[31]
.sym 109091 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109092 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 109093 soc.cpu.cpuregs_wrdata[16]
.sym 109097 soc.cpu.irq_mask[28]
.sym 109098 soc.cpu.irq_pending[28]
.sym 109099 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109100 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 109104 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 109105 soc.cpu.alu_out_q[28]
.sym 109106 soc.cpu.reg_out[28]
.sym 109107 soc.cpu.latched_stalu
.sym 109108 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109115 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[0]
.sym 109116 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[1]
.sym 109157 DBG[2]$SB_IO_OUT
.sym 109158 gpio_out[6]
.sym 109159 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 109160 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 109161 iomem_wdata[2]
.sym 109165 iomem_wdata[5]
.sym 109169 DBG[1]$SB_IO_OUT
.sym 109170 gpio_out[5]
.sym 109171 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 109172 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 109173 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109174 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109175 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109176 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109177 iomem_wdata[6]
.sym 109181 iomem_wdata[1]
.sym 109217 soc.cpu.cpuregs_rs1[0]
.sym 109229 soc.cpu.cpuregs_rs1[1]
.sym 109249 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109250 soc.cpu.reg_pc[5]
.sym 109251 soc.cpu.cpuregs_rs1[5]
.sym 109252 soc.cpu.is_lui_auipc_jal
.sym 109253 soc.cpu.instr_maskirq
.sym 109254 soc.cpu.irq_mask[0]
.sym 109255 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109256 soc.cpu.timer[0]
.sym 109257 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109258 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 109259 soc.cpu.cpuregs_rs1[6]
.sym 109260 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109262 soc.cpu.instr_retirq
.sym 109263 soc.cpu.cpuregs_rs1[6]
.sym 109264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 109265 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109266 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 109267 soc.cpu.cpuregs_rs1[5]
.sym 109268 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109269 soc.cpu.instr_maskirq
.sym 109270 soc.cpu.irq_mask[6]
.sym 109271 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109272 soc.cpu.timer[6]
.sym 109273 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109274 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 109275 soc.cpu.cpuregs_rs1[7]
.sym 109276 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109277 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109278 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 109279 soc.cpu.cpuregs_rs1[3]
.sym 109280 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109281 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 109282 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 109283 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 109284 soc.cpu.cpu_state[2]
.sym 109285 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109286 soc.cpu.reg_pc[2]
.sym 109287 soc.cpu.cpuregs_rs1[2]
.sym 109288 soc.cpu.is_lui_auipc_jal
.sym 109289 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109290 soc.cpu.reg_pc[7]
.sym 109291 soc.cpu.cpuregs_rs1[7]
.sym 109292 soc.cpu.is_lui_auipc_jal
.sym 109293 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109294 soc.cpu.reg_pc[3]
.sym 109295 soc.cpu.cpuregs_rs1[3]
.sym 109296 soc.cpu.is_lui_auipc_jal
.sym 109297 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109298 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 109299 soc.cpu.cpuregs_rs1[4]
.sym 109300 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109301 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109302 soc.cpu.reg_pc[9]
.sym 109303 soc.cpu.cpuregs_rs1[9]
.sym 109304 soc.cpu.is_lui_auipc_jal
.sym 109307 soc.cpu.instr_maskirq
.sym 109308 soc.cpu.irq_mask[2]
.sym 109309 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109310 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 109311 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109312 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109314 soc.cpu.count_cycle[0]
.sym 109315 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109316 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 109317 soc.cpu.irq_mask[0]
.sym 109318 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 109319 soc.cpu.irq_pending[0]
.sym 109320 UART_RX_SB_LUT4_I1_I0[3]
.sym 109321 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 109322 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109323 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109324 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 109325 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109326 soc.cpu.count_cycle[2]
.sym 109327 soc.cpu.instr_retirq_SB_LUT4_I2_O[2]
.sym 109328 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 109329 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109330 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109331 soc.cpu.pcpi_rs2[30]
.sym 109332 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 109333 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 109334 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 109335 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109336 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 109338 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 109339 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 109340 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 109343 soc.cpu.irq_mask[0]
.sym 109344 soc.cpu.irq_pending[0]
.sym 109346 soc.cpu.count_cycle[0]
.sym 109351 soc.cpu.count_cycle[1]
.sym 109352 soc.cpu.count_cycle[0]
.sym 109355 soc.cpu.count_cycle[2]
.sym 109356 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 109359 soc.cpu.count_cycle[3]
.sym 109360 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 109363 soc.cpu.count_cycle[4]
.sym 109364 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 109367 soc.cpu.count_cycle[5]
.sym 109368 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 109371 soc.cpu.count_cycle[6]
.sym 109372 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 109375 soc.cpu.count_cycle[7]
.sym 109376 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 109379 soc.cpu.count_cycle[8]
.sym 109380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 109383 soc.cpu.count_cycle[9]
.sym 109384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 109387 soc.cpu.count_cycle[10]
.sym 109388 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 109391 soc.cpu.count_cycle[11]
.sym 109392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 109395 soc.cpu.count_cycle[12]
.sym 109396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 109399 soc.cpu.count_cycle[13]
.sym 109400 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 109403 soc.cpu.count_cycle[14]
.sym 109404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 109407 soc.cpu.count_cycle[15]
.sym 109408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 109411 soc.cpu.count_cycle[16]
.sym 109412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 109415 soc.cpu.count_cycle[17]
.sym 109416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 109419 soc.cpu.count_cycle[18]
.sym 109420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 109423 soc.cpu.count_cycle[19]
.sym 109424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 109427 soc.cpu.count_cycle[20]
.sym 109428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 109431 soc.cpu.count_cycle[21]
.sym 109432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 109435 soc.cpu.count_cycle[22]
.sym 109436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 109439 soc.cpu.count_cycle[23]
.sym 109440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 109443 soc.cpu.count_cycle[24]
.sym 109444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 109447 soc.cpu.count_cycle[25]
.sym 109448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 109451 soc.cpu.count_cycle[26]
.sym 109452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 109455 soc.cpu.count_cycle[27]
.sym 109456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 109459 soc.cpu.count_cycle[28]
.sym 109460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 109463 soc.cpu.count_cycle[29]
.sym 109464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 109467 soc.cpu.count_cycle[30]
.sym 109468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 109471 soc.cpu.count_cycle[31]
.sym 109472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 109475 soc.cpu.count_cycle[32]
.sym 109476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 109479 soc.cpu.count_cycle[33]
.sym 109480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 109483 soc.cpu.count_cycle[34]
.sym 109484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 109487 soc.cpu.count_cycle[35]
.sym 109488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 109491 soc.cpu.count_cycle[36]
.sym 109492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 109495 soc.cpu.count_cycle[37]
.sym 109496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 109499 soc.cpu.count_cycle[38]
.sym 109500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 109503 soc.cpu.count_cycle[39]
.sym 109504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 109507 soc.cpu.count_cycle[40]
.sym 109508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 109511 soc.cpu.count_cycle[41]
.sym 109512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 109515 soc.cpu.count_cycle[42]
.sym 109516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 109519 soc.cpu.count_cycle[43]
.sym 109520 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 109523 soc.cpu.count_cycle[44]
.sym 109524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 109527 soc.cpu.count_cycle[45]
.sym 109528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 109531 soc.cpu.count_cycle[46]
.sym 109532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 109535 soc.cpu.count_cycle[47]
.sym 109536 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 109539 soc.cpu.count_cycle[48]
.sym 109540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 109543 soc.cpu.count_cycle[49]
.sym 109544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 109547 soc.cpu.count_cycle[50]
.sym 109548 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 109551 soc.cpu.count_cycle[51]
.sym 109552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 109555 soc.cpu.count_cycle[52]
.sym 109556 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 109559 soc.cpu.count_cycle[53]
.sym 109560 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 109563 soc.cpu.count_cycle[54]
.sym 109564 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 109567 soc.cpu.count_cycle[55]
.sym 109568 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 109571 soc.cpu.count_cycle[56]
.sym 109572 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 109575 soc.cpu.count_cycle[57]
.sym 109576 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 109579 soc.cpu.count_cycle[58]
.sym 109580 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 109583 soc.cpu.count_cycle[59]
.sym 109584 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 109587 soc.cpu.count_cycle[60]
.sym 109588 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 109591 soc.cpu.count_cycle[61]
.sym 109592 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 109595 soc.cpu.count_cycle[62]
.sym 109596 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 109599 soc.cpu.count_cycle[63]
.sym 109600 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 109602 soc.cpu.count_instr[16]
.sym 109603 soc.cpu.instr_rdinstr
.sym 109604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109605 soc.cpu.count_instr[17]
.sym 109606 soc.cpu.instr_rdinstr
.sym 109607 soc.cpu.instr_rdinstrh
.sym 109608 soc.cpu.count_instr[49]
.sym 109610 soc.cpu.count_instr[19]
.sym 109611 soc.cpu.instr_rdinstr
.sym 109612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109613 soc.cpu.count_cycle[51]
.sym 109614 soc.cpu.instr_rdcycleh
.sym 109615 soc.cpu.instr_rdinstrh
.sym 109616 soc.cpu.count_instr[51]
.sym 109617 soc.cpu.count_cycle[48]
.sym 109618 soc.cpu.instr_rdcycleh
.sym 109619 soc.cpu.instr_rdinstrh
.sym 109620 soc.cpu.count_instr[48]
.sym 109621 soc.cpu.count_cycle[56]
.sym 109622 soc.cpu.instr_rdcycleh
.sym 109623 soc.cpu.instr_rdinstr
.sym 109624 soc.cpu.count_instr[24]
.sym 109625 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109626 soc.cpu.count_cycle[19]
.sym 109627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109628 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 109630 soc.cpu.count_cycle[49]
.sym 109631 soc.cpu.instr_rdcycleh
.sym 109632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109633 soc.cpu.count_cycle[59]
.sym 109634 soc.cpu.instr_rdcycleh
.sym 109635 soc.cpu.instr_rdinstrh
.sym 109636 soc.cpu.count_instr[59]
.sym 109637 soc.cpu.count_cycle[62]
.sym 109638 soc.cpu.instr_rdcycleh
.sym 109639 soc.cpu.instr_rdinstrh
.sym 109640 soc.cpu.count_instr[62]
.sym 109642 soc.cpu.count_instr[30]
.sym 109643 soc.cpu.instr_rdinstr
.sym 109644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 109645 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109646 soc.cpu.count_cycle[27]
.sym 109647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109648 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 109649 soc.cpu.count_cycle[16]
.sym 109650 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109652 soc.cpu.instr_maskirq
.sym 109654 soc.cpu.count_instr[27]
.sym 109655 soc.cpu.instr_rdinstr
.sym 109656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109657 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109658 soc.cpu.count_cycle[17]
.sym 109659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109660 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 109662 soc.cpu.count_cycle[24]
.sym 109663 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109665 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109666 soc.cpu.reg_pc[8]
.sym 109667 soc.cpu.cpuregs_rs1[8]
.sym 109668 soc.cpu.is_lui_auipc_jal
.sym 109669 soc.cpu.alu_out_q[0]
.sym 109670 soc.cpu.reg_out[0]
.sym 109671 soc.cpu.latched_stalu
.sym 109672 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109674 soc.cpu.count_cycle[30]
.sym 109675 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 109677 soc.cpu.cpuregs_wrdata[14]
.sym 109681 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109682 soc.cpu.reg_pc[14]
.sym 109683 soc.cpu.cpuregs_rs1[14]
.sym 109684 soc.cpu.is_lui_auipc_jal
.sym 109687 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109688 soc.cpu.latched_store
.sym 109694 soc.cpu.latched_store
.sym 109695 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109696 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109698 soc.cpu.decoded_imm[11]
.sym 109699 soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 109700 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109701 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 109702 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 109703 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 109704 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 109706 soc.cpu.decoded_imm[14]
.sym 109707 soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 109708 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109709 soc.cpu.latched_compr
.sym 109710 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109711 soc.cpu.reg_next_pc[0]
.sym 109712 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109713 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 109714 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 109715 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 109716 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 109718 soc.cpu.decoded_imm[5]
.sym 109719 soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 109720 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109721 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 109722 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 109723 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 109724 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 109725 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109726 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 109727 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 109728 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 109730 soc.cpu.decoded_imm[0]
.sym 109731 soc.cpu.reg_next_pc[0]
.sym 109734 soc.cpu.decoded_imm[1]
.sym 109735 soc.cpu.reg_pc[1]
.sym 109736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[1]
.sym 109738 soc.cpu.decoded_imm[2]
.sym 109739 soc.cpu.reg_pc[2]
.sym 109740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[2]
.sym 109742 soc.cpu.decoded_imm[3]
.sym 109743 soc.cpu.reg_pc[3]
.sym 109744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[3]
.sym 109746 soc.cpu.decoded_imm[4]
.sym 109747 soc.cpu.reg_pc[4]
.sym 109748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[4]
.sym 109750 soc.cpu.decoded_imm[5]
.sym 109751 soc.cpu.reg_pc[5]
.sym 109752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[5]
.sym 109754 soc.cpu.decoded_imm[6]
.sym 109755 soc.cpu.reg_pc[6]
.sym 109756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[6]
.sym 109758 soc.cpu.decoded_imm[7]
.sym 109759 soc.cpu.reg_pc[7]
.sym 109760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[7]
.sym 109762 soc.cpu.decoded_imm[8]
.sym 109763 soc.cpu.reg_pc[8]
.sym 109764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[8]
.sym 109766 soc.cpu.decoded_imm[9]
.sym 109767 soc.cpu.reg_pc[9]
.sym 109768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[9]
.sym 109770 soc.cpu.decoded_imm[10]
.sym 109771 soc.cpu.reg_pc[10]
.sym 109772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[10]
.sym 109774 soc.cpu.decoded_imm[11]
.sym 109775 soc.cpu.reg_pc[11]
.sym 109776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[11]
.sym 109778 soc.cpu.decoded_imm[12]
.sym 109779 soc.cpu.reg_pc[12]
.sym 109780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[12]
.sym 109782 soc.cpu.decoded_imm[13]
.sym 109783 soc.cpu.reg_pc[13]
.sym 109784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[13]
.sym 109786 soc.cpu.decoded_imm[14]
.sym 109787 soc.cpu.reg_pc[14]
.sym 109788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[14]
.sym 109790 soc.cpu.decoded_imm[15]
.sym 109791 soc.cpu.reg_pc[15]
.sym 109792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[15]
.sym 109794 soc.cpu.decoded_imm[16]
.sym 109795 soc.cpu.reg_pc[16]
.sym 109796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[16]
.sym 109798 soc.cpu.decoded_imm[17]
.sym 109799 soc.cpu.reg_pc[17]
.sym 109800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[17]
.sym 109802 soc.cpu.decoded_imm[18]
.sym 109803 soc.cpu.reg_pc[18]
.sym 109804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[18]
.sym 109806 soc.cpu.decoded_imm[19]
.sym 109807 soc.cpu.reg_pc[19]
.sym 109808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[19]
.sym 109810 soc.cpu.decoded_imm[20]
.sym 109811 soc.cpu.reg_pc[20]
.sym 109812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[20]
.sym 109814 soc.cpu.decoded_imm[21]
.sym 109815 soc.cpu.reg_pc[21]
.sym 109816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[21]
.sym 109818 soc.cpu.decoded_imm[22]
.sym 109819 soc.cpu.reg_pc[22]
.sym 109820 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[22]
.sym 109822 soc.cpu.decoded_imm[23]
.sym 109823 soc.cpu.reg_pc[23]
.sym 109824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[23]
.sym 109826 soc.cpu.decoded_imm[24]
.sym 109827 soc.cpu.reg_pc[24]
.sym 109828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[24]
.sym 109830 soc.cpu.decoded_imm[25]
.sym 109831 soc.cpu.reg_pc[25]
.sym 109832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[25]
.sym 109834 soc.cpu.decoded_imm[26]
.sym 109835 soc.cpu.reg_pc[26]
.sym 109836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[26]
.sym 109838 soc.cpu.decoded_imm[27]
.sym 109839 soc.cpu.reg_pc[27]
.sym 109840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[27]
.sym 109842 soc.cpu.decoded_imm[28]
.sym 109843 soc.cpu.reg_pc[28]
.sym 109844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[28]
.sym 109846 soc.cpu.decoded_imm[29]
.sym 109847 soc.cpu.reg_pc[29]
.sym 109848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[29]
.sym 109850 soc.cpu.decoded_imm[30]
.sym 109851 soc.cpu.reg_pc[30]
.sym 109852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[30]
.sym 109854 soc.cpu.decoded_imm[31]
.sym 109855 soc.cpu.reg_pc[31]
.sym 109856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3[31]
.sym 109857 soc.cpu.irq_pending[17]
.sym 109858 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 109859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[2]
.sym 109860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I2[3]
.sym 109861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[0]
.sym 109862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[1]
.sym 109863 soc.cpu.cpu_state[2]
.sym 109864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2_SB_LUT4_O_I0[3]
.sym 109865 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 109866 soc.cpu.cpu_state[4]
.sym 109867 soc.cpu.cpu_state[3]
.sym 109868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[17]
.sym 109869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 109870 soc.cpu.cpu_state[4]
.sym 109871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]
.sym 109872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3]
.sym 109873 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 109874 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 109875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 109876 soc.cpu.cpu_state[2]
.sym 109877 soc.cpu.cpu_state[3]
.sym 109878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[30]
.sym 109879 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 109880 soc.cpu.irq_pending[30]
.sym 109881 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 109882 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 109883 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 109884 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 109885 soc.cpu.cpu_state[3]
.sym 109886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[19]
.sym 109887 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 109888 soc.cpu.irq_pending[19]
.sym 109889 soc.cpu.irq_pending[20]
.sym 109890 soc.cpu.irq_pending[21]
.sym 109891 soc.cpu.irq_pending[22]
.sym 109892 soc.cpu.irq_pending[23]
.sym 109893 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 109894 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 109895 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 109896 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 109897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[26]
.sym 109898 soc.cpu.cpu_state[3]
.sym 109899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 109900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 109901 soc.cpu.irq_pending[28]
.sym 109902 soc.cpu.irq_pending[29]
.sym 109903 soc.cpu.irq_pending[30]
.sym 109904 soc.cpu.irq_pending[31]
.sym 109905 soc.cpu.cpu_state[4]
.sym 109906 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 109907 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 109908 soc.cpu.irq_pending[26]
.sym 109909 soc.cpu.irq_mask[27]
.sym 109910 soc.cpu.irq_pending[27]
.sym 109911 soc.cpu.irq_mask[24]
.sym 109912 soc.cpu.irq_pending[24]
.sym 109913 soc.cpu.irq_pending[24]
.sym 109914 soc.cpu.irq_pending[25]
.sym 109915 soc.cpu.irq_pending[26]
.sym 109916 soc.cpu.irq_pending[27]
.sym 109917 soc.cpu.cpu_state[4]
.sym 109918 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 109919 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 109920 soc.cpu.irq_pending[29]
.sym 109921 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109922 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 109923 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 109924 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109925 soc.cpu.alu_out_q[29]
.sym 109926 soc.cpu.reg_out[29]
.sym 109927 soc.cpu.latched_stalu
.sym 109928 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109929 soc.cpu.irq_mask[18]
.sym 109930 soc.cpu.irq_pending[18]
.sym 109931 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 109932 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 109933 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 109934 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109935 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 109936 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 109938 soc.cpu.decoded_imm[22]
.sym 109939 soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O[1]
.sym 109940 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109941 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 109942 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109943 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109944 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 109945 soc.cpu.irq_pending[16]
.sym 109946 soc.cpu.irq_pending[17]
.sym 109947 soc.cpu.irq_pending[18]
.sym 109948 soc.cpu.irq_pending[19]
.sym 109950 soc.cpu.decoded_imm[29]
.sym 109951 soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O[1]
.sym 109952 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109953 soc.cpu.alu_out_q[31]
.sym 109954 soc.cpu.reg_out[31]
.sym 109955 soc.cpu.latched_stalu
.sym 109956 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 109957 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109958 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 109959 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109960 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109963 soc.cpu.irq_pending[23]
.sym 109964 soc.cpu.irq_mask[23]
.sym 109965 soc.cpu.alu_out_q[31]
.sym 109966 soc.cpu.reg_out[31]
.sym 109967 soc.cpu.latched_stalu
.sym 109968 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109971 soc.cpu.irq_mask[26]
.sym 109972 soc.cpu.irq_pending[26]
.sym 109975 soc.cpu.irq_pending[26]
.sym 109976 soc.cpu.irq_mask[26]
.sym 109977 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 109978 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109979 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 109980 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 109983 soc.cpu.irq_pending[20]
.sym 109984 soc.cpu.irq_mask[20]
.sym 109985 soc.cpu.alu_out_q[19]
.sym 109986 soc.cpu.reg_out[19]
.sym 109987 soc.cpu.latched_stalu
.sym 109988 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 109989 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 109990 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 109991 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 109992 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 109994 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 109995 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 109996 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 109997 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 109998 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 109999 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 110000 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 110003 soc.cpu.irq_mask[20]
.sym 110004 soc.cpu.irq_pending[20]
.sym 110007 soc.cpu.irq_mask[23]
.sym 110008 soc.cpu.irq_pending[23]
.sym 110009 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 110015 soc.cpu.irq_mask[16]
.sym 110016 soc.cpu.irq_pending[16]
.sym 110019 soc.cpu.irq_pending[19]
.sym 110020 soc.cpu.irq_mask[19]
.sym 110022 soc.cpu.irq_mask[19]
.sym 110023 soc.cpu.irq_pending[19]
.sym 110024 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110026 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 110027 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110028 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 110031 soc.cpu.irq_pending[28]
.sym 110032 soc.cpu.irq_mask[28]
.sym 110033 soc.cpu.irq_mask[28]
.sym 110034 soc.cpu.irq_pending[28]
.sym 110035 soc.cpu.irq_mask[19]
.sym 110036 soc.cpu.irq_pending[19]
.sym 110037 soc.cpu.alu_out_q[19]
.sym 110038 soc.cpu.reg_out[19]
.sym 110039 soc.cpu.latched_stalu
.sym 110040 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110043 soc.cpu.irq_pending[24]
.sym 110044 soc.cpu.irq_mask[24]
.sym 110046 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110047 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 110048 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 110050 soc.cpu.irq_mask[27]
.sym 110051 soc.cpu.irq_pending[27]
.sym 110052 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110053 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110054 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 110055 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 110056 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110057 soc.cpu.alu_out_q[28]
.sym 110058 soc.cpu.reg_out[28]
.sym 110059 soc.cpu.latched_stalu
.sym 110060 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110061 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 110062 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110063 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 110064 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 110066 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 110067 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110068 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 110069 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110070 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 110071 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 110072 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110073 soc.cpu.alu_out_q[27]
.sym 110074 soc.cpu.reg_out[27]
.sym 110075 soc.cpu.latched_stalu
.sym 110076 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110077 soc.cpu.alu_out_q[27]
.sym 110078 soc.cpu.reg_out[27]
.sym 110079 soc.cpu.latched_stalu
.sym 110080 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110093 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 110094 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 110095 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 110096 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 110097 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 110098 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 110099 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 110100 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 110101 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 110102 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 110103 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 110104 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 110112 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 110113 iomem_wdata[14]
.sym 110117 gpio_out[10]
.sym 110118 gpio_out[14]
.sym 110119 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 110120 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 110121 iomem_wdata[12]
.sym 110125 iomem_wdata[9]
.sym 110129 gpio_out[8]
.sym 110130 gpio_out[12]
.sym 110131 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 110132 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 110133 iomem_wdata[10]
.sym 110137 gpio_out[9]
.sym 110138 gpio_out[13]
.sym 110139 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 110140 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 110141 iomem_wdata[13]
.sym 110169 iomem_wdata[4]
.sym 110173 DBG[0]$SB_IO_OUT
.sym 110174 gpio_out[4]
.sym 110175 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 110176 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 110177 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 110178 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110179 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110180 soc.cpu.mem_la_wdata[2]
.sym 110181 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 110185 soc.cpu.mem_la_wdata[3]
.sym 110190 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110191 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 110192 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 110193 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 110197 soc.cpu.mem_la_wdata[2]
.sym 110201 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110202 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110203 soc.cpu.pcpi_rs2[29]
.sym 110204 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 110211 soc.cpu.instr_maskirq
.sym 110212 soc.cpu.irq_mask[3]
.sym 110213 soc.cpu.cpuregs_rs1[5]
.sym 110217 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110220 soc.cpu.cpu_state[2]
.sym 110221 soc.cpu.cpuregs_rs1[3]
.sym 110225 soc.cpu.cpuregs_rs1[6]
.sym 110229 soc.cpu.instr_maskirq
.sym 110230 soc.cpu.irq_mask[5]
.sym 110231 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110232 soc.cpu.timer[5]
.sym 110233 soc.cpu.instr_retirq
.sym 110234 soc.cpu.cpuregs_rs1[3]
.sym 110235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110237 soc.cpu.cpuregs_rs1[4]
.sym 110241 soc.cpu.instr_maskirq
.sym 110242 soc.cpu.irq_mask[4]
.sym 110243 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110244 soc.cpu.timer[4]
.sym 110246 soc.cpu.instr_retirq
.sym 110247 soc.cpu.cpuregs_rs1[5]
.sym 110248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 110249 soc.cpu.cpuregs_rs1[10]
.sym 110253 soc.cpu.cpuregs_rs1[2]
.sym 110257 soc.cpu.cpuregs_rs1[9]
.sym 110261 soc.cpu.cpuregs_rs1[2]
.sym 110262 soc.cpu.instr_retirq
.sym 110263 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 110264 soc.cpu.cpu_state[2]
.sym 110265 soc.cpu.irq_pending[0]
.sym 110266 soc.cpu.irq_pending[1]
.sym 110267 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 110268 soc.cpu.irq_pending[3]
.sym 110269 soc.cpu.irq_pending[0]
.sym 110270 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 110271 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 110272 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 110275 soc.cpu.irq_mask[9]
.sym 110276 soc.cpu.irq_pending[9]
.sym 110279 soc.cpu.irq_pending[9]
.sym 110280 soc.cpu.irq_mask[9]
.sym 110281 soc.cpu.instr_maskirq
.sym 110282 soc.cpu.irq_mask[9]
.sym 110283 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110284 soc.cpu.timer[9]
.sym 110285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 110286 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 110288 soc.cpu.cpu_state[2]
.sym 110290 soc.cpu.count_cycle[5]
.sym 110291 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110294 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110297 soc.cpu.cpuregs_rs1[10]
.sym 110298 soc.cpu.instr_retirq
.sym 110299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110300 soc.cpu.cpu_state[2]
.sym 110301 soc.cpu.cpu_state[3]
.sym 110302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 110303 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 110304 soc.cpu.cpu_state[4]
.sym 110305 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110306 soc.cpu.count_cycle[10]
.sym 110307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110308 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110309 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 110310 soc.cpu.cpu_state[4]
.sym 110311 soc.cpu.cpu_state[3]
.sym 110312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[4]
.sym 110313 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110314 soc.cpu.count_cycle[3]
.sym 110315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110316 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110317 soc.cpu.instr_rdinstrh
.sym 110318 soc.cpu.count_instr[36]
.sym 110319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110320 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110322 soc.cpu.count_cycle[6]
.sym 110323 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110326 soc.cpu.count_cycle[7]
.sym 110327 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110329 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110330 soc.cpu.count_cycle[8]
.sym 110331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110332 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110333 soc.cpu.instr_retirq
.sym 110334 soc.cpu.cpuregs_rs1[4]
.sym 110335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 110336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 110338 soc.cpu.count_cycle[9]
.sym 110339 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110341 soc.cpu.cpuregs_rs1[14]
.sym 110345 soc.cpu.instr_rdinstrh
.sym 110346 soc.cpu.count_instr[41]
.sym 110347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110348 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110350 soc.cpu.count_cycle[4]
.sym 110351 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110353 soc.cpu.instr_retirq
.sym 110354 soc.cpu.cpuregs_rs1[9]
.sym 110355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110359 soc.cpu.instr_maskirq
.sym 110360 soc.cpu.irq_mask[14]
.sym 110361 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110362 soc.cpu.count_cycle[14]
.sym 110363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110364 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110366 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110370 soc.cpu.count_instr[7]
.sym 110371 soc.cpu.instr_rdinstr
.sym 110372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110373 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 110374 soc.cpu.mem_la_wdata[2]
.sym 110375 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110376 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110377 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110378 soc.cpu.count_cycle[12]
.sym 110379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110380 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110382 soc.cpu.count_instr[3]
.sym 110383 soc.cpu.instr_rdinstr
.sym 110384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110385 soc.cpu.count_cycle[36]
.sym 110386 soc.cpu.instr_rdcycleh
.sym 110387 soc.cpu.instr_rdinstr
.sym 110388 soc.cpu.count_instr[4]
.sym 110390 soc.cpu.count_instr[6]
.sym 110391 soc.cpu.instr_rdinstr
.sym 110392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110393 soc.cpu.pcpi_rs2[22]
.sym 110394 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 110395 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110396 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110397 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110398 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110399 soc.cpu.pcpi_rs2[26]
.sym 110400 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 110402 soc.cpu.count_instr[44]
.sym 110403 soc.cpu.instr_rdinstrh
.sym 110404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110406 soc.cpu.count_instr[8]
.sym 110407 soc.cpu.instr_rdinstr
.sym 110408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110409 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 110410 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110411 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110412 soc.cpu.mem_la_wdata[3]
.sym 110413 soc.cpu.count_cycle[37]
.sym 110414 soc.cpu.instr_rdcycleh
.sym 110415 soc.cpu.instr_rdinstr
.sym 110416 soc.cpu.count_instr[5]
.sym 110417 soc.cpu.count_cycle[44]
.sym 110418 soc.cpu.instr_rdcycleh
.sym 110419 soc.cpu.instr_rdinstr
.sym 110420 soc.cpu.count_instr[12]
.sym 110422 soc.cpu.count_instr[10]
.sym 110423 soc.cpu.instr_rdinstr
.sym 110424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110426 soc.cpu.count_instr[37]
.sym 110427 soc.cpu.instr_rdinstrh
.sym 110428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110430 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110431 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 110432 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 110433 soc.cpu.count_cycle[39]
.sym 110434 soc.cpu.instr_rdcycleh
.sym 110435 soc.cpu.instr_rdinstrh
.sym 110436 soc.cpu.count_instr[39]
.sym 110437 soc.cpu.count_cycle[35]
.sym 110438 soc.cpu.instr_rdcycleh
.sym 110439 soc.cpu.instr_rdinstrh
.sym 110440 soc.cpu.count_instr[35]
.sym 110442 soc.cpu.count_cycle[13]
.sym 110443 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110446 soc.cpu.count_cycle[11]
.sym 110447 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110449 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110450 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110451 soc.cpu.pcpi_rs2[27]
.sym 110452 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 110453 soc.cpu.instr_rdinstr
.sym 110454 soc.cpu.count_instr[13]
.sym 110455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110456 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110457 soc.cpu.count_cycle[43]
.sym 110458 soc.cpu.instr_rdcycleh
.sym 110459 soc.cpu.instr_rdinstr
.sym 110460 soc.cpu.count_instr[11]
.sym 110461 soc.cpu.count_cycle[38]
.sym 110462 soc.cpu.instr_rdcycleh
.sym 110463 soc.cpu.instr_rdinstrh
.sym 110464 soc.cpu.count_instr[38]
.sym 110465 soc.cpu.count_cycle[47]
.sym 110466 soc.cpu.instr_rdcycleh
.sym 110467 soc.cpu.instr_rdinstr
.sym 110468 soc.cpu.count_instr[15]
.sym 110469 soc.cpu.count_cycle[45]
.sym 110470 soc.cpu.instr_rdcycleh
.sym 110471 soc.cpu.instr_rdinstrh
.sym 110472 soc.cpu.count_instr[45]
.sym 110474 soc.cpu.count_instr[46]
.sym 110475 soc.cpu.instr_rdinstrh
.sym 110476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110477 soc.cpu.instr_rdinstrh
.sym 110478 soc.cpu.count_instr[43]
.sym 110479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110480 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110481 soc.cpu.count_cycle[40]
.sym 110482 soc.cpu.instr_rdcycleh
.sym 110483 soc.cpu.instr_rdinstrh
.sym 110484 soc.cpu.count_instr[40]
.sym 110485 soc.cpu.count_cycle[46]
.sym 110486 soc.cpu.instr_rdcycleh
.sym 110487 soc.cpu.instr_rdinstr
.sym 110488 soc.cpu.count_instr[14]
.sym 110490 soc.cpu.count_instr[47]
.sym 110491 soc.cpu.instr_rdinstrh
.sym 110492 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110493 soc.cpu.count_cycle[15]
.sym 110494 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110495 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110496 soc.cpu.instr_maskirq
.sym 110497 soc.cpu.count_instr[23]
.sym 110498 soc.cpu.instr_rdinstr
.sym 110499 soc.cpu.instr_rdinstrh
.sym 110500 soc.cpu.count_instr[55]
.sym 110501 soc.cpu.count_cycle[52]
.sym 110502 soc.cpu.instr_rdcycleh
.sym 110503 soc.cpu.instr_rdinstr
.sym 110504 soc.cpu.count_instr[20]
.sym 110505 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110506 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110507 soc.cpu.cpuregs_rs1[15]
.sym 110508 soc.cpu.instr_retirq
.sym 110509 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110510 soc.cpu.count_cycle[23]
.sym 110511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110512 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110513 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 110514 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 110515 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 110516 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 110521 soc.cpu.count_cycle[42]
.sym 110522 soc.cpu.instr_rdcycleh
.sym 110523 soc.cpu.instr_rdinstrh
.sym 110524 soc.cpu.count_instr[42]
.sym 110526 soc.cpu.count_cycle[55]
.sym 110527 soc.cpu.instr_rdcycleh
.sym 110528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110529 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 110534 soc.cpu.count_instr[52]
.sym 110535 soc.cpu.instr_rdinstrh
.sym 110536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110537 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110538 soc.cpu.count_cycle[20]
.sym 110539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110540 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110542 soc.cpu.count_cycle[54]
.sym 110543 soc.cpu.instr_rdcycleh
.sym 110544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110547 soc.cpu.instr_lhu_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 110548 soc.cpu.irq_pending[1]
.sym 110549 soc.cpu.count_instr[22]
.sym 110550 soc.cpu.instr_rdinstr
.sym 110551 soc.cpu.instr_rdinstrh
.sym 110552 soc.cpu.count_instr[54]
.sym 110553 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110554 soc.cpu.count_cycle[22]
.sym 110555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110556 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 110557 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 110558 soc.cpu.cpu_state[4]
.sym 110559 soc.cpu.cpu_state[3]
.sym 110560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[15]
.sym 110561 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 110562 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110563 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 110564 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 110565 soc.cpu.alu_out_q[14]
.sym 110566 soc.cpu.reg_out[14]
.sym 110567 soc.cpu.latched_stalu
.sym 110568 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110569 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 110573 soc.cpu.alu_out_q[5]
.sym 110574 soc.cpu.reg_out[5]
.sym 110575 soc.cpu.latched_stalu
.sym 110576 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110577 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 110581 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 110582 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110583 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 110584 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 110585 soc.cpu.alu_out_q[5]
.sym 110586 soc.cpu.reg_out[5]
.sym 110587 soc.cpu.latched_stalu
.sym 110588 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110589 soc.cpu.alu_out_q[14]
.sym 110590 soc.cpu.reg_out[14]
.sym 110591 soc.cpu.latched_stalu
.sym 110592 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110594 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110595 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 110596 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 110598 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110599 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 110600 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 110601 soc.cpu.alu_out_q[2]
.sym 110602 soc.cpu.reg_out[2]
.sym 110603 soc.cpu.latched_stalu
.sym 110604 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110605 soc.cpu.irq_mask[2]
.sym 110606 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 110607 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110608 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I3[3]
.sym 110609 soc.cpu.alu_out_q[8]
.sym 110610 soc.cpu.reg_out[8]
.sym 110611 soc.cpu.latched_stalu
.sym 110612 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110613 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 110614 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110615 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 110616 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 110617 soc.cpu.alu_out_q[2]
.sym 110618 soc.cpu.reg_out[2]
.sym 110619 soc.cpu.latched_stalu
.sym 110620 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110621 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 110622 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110623 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 110624 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 110625 soc.cpu.alu_out_q[12]
.sym 110626 soc.cpu.reg_out[12]
.sym 110627 soc.cpu.latched_stalu
.sym 110628 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110629 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 110633 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 110634 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110635 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 110636 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 110637 soc.cpu.alu_out_q[12]
.sym 110638 soc.cpu.reg_out[12]
.sym 110639 soc.cpu.latched_stalu
.sym 110640 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110641 soc.cpu.alu_out_q[10]
.sym 110642 soc.cpu.reg_out[10]
.sym 110643 soc.cpu.latched_stalu
.sym 110644 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110645 soc.cpu.alu_out_q[10]
.sym 110646 soc.cpu.reg_out[10]
.sym 110647 soc.cpu.latched_stalu
.sym 110648 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110649 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 110653 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 110654 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110655 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 110656 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 110657 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 110661 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 110665 soc.cpu.alu_out_q[9]
.sym 110666 soc.cpu.reg_out[9]
.sym 110667 soc.cpu.latched_stalu
.sym 110668 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110669 soc.cpu.alu_out_q[9]
.sym 110670 soc.cpu.reg_out[9]
.sym 110671 soc.cpu.latched_stalu
.sym 110672 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110673 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 110674 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 110675 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 110676 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 110678 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110679 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 110680 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 110682 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110683 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 110684 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 110685 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 110686 soc.cpu.cpu_state[4]
.sym 110687 soc.cpu.cpu_state[3]
.sym 110688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[2]
.sym 110689 soc.cpu.cpu_state[3]
.sym 110690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 110691 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 110692 soc.cpu.cpu_state[2]
.sym 110693 soc.cpu.cpuregs_wrdata[5]
.sym 110697 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 110698 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 110699 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 110700 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 110701 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110702 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 110703 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110704 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110705 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110706 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110707 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110708 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110709 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 110710 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110711 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 110712 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 110713 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 110714 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110715 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 110716 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 110717 soc.cpu.irq_mask[2]
.sym 110718 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 110719 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 110720 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 110721 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110723 soc.cpu.cpuregs_rs1[16]
.sym 110724 soc.cpu.instr_retirq
.sym 110725 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 110726 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110727 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 110728 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 110731 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[0]
.sym 110732 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[1]
.sym 110733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 110734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 110735 soc.cpu.cpu_state[2]
.sym 110736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 110741 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 110742 soc.cpu.irq_pending[16]
.sym 110743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 110744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 110745 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 110746 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110747 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 110748 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 110749 soc.cpu.instr_maskirq
.sym 110750 soc.cpu.irq_mask[16]
.sym 110751 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110752 soc.cpu.timer[16]
.sym 110753 soc.cpu.instr_retirq
.sym 110754 soc.cpu.cpuregs_rs1[20]
.sym 110755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 110756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.sym 110757 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 110758 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110759 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110760 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 110761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 110762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 110763 soc.cpu.cpu_state[2]
.sym 110764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 110766 soc.cpu.irq_pending[22]
.sym 110767 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 110768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 110769 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 110773 soc.cpu.cpu_state[3]
.sym 110774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[31]
.sym 110775 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 110776 soc.cpu.irq_pending[31]
.sym 110777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 110778 soc.cpu.cpu_state[4]
.sym 110779 soc.cpu.cpu_state[3]
.sym 110780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[22]
.sym 110781 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 110782 soc.cpu.cpu_state[4]
.sym 110783 soc.cpu.cpu_state[3]
.sym 110784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[16]
.sym 110786 soc.cpu.latched_compr
.sym 110787 soc.cpu.reg_pc[1]
.sym 110790 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 110791 soc.cpu.reg_pc[2]
.sym 110792 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 110795 soc.cpu.reg_pc[3]
.sym 110796 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 110799 soc.cpu.reg_pc[4]
.sym 110800 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 110803 soc.cpu.reg_pc[5]
.sym 110804 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 110807 soc.cpu.reg_pc[6]
.sym 110808 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 110811 soc.cpu.reg_pc[7]
.sym 110812 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 110815 soc.cpu.reg_pc[8]
.sym 110816 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 110819 soc.cpu.reg_pc[9]
.sym 110820 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 110823 soc.cpu.reg_pc[10]
.sym 110824 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 110827 soc.cpu.reg_pc[11]
.sym 110828 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 110831 soc.cpu.reg_pc[12]
.sym 110832 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 110835 soc.cpu.reg_pc[13]
.sym 110836 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 110839 soc.cpu.reg_pc[14]
.sym 110840 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 110843 soc.cpu.reg_pc[15]
.sym 110844 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 110847 soc.cpu.reg_pc[16]
.sym 110848 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 110851 soc.cpu.reg_pc[17]
.sym 110852 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 110855 soc.cpu.reg_pc[18]
.sym 110856 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 110859 soc.cpu.reg_pc[19]
.sym 110860 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 110863 soc.cpu.reg_pc[20]
.sym 110864 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 110867 soc.cpu.reg_pc[21]
.sym 110868 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 110871 soc.cpu.reg_pc[22]
.sym 110872 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 110875 soc.cpu.reg_pc[23]
.sym 110876 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 110879 soc.cpu.reg_pc[24]
.sym 110880 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 110883 soc.cpu.reg_pc[25]
.sym 110884 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 110887 soc.cpu.reg_pc[26]
.sym 110888 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 110891 soc.cpu.reg_pc[27]
.sym 110892 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 110895 soc.cpu.reg_pc[28]
.sym 110896 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 110899 soc.cpu.reg_pc[29]
.sym 110900 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 110903 soc.cpu.reg_pc[30]
.sym 110904 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 110907 soc.cpu.reg_pc[31]
.sym 110908 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 110911 soc.cpu.irq_mask[30]
.sym 110912 soc.cpu.irq_pending[30]
.sym 110913 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 110914 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110915 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 110916 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 110919 soc.cpu.irq_pending[18]
.sym 110920 soc.cpu.irq_mask[18]
.sym 110921 soc.cpu.alu_out_q[25]
.sym 110922 soc.cpu.reg_out[25]
.sym 110923 soc.cpu.latched_stalu
.sym 110924 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110927 soc.cpu.irq_pending[30]
.sym 110928 soc.cpu.irq_mask[30]
.sym 110929 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110930 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 110931 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110932 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110933 soc.cpu.alu_out_q[25]
.sym 110934 soc.cpu.reg_out[25]
.sym 110935 soc.cpu.latched_stalu
.sym 110936 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110939 soc.cpu.irq_pending[16]
.sym 110940 soc.cpu.irq_mask[16]
.sym 110941 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 110942 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110943 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 110944 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 110945 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110946 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 110947 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 110948 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110951 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 110952 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 110953 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 110954 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110955 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110956 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 110957 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 110961 soc.cpu.irq_mask[18]
.sym 110962 soc.cpu.irq_pending[18]
.sym 110963 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110964 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 110965 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 110966 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110967 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 110968 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 110970 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110971 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 110972 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 110973 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110974 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 110975 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 110976 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110977 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 110978 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110979 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 110980 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 110981 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 110982 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110983 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 110984 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 110985 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 110986 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 110987 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 110988 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 110989 soc.cpu.cpu_state[3]
.sym 110993 soc.cpu.alu_out_q[16]
.sym 110994 soc.cpu.reg_out[16]
.sym 110995 soc.cpu.latched_stalu
.sym 110996 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 110997 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110998 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 110999 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[1]
.sym 111000 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111001 soc.cpu.alu_out_q[23]
.sym 111002 soc.cpu.reg_out[23]
.sym 111003 soc.cpu.latched_stalu
.sym 111004 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111005 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111006 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 111007 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 111008 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111009 soc.cpu.irq_mask[24]
.sym 111010 soc.cpu.irq_pending[24]
.sym 111011 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111012 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 111014 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111015 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 111016 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 111017 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 111021 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 111022 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111023 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111024 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 111027 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 111028 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 111029 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 111030 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111031 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111032 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 111034 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111035 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 111036 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 111037 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 111049 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 111055 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 111056 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 111064 COMM[3]$SB_IO_OUT
.sym 111067 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 111068 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 111077 iomem_wdata[11]
.sym 111089 iomem_wdata[8]
.sym 111093 iomem_wdata[15]
.sym 111097 gpio_out[11]
.sym 111098 gpio_out[15]
.sym 111099 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 111100 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 111101 soc.memory.rdata_0[15]
.sym 111102 soc.memory.rdata_1[15]
.sym 111103 iomem_addr[16]
.sym 111104 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 111105 iomem_wdata[7]
.sym 111109 iomem_wdata[3]
.sym 111129 iomem_wdata[0]
.sym 111133 DBG[3]$SB_IO_OUT
.sym 111134 gpio_out[7]
.sym 111135 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 111136 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 111145 soc.cpu.cpuregs_rs1[7]
.sym 111175 soc.cpu.irq_pending[6]
.sym 111176 soc.cpu.irq_mask[6]
.sym 111179 soc.cpu.irq_mask[5]
.sym 111180 soc.cpu.irq_pending[5]
.sym 111183 soc.cpu.irq_mask[6]
.sym 111184 soc.cpu.irq_pending[6]
.sym 111187 soc.cpu.irq_pending[5]
.sym 111188 soc.cpu.irq_mask[5]
.sym 111191 soc.cpu.irq_mask[3]
.sym 111192 soc.cpu.irq_pending[3]
.sym 111195 soc.cpu.irq_pending[10]
.sym 111196 soc.cpu.irq_mask[10]
.sym 111199 soc.cpu.irq_pending[3]
.sym 111200 soc.cpu.irq_mask[3]
.sym 111201 soc.cpu.instr_maskirq
.sym 111202 soc.cpu.irq_mask[7]
.sym 111203 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111204 soc.cpu.timer[7]
.sym 111207 soc.simpleuart.send_divcnt[1]
.sym 111208 soc.simpleuart.send_divcnt[0]
.sym 111209 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 111215 soc.cpu.instr_maskirq
.sym 111216 soc.cpu.irq_mask[10]
.sym 111219 soc.cpu.irq_mask[10]
.sym 111220 soc.cpu.irq_pending[10]
.sym 111223 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 111224 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 111225 soc.cpu.cpu_state[4]
.sym 111226 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 111227 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111228 soc.cpu.irq_pending[6]
.sym 111229 soc.cpu.irq_pending[3]
.sym 111230 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 111232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 111233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111234 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 111238 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 111239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 111240 soc.cpu.cpu_state[2]
.sym 111241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 111242 soc.cpu.cpu_state[4]
.sym 111243 soc.cpu.cpu_state[3]
.sym 111244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 111245 soc.cpu.cpuregs_rs1[8]
.sym 111246 soc.cpu.instr_retirq
.sym 111247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111248 soc.cpu.cpu_state[2]
.sym 111250 soc.cpu.instr_retirq
.sym 111251 soc.cpu.cpuregs_rs1[7]
.sym 111252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 111253 iomem_wdata[13]
.sym 111259 soc.cpu.instr_maskirq
.sym 111260 soc.cpu.irq_mask[8]
.sym 111261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[6]
.sym 111262 soc.cpu.cpu_state[3]
.sym 111263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 111264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 111265 soc.cpu.cpuregs_rs1[11]
.sym 111270 soc.cpu.irq_pending[4]
.sym 111271 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 111273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 111274 soc.cpu.instr_retirq_SB_LUT4_I2_O[3]
.sym 111275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 111276 soc.cpu.cpu_state[2]
.sym 111277 soc.cpu.cpuregs_rs1[12]
.sym 111281 soc.cpu.cpuregs_rs1[8]
.sym 111285 soc.cpu.instr_maskirq
.sym 111286 soc.cpu.irq_mask[12]
.sym 111287 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111288 soc.cpu.timer[12]
.sym 111289 soc.cpu.instr_maskirq
.sym 111290 soc.cpu.irq_mask[11]
.sym 111291 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111292 soc.cpu.timer[11]
.sym 111294 soc.cpu.cpu_state[2]
.sym 111295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]
.sym 111296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]
.sym 111297 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111298 soc.cpu.irq_pending[9]
.sym 111299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 111300 soc.cpu.cpu_state[2]
.sym 111303 soc.cpu.irq_mask[8]
.sym 111304 soc.cpu.irq_pending[8]
.sym 111307 soc.cpu.irq_pending[12]
.sym 111308 soc.cpu.irq_mask[12]
.sym 111311 soc.cpu.irq_pending[11]
.sym 111312 soc.cpu.irq_mask[11]
.sym 111315 soc.cpu.irq_mask[12]
.sym 111316 soc.cpu.irq_pending[12]
.sym 111319 soc.cpu.irq_pending[14]
.sym 111320 soc.cpu.irq_mask[14]
.sym 111323 soc.cpu.irq_pending[8]
.sym 111324 soc.cpu.irq_mask[8]
.sym 111327 soc.cpu.irq_mask[11]
.sym 111328 soc.cpu.irq_pending[11]
.sym 111333 soc.cpu.cpuregs_rs1[14]
.sym 111334 soc.cpu.instr_retirq
.sym 111335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111336 soc.cpu.cpu_state[2]
.sym 111345 soc.cpu.instr_retirq
.sym 111346 soc.cpu.cpuregs_rs1[12]
.sym 111347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 111348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 111351 soc.cpu.irq_mask[14]
.sym 111352 soc.cpu.irq_pending[14]
.sym 111354 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 111355 UART_RX_SB_LUT4_I1_I2[0]
.sym 111356 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 111357 soc.cpu.irq_pending[8]
.sym 111358 soc.cpu.irq_pending[9]
.sym 111359 soc.cpu.irq_pending[10]
.sym 111360 soc.cpu.irq_pending[11]
.sym 111361 soc.cpu.irq_pending[14]
.sym 111362 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2[2]
.sym 111364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_I2[3]
.sym 111367 soc.cpu.irq_pending[15]
.sym 111368 soc.cpu.irq_mask[15]
.sym 111369 soc.cpu.irq_pending[12]
.sym 111370 soc.cpu.irq_pending[13]
.sym 111371 soc.cpu.irq_pending[14]
.sym 111372 soc.cpu.irq_pending[15]
.sym 111379 soc.cpu.irq_pending[13]
.sym 111380 soc.cpu.irq_mask[13]
.sym 111385 soc.cpu.instr_maskirq
.sym 111386 soc.cpu.irq_mask[15]
.sym 111387 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111388 soc.cpu.timer[15]
.sym 111389 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 111390 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 111391 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 111392 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 111393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 111394 soc.cpu.cpu_state[4]
.sym 111395 soc.cpu.cpu_state[3]
.sym 111396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[14]
.sym 111397 soc.cpu.instr_maskirq
.sym 111398 soc.cpu.irq_mask[13]
.sym 111399 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111400 soc.cpu.timer[13]
.sym 111403 soc.cpu.irq_mask[15]
.sym 111404 soc.cpu.irq_pending[15]
.sym 111409 soc.cpu.instr_retirq
.sym 111410 soc.cpu.cpuregs_rs1[13]
.sym 111411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111417 soc.cpu.cpuregs_rs1[15]
.sym 111429 soc.cpu.instr_retirq
.sym 111430 soc.cpu.cpuregs_rs1[11]
.sym 111431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 111432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 111437 soc.cpu.cpu_state[4]
.sym 111438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 111439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_1_I2[2]
.sym 111440 soc.cpu.cpu_state[2]
.sym 111449 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 111450 soc.cpu.cpu_state[4]
.sym 111451 soc.cpu.cpu_state[3]
.sym 111452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[7]
.sym 111465 soc.cpu.irq_pending[8]
.sym 111466 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 111468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 111469 soc.cpu.cpuregs_rs1[13]
.sym 111479 soc.cpu.irq_mask[13]
.sym 111480 soc.cpu.irq_pending[13]
.sym 111485 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 111486 soc.cpu.cpu_state[4]
.sym 111487 soc.cpu.cpu_state[3]
.sym 111488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[8]
.sym 111493 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[10]
.sym 111494 soc.cpu.cpu_state[3]
.sym 111495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[2]
.sym 111496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_I2[3]
.sym 111497 soc.cpu.cpu_state[4]
.sym 111498 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 111499 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111500 soc.cpu.irq_pending[10]
.sym 111501 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 111505 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 111506 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 111507 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 111508 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 111509 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111510 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 111511 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 111512 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111513 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 111514 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 111515 soc.cpu.cpu_state[2]
.sym 111516 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 111517 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 111518 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 111519 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 111520 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 111521 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111522 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 111523 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 111524 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111525 soc.cpu.alu_out_q[4]
.sym 111526 soc.cpu.reg_out[4]
.sym 111527 soc.cpu.latched_stalu
.sym 111528 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111529 soc.cpu.alu_out_q[7]
.sym 111530 soc.cpu.reg_out[7]
.sym 111531 soc.cpu.latched_stalu
.sym 111532 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111533 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 111534 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111535 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 111536 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 111538 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111539 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 111540 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 111541 soc.cpu.alu_out_q[3]
.sym 111542 soc.cpu.reg_out[3]
.sym 111543 soc.cpu.latched_stalu
.sym 111544 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111545 soc.cpu.alu_out_q[7]
.sym 111546 soc.cpu.reg_out[7]
.sym 111547 soc.cpu.latched_stalu
.sym 111548 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111549 soc.cpu.alu_out_q[4]
.sym 111550 soc.cpu.reg_out[4]
.sym 111551 soc.cpu.latched_stalu
.sym 111552 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111553 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 111554 soc.cpu.cpu_state[4]
.sym 111555 soc.cpu.cpu_state[3]
.sym 111556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[9]
.sym 111558 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 111559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 111560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 111561 soc.cpu.alu_out_q[3]
.sym 111562 soc.cpu.reg_out[3]
.sym 111563 soc.cpu.latched_stalu
.sym 111564 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 111568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 111569 soc.cpu.alu_out_q[6]
.sym 111570 soc.cpu.reg_out[6]
.sym 111571 soc.cpu.latched_stalu
.sym 111572 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111573 soc.cpu.alu_out_q[8]
.sym 111574 soc.cpu.reg_out[8]
.sym 111575 soc.cpu.latched_stalu
.sym 111576 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111578 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111579 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 111580 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 111581 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 111583 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 111584 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111585 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111586 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 111587 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 111588 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111589 soc.cpu.alu_out_q[6]
.sym 111590 soc.cpu.reg_out[6]
.sym 111591 soc.cpu.latched_stalu
.sym 111592 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111593 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111594 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 111595 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 111596 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 111599 soc.cpu.cpu_state[2]
.sym 111600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 111601 soc.cpu.cpu_state[3]
.sym 111602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[12]
.sym 111603 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111604 soc.cpu.irq_pending[12]
.sym 111607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[0]
.sym 111608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2[1]
.sym 111609 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 111610 soc.cpu.cpu_state[4]
.sym 111611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[2]
.sym 111612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[3]
.sym 111613 soc.cpu.cpu_state[3]
.sym 111614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[11]
.sym 111615 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111616 soc.cpu.irq_pending[11]
.sym 111618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[0]
.sym 111619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[1]
.sym 111620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1[2]
.sym 111622 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111623 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 111624 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 111625 soc.cpu.alu_out_q[15]
.sym 111626 soc.cpu.reg_out[15]
.sym 111627 soc.cpu.latched_stalu
.sym 111628 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111629 soc.cpu.cpu_state[3]
.sym 111630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[13]
.sym 111631 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111632 soc.cpu.irq_pending[13]
.sym 111633 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111634 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 111635 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[0]
.sym 111636 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111638 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111639 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 111640 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 111641 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111642 soc.cpu.irq_pending[15]
.sym 111643 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 111644 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 111645 soc.cpu.alu_out_q[15]
.sym 111646 soc.cpu.reg_out[15]
.sym 111647 soc.cpu.latched_stalu
.sym 111648 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111649 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 111650 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111651 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 111652 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 111653 soc.cpu.alu_out_q[1]
.sym 111654 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 111655 soc.cpu.latched_stalu
.sym 111656 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111658 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 111660 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 111661 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 111662 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111663 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 111664 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 111665 soc.cpu.alu_out_q[1]
.sym 111666 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 111667 soc.cpu.latched_stalu
.sym 111668 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111669 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111670 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 111671 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111672 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111673 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111674 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 111675 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 111676 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111681 soc.cpu.alu_out_q[13]
.sym 111682 soc.cpu.reg_out[13]
.sym 111683 soc.cpu.latched_stalu
.sym 111684 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111685 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 111689 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 111693 soc.cpu.alu_out_q[13]
.sym 111694 soc.cpu.reg_out[13]
.sym 111695 soc.cpu.latched_stalu
.sym 111696 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111698 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111699 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 111700 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 111701 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 111705 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111706 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 111707 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 111708 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111709 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111710 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 111711 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 111712 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111713 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111714 soc.cpu.irq_pending[18]
.sym 111715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 111716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 111717 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111718 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 111719 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 111720 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111722 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111723 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 111724 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 111725 soc.cpu.alu_out_q[11]
.sym 111726 soc.cpu.reg_out[11]
.sym 111727 soc.cpu.latched_stalu
.sym 111728 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 111731 soc.cpu.cpu_state[2]
.sym 111732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1[2]
.sym 111733 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 111734 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111735 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 111736 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 111738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 111739 soc.cpu.cpu_state[2]
.sym 111740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 111741 soc.cpu.alu_out_q[11]
.sym 111742 soc.cpu.reg_out[11]
.sym 111743 soc.cpu.latched_stalu
.sym 111744 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111745 soc.cpu.cpu_state[4]
.sym 111746 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 111747 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111748 soc.cpu.irq_pending[20]
.sym 111750 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111751 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 111752 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 111753 soc.cpu.cpu_state[3]
.sym 111754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[29]
.sym 111755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2[2]
.sym 111756 soc.cpu.cpu_state[2]
.sym 111757 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 111758 soc.cpu.cpu_state[4]
.sym 111759 soc.cpu.cpu_state[3]
.sym 111760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[28]
.sym 111761 soc.cpu.compressed_instr
.sym 111766 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111767 soc.cpu.instr_retirq
.sym 111768 soc.cpu.instr_maskirq
.sym 111772 soc.cpu.latched_compr
.sym 111773 soc.cpu.cpu_state[3]
.sym 111774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[25]
.sym 111775 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111776 soc.cpu.irq_pending[25]
.sym 111777 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 111781 soc.cpu.irq_pending[28]
.sym 111782 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 111783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 111784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 111785 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 111789 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 111790 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 111791 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 111792 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 111793 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 111794 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 111795 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 111796 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 111797 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111798 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 111799 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 111800 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111801 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 111805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 111809 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 111810 soc.cpu.decoded_imm_j[10]
.sym 111811 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111812 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 111813 soc.cpu.alu_out_q[22]
.sym 111814 soc.cpu.reg_out[22]
.sym 111815 soc.cpu.latched_stalu
.sym 111816 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111817 soc.cpu.alu_out_q[30]
.sym 111818 soc.cpu.reg_out[30]
.sym 111819 soc.cpu.latched_stalu
.sym 111820 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111821 soc.cpu.alu_out_q[22]
.sym 111822 soc.cpu.reg_out[22]
.sym 111823 soc.cpu.latched_stalu
.sym 111824 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111828 soc.cpu.compressed_instr
.sym 111829 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 111830 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111831 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 111832 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 111833 soc.cpu.alu_out_q[30]
.sym 111834 soc.cpu.reg_out[30]
.sym 111835 soc.cpu.latched_stalu
.sym 111836 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111838 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 111839 soc.cpu.reg_out[31]
.sym 111840 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111841 soc.cpu.alu_out_q[29]
.sym 111842 soc.cpu.reg_out[29]
.sym 111843 soc.cpu.latched_stalu
.sym 111844 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111845 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111846 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 111847 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111848 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111849 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 111850 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111851 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 111852 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 111853 soc.cpu.alu_out_q[17]
.sym 111854 soc.cpu.reg_out[17]
.sym 111855 soc.cpu.latched_stalu
.sym 111856 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111857 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111858 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 111859 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 111860 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111861 soc.cpu.alu_out_q[17]
.sym 111862 soc.cpu.reg_out[17]
.sym 111863 soc.cpu.latched_stalu
.sym 111864 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111869 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 111870 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 111871 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 111872 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 111873 soc.cpu.alu_out_q[21]
.sym 111874 soc.cpu.reg_out[21]
.sym 111875 soc.cpu.latched_stalu
.sym 111876 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111877 soc.cpu.alu_out_q[21]
.sym 111878 soc.cpu.reg_out[21]
.sym 111879 soc.cpu.latched_stalu
.sym 111880 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111881 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111882 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 111883 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 111884 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111885 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 111886 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 111887 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 111888 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 111890 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111891 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 111892 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 111893 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 111894 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 111895 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 111896 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 111899 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 111900 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 111902 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111903 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 111904 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 111905 soc.cpu.alu_out_q[20]
.sym 111906 soc.cpu.reg_out[20]
.sym 111907 soc.cpu.latched_stalu
.sym 111908 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111910 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111911 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 111912 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 111913 soc.cpu.alu_out_q[18]
.sym 111914 soc.cpu.reg_out[18]
.sym 111915 soc.cpu.latched_stalu
.sym 111916 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111917 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 111921 soc.cpu.alu_out_q[20]
.sym 111922 soc.cpu.reg_out[20]
.sym 111923 soc.cpu.latched_stalu
.sym 111924 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111925 soc.cpu.alu_out_q[18]
.sym 111926 soc.cpu.reg_out[18]
.sym 111927 soc.cpu.latched_stalu
.sym 111928 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111929 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 111934 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111935 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 111936 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 111937 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 111941 soc.cpu.alu_out_q[26]
.sym 111942 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 111943 soc.cpu.latched_stalu
.sym 111944 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111945 soc.cpu.alu_out_q[26]
.sym 111946 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 111947 soc.cpu.latched_stalu
.sym 111948 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111949 soc.cpu.alu_out_q[23]
.sym 111950 soc.cpu.reg_out[23]
.sym 111951 soc.cpu.latched_stalu
.sym 111952 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111954 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111955 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 111956 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 111957 soc.cpu.alu_out_q[16]
.sym 111958 soc.cpu.reg_out[16]
.sym 111959 soc.cpu.latched_stalu
.sym 111960 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111961 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 111966 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111967 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 111968 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 111969 soc.cpu.alu_out_q[24]
.sym 111970 soc.cpu.reg_out[24]
.sym 111971 soc.cpu.latched_stalu
.sym 111972 soc.cpu.latched_store_SB_LUT4_I3_O[3]
.sym 111973 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 111977 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 111982 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111983 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 111984 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 111985 soc.cpu.alu_out_q[24]
.sym 111986 soc.cpu.reg_out[24]
.sym 111987 soc.cpu.latched_stalu
.sym 111988 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111990 soc.cpu.cpuregs.wen_SB_LUT4_O_I1[0]
.sym 111991 UART_RX_SB_LUT4_I1_I0[3]
.sym 111992 soc.cpu.cpu_state[1]
.sym 111993 soc.cpu.cpuregs_waddr[0]
.sym 111994 soc.cpu.cpuregs_waddr[1]
.sym 111995 soc.cpu.cpuregs_waddr[2]
.sym 111996 soc.cpu.cpuregs_waddr[4]
.sym 111997 soc.cpu.cpuregs_waddr[3]
.sym 111998 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 111999 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 112000 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 112007 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 112008 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 112012 COLHI$SB_IO_OUT
.sym 112020 display.refresh_tick_SB_LUT4_O_I3
.sym 112023 display.refresh_tick_SB_DFFSR_C_Q[0]
.sym 112024 display.refresh_tick_SB_DFFSR_C_Q[1]
.sym 112028 COMM[0]$SB_IO_OUT
.sym 112034 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 112039 soc.simpleuart.recv_state[1]
.sym 112041 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112043 soc.simpleuart.recv_state[2]
.sym 112044 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112045 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112047 soc.simpleuart.recv_state[3]
.sym 112048 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112051 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 112052 iomem_wstrb[1]
.sym 112053 UART_RX_SB_LUT4_I1_I2[0]
.sym 112054 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 112055 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 112056 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 112059 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 112060 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112063 soc.simpleuart.recv_state[1]
.sym 112064 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 112069 UART_RX$SB_IO_IN
.sym 112074 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 112075 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112076 UART_RX_SB_LUT4_I1_I0[3]
.sym 112082 soc.simpleuart.recv_state[3]
.sym 112083 soc.simpleuart.recv_state[2]
.sym 112084 soc.simpleuart.recv_state[1]
.sym 112085 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 112086 soc.simpleuart.recv_state[2]
.sym 112087 soc.simpleuart.recv_state[3]
.sym 112088 soc.simpleuart.recv_state[1]
.sym 112094 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 112095 iomem_wstrb[1]
.sym 112096 UART_RX_SB_LUT4_I1_I0[3]
.sym 112098 soc.simpleuart.send_bitcnt[0]
.sym 112102 soc.simpleuart.send_bitcnt[1]
.sym 112103 $PACKER_VCC_NET
.sym 112104 soc.simpleuart.send_bitcnt[0]
.sym 112106 soc.simpleuart.send_bitcnt[2]
.sym 112107 $PACKER_VCC_NET
.sym 112108 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112109 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 112110 soc.simpleuart.send_bitcnt[3]
.sym 112111 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 112112 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112114 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 112115 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112116 UART_RX_SB_LUT4_I1_I0[3]
.sym 112119 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 112120 UART_RX_SB_LUT4_I1_I2[0]
.sym 112122 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 112123 soc.simpleuart.send_bitcnt[0]
.sym 112124 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 112125 soc.simpleuart.send_bitcnt[0]
.sym 112126 soc.simpleuart.send_bitcnt[1]
.sym 112127 soc.simpleuart.send_bitcnt[2]
.sym 112128 soc.simpleuart.send_bitcnt[3]
.sym 112129 soc.simpleuart.recv_pattern[4]
.sym 112133 soc.simpleuart.recv_pattern[2]
.sym 112137 soc.simpleuart.recv_pattern[6]
.sym 112141 soc.simpleuart.recv_pattern[1]
.sym 112145 soc.simpleuart.recv_pattern[3]
.sym 112150 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 112151 iomem_wstrb[1]
.sym 112152 UART_RX_SB_LUT4_I1_I0[3]
.sym 112153 soc.simpleuart.recv_pattern[7]
.sym 112157 soc.simpleuart.recv_pattern[5]
.sym 112169 iomem_wdata[7]
.sym 112170 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 112171 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112172 flash_clk_SB_LUT4_I3_O[2]
.sym 112177 soc.cpu.irq_pending[4]
.sym 112178 soc.cpu.irq_pending[5]
.sym 112179 soc.cpu.irq_pending[6]
.sym 112180 soc.cpu.irq_pending[7]
.sym 112182 soc.simpleuart.send_pattern[8]
.sym 112183 iomem_wdata[6]
.sym 112184 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 112186 soc.simpleuart.send_pattern[7]
.sym 112187 iomem_wdata[5]
.sym 112188 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 112190 soc.simpleuart.send_pattern[6]
.sym 112191 iomem_wdata[4]
.sym 112192 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 112194 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 112195 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112196 flash_clk_SB_LUT4_I3_O[2]
.sym 112197 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 112198 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 112199 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 112200 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 112206 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 112207 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 112208 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 112233 soc.cpu.cpu_state[4]
.sym 112234 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 112235 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 112236 soc.cpu.irq_pending[5]
.sym 112241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[5]
.sym 112242 soc.cpu.cpu_state[3]
.sym 112243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 112244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[3]
.sym 112246 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 112247 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 112248 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 112251 UART_RX_SB_LUT4_I1_I0[3]
.sym 112252 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 112253 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 112257 iomem_wdata[14]
.sym 112265 soc.cpu.irq_mask[7]
.sym 112266 soc.cpu.irq_pending[7]
.sym 112267 soc.cpu.irq_mask[4]
.sym 112268 soc.cpu.irq_pending[4]
.sym 112269 soc.cpu.irq_pending[7]
.sym 112270 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 112271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 112272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 112273 iomem_wdata[9]
.sym 112278 soc.cpu.irq_mask[7]
.sym 112279 soc.cpu.irq_pending[7]
.sym 112280 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112282 soc.cpu.irq_mask[4]
.sym 112283 soc.cpu.irq_pending[4]
.sym 112284 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112290 soc.simpleuart.send_divcnt[0]
.sym 112295 soc.simpleuart.send_divcnt[1]
.sym 112299 soc.simpleuart.send_divcnt[2]
.sym 112300 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 112303 soc.simpleuart.send_divcnt[3]
.sym 112304 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 112307 soc.simpleuart.send_divcnt[4]
.sym 112308 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 112311 soc.simpleuart.send_divcnt[5]
.sym 112312 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 112315 soc.simpleuart.send_divcnt[6]
.sym 112316 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 112319 soc.simpleuart.send_divcnt[7]
.sym 112320 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 112323 soc.simpleuart.send_divcnt[8]
.sym 112324 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 112327 soc.simpleuart.send_divcnt[9]
.sym 112328 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 112331 soc.simpleuart.send_divcnt[10]
.sym 112332 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 112335 soc.simpleuart.send_divcnt[11]
.sym 112336 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 112339 soc.simpleuart.send_divcnt[12]
.sym 112340 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 112343 soc.simpleuart.send_divcnt[13]
.sym 112344 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 112347 soc.simpleuart.send_divcnt[14]
.sym 112348 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 112351 soc.simpleuart.send_divcnt[15]
.sym 112352 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 112355 soc.simpleuart.send_divcnt[16]
.sym 112356 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 112359 soc.simpleuart.send_divcnt[17]
.sym 112360 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 112363 soc.simpleuart.send_divcnt[18]
.sym 112364 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 112367 soc.simpleuart.send_divcnt[19]
.sym 112368 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 112371 soc.simpleuart.send_divcnt[20]
.sym 112372 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 112375 soc.simpleuart.send_divcnt[21]
.sym 112376 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 112379 soc.simpleuart.send_divcnt[22]
.sym 112380 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 112383 soc.simpleuart.send_divcnt[23]
.sym 112384 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 112387 soc.simpleuart.send_divcnt[24]
.sym 112388 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 112391 soc.simpleuart.send_divcnt[25]
.sym 112392 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 112395 soc.simpleuart.send_divcnt[26]
.sym 112396 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 112399 soc.simpleuart.send_divcnt[27]
.sym 112400 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 112403 soc.simpleuart.send_divcnt[28]
.sym 112404 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 112407 soc.simpleuart.send_divcnt[29]
.sym 112408 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 112411 soc.simpleuart.send_divcnt[30]
.sym 112412 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 112415 soc.simpleuart.send_divcnt[31]
.sym 112416 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 112482 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112483 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 112484 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 112486 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 112487 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112488 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 112490 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112491 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 112492 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 112494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 112495 soc.cpu.cpu_state[6]
.sym 112496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 112498 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 112499 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112500 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 112502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 112503 soc.cpu.reg_out[7]
.sym 112504 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[0]
.sym 112508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2[1]
.sym 112510 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112511 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 112512 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 112514 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 112515 soc.cpu.reg_out[14]
.sym 112516 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 112519 soc.cpu.cpu_state[6]
.sym 112520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 112522 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 112523 soc.cpu.reg_out[8]
.sym 112524 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112526 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 112527 soc.cpu.reg_out[3]
.sym 112528 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112534 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 112535 soc.cpu.reg_out[9]
.sym 112536 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112538 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 112539 soc.cpu.reg_out[2]
.sym 112540 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 112543 soc.cpu.cpu_state[6]
.sym 112544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 112546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 112547 soc.cpu.reg_out[6]
.sym 112548 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112550 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 112551 soc.cpu.reg_out[12]
.sym 112552 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112553 soc.cpu.cpu_state[0]
.sym 112558 soc.cpu.cpu_state[4]
.sym 112559 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 112560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3[2]
.sym 112561 soc.cpu.cpu_state[4]
.sym 112562 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 112563 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 112564 soc.cpu.irq_pending[1]
.sym 112565 soc.cpu.cpu_state[2]
.sym 112566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1]
.sym 112567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[2]
.sym 112568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1[3]
.sym 112570 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 112571 soc.cpu.reg_out[15]
.sym 112572 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112574 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 112575 soc.cpu.reg_out[10]
.sym 112576 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0[0]
.sym 112578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 112579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 112580 soc.cpu.cpu_state[6]
.sym 112581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0[0]
.sym 112582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 112583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 112584 soc.cpu.cpu_state[6]
.sym 112585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[0]
.sym 112586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 112587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 112588 soc.cpu.cpu_state[6]
.sym 112589 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 112590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 112591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 112592 soc.cpu.cpu_state[6]
.sym 112593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 112594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 112595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 112596 soc.cpu.cpu_state[6]
.sym 112597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 112598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 112599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 112600 soc.cpu.cpu_state[6]
.sym 112602 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 112603 soc.cpu.reg_out[11]
.sym 112604 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 112606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 112607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 112608 soc.cpu.cpu_state[6]
.sym 112609 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112610 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112611 soc.cpu.cpu_state[6]
.sym 112612 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 112614 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 112615 soc.cpu.reg_out[13]
.sym 112616 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112619 soc.cpu.latched_is_lh
.sym 112620 soc.cpu.latched_is_lb
.sym 112622 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 112623 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 112624 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112625 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 112626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[1]
.sym 112627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 112628 soc.cpu.cpu_state[6]
.sym 112637 soc.cpu.cpu_state[6]
.sym 112638 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 112639 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112640 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112641 soc.mem_rdata[16]
.sym 112642 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 112643 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 112644 soc.cpu.cpu_state[6]
.sym 112646 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112647 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112648 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 112653 soc.cpu.latched_is_lb
.sym 112654 soc.cpu.latched_is_lh
.sym 112655 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 112656 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 112658 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 112660 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3[2]
.sym 112666 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 112667 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 112668 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112670 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 112671 soc.cpu.reg_out[16]
.sym 112672 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 112676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 112677 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 112678 soc.cpu.cpu_state[4]
.sym 112679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]
.sym 112680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3]
.sym 112681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[20]
.sym 112682 soc.cpu.cpu_state[3]
.sym 112683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 112684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3]
.sym 112685 soc.mem_rdata[18]
.sym 112686 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 112687 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 112688 soc.cpu.cpu_state[6]
.sym 112690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 112691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 112692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 112695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 112696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 112697 soc.cpu.cpu_state[4]
.sym 112698 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 112699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 112700 soc.cpu.cpu_state[2]
.sym 112702 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 112703 soc.cpu.reg_out[17]
.sym 112704 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112705 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112706 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 112707 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112708 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112710 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 112711 soc.cpu.reg_out[20]
.sym 112712 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112713 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 112714 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[1]
.sym 112715 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 112716 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112718 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1[0]
.sym 112719 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 112720 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112721 soc.cpu.cpu_state[4]
.sym 112722 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 112723 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 112724 soc.cpu.irq_pending[24]
.sym 112729 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 112730 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 112731 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112732 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 112734 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112735 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 112736 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.sym 112737 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112738 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112739 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 112740 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 112742 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 112743 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112744 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112745 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 112746 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[2]
.sym 112747 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 112748 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112749 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 112750 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[0]
.sym 112751 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 112752 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112753 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112754 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[7]
.sym 112755 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 112756 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112757 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112758 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 112759 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112760 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 112761 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112762 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 112763 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112764 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 112766 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1[0]
.sym 112767 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 112768 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112770 soc.cpu.compressed_instr
.sym 112771 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 112774 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 112775 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112776 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 112779 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 112780 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 112783 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 112784 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 112787 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 112788 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 112791 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 112792 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 112795 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 112796 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 112799 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112800 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 112803 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 112804 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 112807 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 112808 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 112811 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 112812 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 112815 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 112816 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 112819 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 112820 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 112823 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 112824 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 112827 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 112828 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 112831 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 112832 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 112835 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 112836 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 112839 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 112840 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 112843 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 112844 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 112847 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 112848 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 112851 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 112852 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 112855 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 112856 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 112859 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 112860 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 112863 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 112864 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 112867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 112868 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 112871 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 112872 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 112875 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 112876 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 112879 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 112880 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 112883 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 112884 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 112887 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 112888 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 112891 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 112892 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 112894 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 112896 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 112897 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 112902 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112903 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 112904 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 112905 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 112906 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[13]
.sym 112907 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 112908 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112910 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112911 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 112912 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 112913 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 112918 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112919 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 112920 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 112922 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 112924 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 112925 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112926 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 112927 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112928 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 112930 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 112931 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112932 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112934 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112935 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 112936 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 112937 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112938 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 112939 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112940 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 112941 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0[0]
.sym 112942 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I0[1]
.sym 112943 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 112944 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 112946 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 112947 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 112948 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112949 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 112950 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[15]
.sym 112951 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 112952 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112953 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 112954 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[11]
.sym 112955 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 112956 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112957 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 112958 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 112959 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112960 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112961 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 112962 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 112963 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 112964 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 112965 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 112966 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 112967 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112968 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 112973 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 112981 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 112982 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[16]
.sym 112983 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 112984 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112986 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 112987 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112988 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 112989 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 113013 soc.memory.rdata_0[11]
.sym 113014 soc.memory.rdata_1[11]
.sym 113015 iomem_addr[16]
.sym 113016 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 113027 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113028 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 113033 UART_RX_SB_LUT4_I1_I0[0]
.sym 113034 UART_RX$SB_IO_IN
.sym 113035 UART_RX_SB_LUT4_I1_I0[2]
.sym 113036 UART_RX_SB_LUT4_I1_I0[3]
.sym 113039 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 113040 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 113057 iomem_wdata[11]
.sym 113061 iomem_wdata[12]
.sym 113069 iomem_wdata[15]
.sym 113075 UART_RX_SB_LUT4_I1_I2[0]
.sym 113076 UART_RX_SB_LUT4_I1_I0[2]
.sym 113077 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 113078 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 113079 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 113080 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 113081 iomem_wdata[8]
.sym 113090 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 113091 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113092 UART_RX_SB_LUT4_I1_I0[3]
.sym 113095 soc.cpu.irq_pending[7]
.sym 113096 soc.cpu.irq_mask[7]
.sym 113119 soc.cpu.irq_pending[4]
.sym 113120 soc.cpu.irq_mask[4]
.sym 113122 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 113125 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113127 soc.simpleuart.recv_divcnt[1]
.sym 113128 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 113129 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113131 soc.simpleuart.recv_divcnt[2]
.sym 113132 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 113133 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113135 soc.simpleuart.recv_divcnt[3]
.sym 113136 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 113137 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113139 soc.simpleuart.recv_divcnt[4]
.sym 113140 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 113141 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113143 soc.simpleuart.recv_divcnt[5]
.sym 113144 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 113145 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113147 soc.simpleuart.recv_divcnt[6]
.sym 113148 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 113149 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113151 soc.simpleuart.recv_divcnt[7]
.sym 113152 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 113153 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113155 soc.simpleuart.recv_divcnt[8]
.sym 113156 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 113157 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113159 soc.simpleuart.recv_divcnt[9]
.sym 113160 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]
.sym 113161 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113163 soc.simpleuart.recv_divcnt[10]
.sym 113164 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 113165 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113167 soc.simpleuart.recv_divcnt[11]
.sym 113168 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 113169 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113171 soc.simpleuart.recv_divcnt[12]
.sym 113172 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 113173 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113175 soc.simpleuart.recv_divcnt[13]
.sym 113176 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 113177 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113179 soc.simpleuart.recv_divcnt[14]
.sym 113180 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 113181 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113183 soc.simpleuart.recv_divcnt[15]
.sym 113184 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 113185 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113187 soc.simpleuart.recv_divcnt[16]
.sym 113188 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 113189 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113191 soc.simpleuart.recv_divcnt[17]
.sym 113192 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 113193 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113195 soc.simpleuart.recv_divcnt[18]
.sym 113196 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 113197 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113199 soc.simpleuart.recv_divcnt[19]
.sym 113200 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 113201 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113203 soc.simpleuart.recv_divcnt[20]
.sym 113204 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 113205 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113207 soc.simpleuart.recv_divcnt[21]
.sym 113208 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 113209 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113211 soc.simpleuart.recv_divcnt[22]
.sym 113212 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 113213 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113215 soc.simpleuart.recv_divcnt[23]
.sym 113216 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 113217 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113219 soc.simpleuart.recv_divcnt[24]
.sym 113220 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 113221 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113223 soc.simpleuart.recv_divcnt[25]
.sym 113224 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 113225 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113227 soc.simpleuart.recv_divcnt[26]
.sym 113228 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 113229 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113231 soc.simpleuart.recv_divcnt[27]
.sym 113232 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 113233 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113235 soc.simpleuart.recv_divcnt[28]
.sym 113236 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 113237 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113239 soc.simpleuart.recv_divcnt[29]
.sym 113240 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 113241 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113243 soc.simpleuart.recv_divcnt[30]
.sym 113244 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 113245 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113247 soc.simpleuart.recv_divcnt[31]
.sym 113248 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 113250 soc.simpleuart_reg_div_do[0]
.sym 113251 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 113252 soc.simpleuart.send_divcnt[0]
.sym 113254 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 113255 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 113256 soc.simpleuart.send_divcnt[1]
.sym 113258 soc.simpleuart_reg_div_do[2]
.sym 113259 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 113260 soc.simpleuart.send_divcnt[2]
.sym 113262 soc.simpleuart_reg_div_do[3]
.sym 113263 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 113264 soc.simpleuart.send_divcnt[3]
.sym 113266 soc.simpleuart_reg_div_do[4]
.sym 113267 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 113268 soc.simpleuart.send_divcnt[4]
.sym 113270 soc.simpleuart_reg_div_do[5]
.sym 113271 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 113272 soc.simpleuart.send_divcnt[5]
.sym 113274 soc.simpleuart_reg_div_do[6]
.sym 113275 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 113276 soc.simpleuart.send_divcnt[6]
.sym 113278 soc.simpleuart_reg_div_do[7]
.sym 113279 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 113280 soc.simpleuart.send_divcnt[7]
.sym 113282 soc.simpleuart_reg_div_do[8]
.sym 113283 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 113284 soc.simpleuart.send_divcnt[8]
.sym 113286 soc.simpleuart_reg_div_do[9]
.sym 113287 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 113288 soc.simpleuart.send_divcnt[9]
.sym 113290 soc.simpleuart_reg_div_do[10]
.sym 113291 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 113292 soc.simpleuart.send_divcnt[10]
.sym 113294 soc.simpleuart_reg_div_do[11]
.sym 113295 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 113296 soc.simpleuart.send_divcnt[11]
.sym 113298 soc.simpleuart_reg_div_do[12]
.sym 113299 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 113300 soc.simpleuart.send_divcnt[12]
.sym 113302 soc.simpleuart_reg_div_do[13]
.sym 113303 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 113304 soc.simpleuart.send_divcnt[13]
.sym 113306 soc.simpleuart_reg_div_do[14]
.sym 113307 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 113308 soc.simpleuart.send_divcnt[14]
.sym 113310 soc.simpleuart_reg_div_do[15]
.sym 113311 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 113312 soc.simpleuart.send_divcnt[15]
.sym 113314 soc.simpleuart_reg_div_do[16]
.sym 113315 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 113316 soc.simpleuart.send_divcnt[16]
.sym 113318 soc.simpleuart_reg_div_do[17]
.sym 113319 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 113320 soc.simpleuart.send_divcnt[17]
.sym 113322 soc.simpleuart_reg_div_do[18]
.sym 113323 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 113324 soc.simpleuart.send_divcnt[18]
.sym 113326 soc.simpleuart_reg_div_do[19]
.sym 113327 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 113328 soc.simpleuart.send_divcnt[19]
.sym 113330 soc.simpleuart_reg_div_do[20]
.sym 113331 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 113332 soc.simpleuart.send_divcnt[20]
.sym 113334 soc.simpleuart_reg_div_do[21]
.sym 113335 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 113336 soc.simpleuart.send_divcnt[21]
.sym 113338 soc.simpleuart_reg_div_do[22]
.sym 113339 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 113340 soc.simpleuart.send_divcnt[22]
.sym 113342 soc.simpleuart_reg_div_do[23]
.sym 113343 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 113344 soc.simpleuart.send_divcnt[23]
.sym 113346 soc.simpleuart_reg_div_do[24]
.sym 113347 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 113348 soc.simpleuart.send_divcnt[24]
.sym 113350 soc.simpleuart_reg_div_do[25]
.sym 113351 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 113352 soc.simpleuart.send_divcnt[25]
.sym 113354 soc.simpleuart_reg_div_do[26]
.sym 113355 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 113356 soc.simpleuart.send_divcnt[26]
.sym 113358 soc.simpleuart_reg_div_do[27]
.sym 113359 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 113360 soc.simpleuart.send_divcnt[27]
.sym 113362 soc.simpleuart_reg_div_do[28]
.sym 113363 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 113364 soc.simpleuart.send_divcnt[28]
.sym 113366 soc.simpleuart_reg_div_do[29]
.sym 113367 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 113368 soc.simpleuart.send_divcnt[29]
.sym 113370 soc.simpleuart_reg_div_do[30]
.sym 113371 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 113372 soc.simpleuart.send_divcnt[30]
.sym 113374 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 113375 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 113376 soc.simpleuart.send_divcnt[31]
.sym 113380 $nextpnr_ICESTORM_LC_7$I3
.sym 113389 iomem_wdata[23]
.sym 113397 iomem_wdata[16]
.sym 113410 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.sym 113411 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 113412 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113414 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.sym 113415 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 113416 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113418 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 113419 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 113420 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113422 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 113423 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 113424 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113426 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 113427 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 113428 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113430 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.sym 113431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_22_I1[1]
.sym 113432 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113434 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.sym 113435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_21_I1[1]
.sym 113436 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113438 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 113439 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I3[1]
.sym 113440 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 113443 soc.cpu.cpu_state[6]
.sym 113444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 113446 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 113447 soc.cpu.reg_out[5]
.sym 113448 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113450 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 113451 soc.cpu.reg_out[4]
.sym 113452 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113455 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 113456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113474 soc.cpu.mem_la_firstword_xfer
.sym 113475 soc.cpu.next_pc[2]
.sym 113479 soc.cpu.next_pc[3]
.sym 113480 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 113483 soc.cpu.next_pc[4]
.sym 113484 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 113487 soc.cpu.next_pc[5]
.sym 113488 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 113491 soc.cpu.next_pc[6]
.sym 113492 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 113495 soc.cpu.next_pc[7]
.sym 113496 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 113499 soc.cpu.next_pc[8]
.sym 113500 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 113503 soc.cpu.next_pc[9]
.sym 113504 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 113507 soc.cpu.next_pc[10]
.sym 113508 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 113511 soc.cpu.next_pc[11]
.sym 113512 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 113515 soc.cpu.next_pc[12]
.sym 113516 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 113519 soc.cpu.next_pc[13]
.sym 113520 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 113523 soc.cpu.next_pc[14]
.sym 113524 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 113527 soc.cpu.next_pc[15]
.sym 113528 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 113531 soc.cpu.next_pc[16]
.sym 113532 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 113535 soc.cpu.next_pc[17]
.sym 113536 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 113539 soc.cpu.next_pc[18]
.sym 113540 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 113543 soc.cpu.next_pc[19]
.sym 113544 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 113547 soc.cpu.next_pc[20]
.sym 113548 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 113551 soc.cpu.next_pc[21]
.sym 113552 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 113555 soc.cpu.next_pc[22]
.sym 113556 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 113559 soc.cpu.next_pc[23]
.sym 113560 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 113563 soc.cpu.next_pc[24]
.sym 113564 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 113567 soc.cpu.next_pc[25]
.sym 113568 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 113571 soc.cpu.next_pc[26]
.sym 113572 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 113575 soc.cpu.next_pc[27]
.sym 113576 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 113579 soc.cpu.next_pc[28]
.sym 113580 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 113583 soc.cpu.next_pc[29]
.sym 113584 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 113587 soc.cpu.next_pc[30]
.sym 113588 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 113589 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 113590 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 113591 soc.cpu.next_pc[31]
.sym 113592 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 113593 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 113594 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 113595 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 113596 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 113599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 113600 soc.cpu.latched_is_lb
.sym 113605 soc.mem_rdata[17]
.sym 113606 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113607 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113608 soc.cpu.cpu_state[6]
.sym 113609 soc.mem_rdata[23]
.sym 113610 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113611 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113612 soc.cpu.cpu_state[6]
.sym 113613 soc.mem_rdata[20]
.sym 113614 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113615 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113616 soc.cpu.cpu_state[6]
.sym 113617 soc.mem_rdata[31]
.sym 113618 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113619 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113620 soc.cpu.cpu_state[6]
.sym 113622 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1[0]
.sym 113623 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 113624 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113626 soc.cpu.latched_is_lh
.sym 113627 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 113628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0[2]
.sym 113629 soc.mem_rdata[25]
.sym 113630 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113631 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113632 soc.cpu.cpu_state[6]
.sym 113634 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 113635 soc.cpu.reg_out[23]
.sym 113636 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 113640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 113642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 113643 soc.cpu.reg_out[18]
.sym 113644 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113645 soc.mem_rdata[24]
.sym 113646 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 113647 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 113648 soc.cpu.cpu_state[6]
.sym 113650 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 113651 soc.cpu.reg_out[25]
.sym 113652 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 113655 soc.cpu.reg_out[21]
.sym 113656 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113658 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 113659 soc.cpu.reg_out[22]
.sym 113660 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 113664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 113667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 113668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 113670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[0]
.sym 113671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[1]
.sym 113672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I1[2]
.sym 113673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I0[27]
.sym 113674 soc.cpu.cpu_state[3]
.sym 113675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[2]
.sym 113676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[3]
.sym 113678 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 113679 soc.cpu.reg_out[29]
.sym 113680 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 113683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 113684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 113685 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 113686 soc.cpu.cpu_state[4]
.sym 113687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[2]
.sym 113688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 113690 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 113691 soc.cpu.reg_out[30]
.sym 113692 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113694 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 113695 soc.cpu.reg_out[27]
.sym 113696 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113697 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 113698 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[4]
.sym 113699 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113700 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113702 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 113703 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113704 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113706 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 113707 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113708 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 113709 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 113710 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[6]
.sym 113711 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113712 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113714 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 113715 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 113716 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113717 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113718 soc.cpu.decoded_imm_j[9]
.sym 113719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113720 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 113721 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113722 soc.cpu.decoded_imm_j[6]
.sym 113723 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113724 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 113725 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 113726 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[5]
.sym 113727 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113728 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 113731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 113734 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113735 soc.cpu.decoded_imm_j[2]
.sym 113736 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 113738 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 113739 soc.cpu.decoded_imm_j[3]
.sym 113740 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 113742 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 113743 soc.cpu.decoded_imm_j[4]
.sym 113744 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 113746 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 113747 soc.cpu.decoded_imm_j[5]
.sym 113748 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 113750 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 113751 soc.cpu.decoded_imm_j[6]
.sym 113752 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 113754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 113755 soc.cpu.decoded_imm_j[7]
.sym 113756 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 113758 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 113759 soc.cpu.decoded_imm_j[8]
.sym 113760 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 113762 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 113763 soc.cpu.decoded_imm_j[9]
.sym 113764 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 113766 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 113767 soc.cpu.decoded_imm_j[10]
.sym 113768 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 113770 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 113771 soc.cpu.decoded_imm_j[11]
.sym 113772 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 113774 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 113775 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 113776 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 113778 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 113779 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 113780 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 113782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 113783 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 113784 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 113786 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 113787 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 113788 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 113790 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 113791 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 113792 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 113794 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 113795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 113796 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 113798 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 113799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 113800 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 113802 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 113803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113804 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 113806 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 113807 soc.cpu.decoded_imm_j[20]
.sym 113808 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 113810 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 113811 soc.cpu.decoded_imm_j[20]
.sym 113812 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 113814 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 113815 soc.cpu.decoded_imm_j[20]
.sym 113816 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 113818 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 113819 soc.cpu.decoded_imm_j[20]
.sym 113820 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 113822 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 113823 soc.cpu.decoded_imm_j[20]
.sym 113824 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 113826 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 113827 soc.cpu.decoded_imm_j[20]
.sym 113828 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 113830 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 113831 soc.cpu.decoded_imm_j[20]
.sym 113832 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 113834 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 113835 soc.cpu.decoded_imm_j[20]
.sym 113836 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 113838 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 113839 soc.cpu.decoded_imm_j[20]
.sym 113840 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 113842 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 113843 soc.cpu.decoded_imm_j[20]
.sym 113844 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 113846 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 113847 soc.cpu.decoded_imm_j[20]
.sym 113848 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 113850 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 113851 soc.cpu.decoded_imm_j[20]
.sym 113852 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 113854 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 113855 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 113856 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113858 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1[0]
.sym 113859 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 113860 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113861 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 113862 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[8]
.sym 113863 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113864 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113866 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 113867 soc.cpu.reg_out[19]
.sym 113868 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 113870 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 113871 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113872 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113874 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 113875 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113876 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113878 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 113879 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 113880 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113881 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 113882 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[14]
.sym 113883 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113884 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113885 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[0]
.sym 113886 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I0[1]
.sym 113887 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 113888 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 113889 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 113890 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[19]
.sym 113891 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113892 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113894 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 113896 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 113898 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 113899 soc.cpu.reg_out[24]
.sym 113900 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113901 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 113902 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[20]
.sym 113903 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113904 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113905 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 113906 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[12]
.sym 113907 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113908 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113910 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113911 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 113912 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 113913 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113914 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 113915 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113916 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 113918 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 113919 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113920 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113921 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 113922 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[28]
.sym 113923 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113924 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113925 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 113926 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[23]
.sym 113927 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113928 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113929 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113930 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 113931 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113932 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 113933 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 113934 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[24]
.sym 113935 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 113936 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113937 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113938 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 113939 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113940 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 113941 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 113942 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 113943 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113944 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 113946 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113947 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 113948 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 113950 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113951 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 113952 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 113969 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 114017 iomem_wdata[0]
.sym 114021 iomem_wdata[1]
.sym 114025 iomem_wdata[7]
.sym 114029 iomem_wdata[2]
.sym 114033 iomem_wdata[6]
.sym 114037 iomem_wdata[4]
.sym 114041 iomem_wdata[3]
.sym 114045 iomem_wdata[5]
.sym 114050 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 114051 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[0]
.sym 114052 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 114054 soc.simpleuart_reg_div_do[2]
.sym 114055 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 114056 soc.simpleuart.recv_divcnt[1]
.sym 114058 soc.simpleuart_reg_div_do[3]
.sym 114059 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 114060 soc.simpleuart.recv_divcnt[2]
.sym 114062 soc.simpleuart_reg_div_do[4]
.sym 114063 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 114064 soc.simpleuart.recv_divcnt[3]
.sym 114066 soc.simpleuart_reg_div_do[5]
.sym 114067 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 114068 soc.simpleuart.recv_divcnt[4]
.sym 114070 soc.simpleuart_reg_div_do[6]
.sym 114071 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 114072 soc.simpleuart.recv_divcnt[5]
.sym 114074 soc.simpleuart_reg_div_do[7]
.sym 114075 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 114076 soc.simpleuart.recv_divcnt[6]
.sym 114078 soc.simpleuart_reg_div_do[8]
.sym 114079 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 114080 soc.simpleuart.recv_divcnt[7]
.sym 114082 soc.simpleuart_reg_div_do[9]
.sym 114083 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 114084 soc.simpleuart.recv_divcnt[8]
.sym 114086 soc.simpleuart_reg_div_do[10]
.sym 114087 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 114088 soc.simpleuart.recv_divcnt[9]
.sym 114090 soc.simpleuart_reg_div_do[11]
.sym 114091 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 114092 soc.simpleuart.recv_divcnt[10]
.sym 114094 soc.simpleuart_reg_div_do[12]
.sym 114095 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 114096 soc.simpleuart.recv_divcnt[11]
.sym 114098 soc.simpleuart_reg_div_do[13]
.sym 114099 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[12]
.sym 114100 soc.simpleuart.recv_divcnt[12]
.sym 114102 soc.simpleuart_reg_div_do[14]
.sym 114103 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[13]
.sym 114104 soc.simpleuart.recv_divcnt[13]
.sym 114106 soc.simpleuart_reg_div_do[15]
.sym 114107 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[14]
.sym 114108 soc.simpleuart.recv_divcnt[14]
.sym 114110 soc.simpleuart_reg_div_do[16]
.sym 114111 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[15]
.sym 114112 soc.simpleuart.recv_divcnt[15]
.sym 114114 soc.simpleuart_reg_div_do[17]
.sym 114115 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[16]
.sym 114116 soc.simpleuart.recv_divcnt[16]
.sym 114118 soc.simpleuart_reg_div_do[18]
.sym 114119 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[17]
.sym 114120 soc.simpleuart.recv_divcnt[17]
.sym 114122 soc.simpleuart_reg_div_do[19]
.sym 114123 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[18]
.sym 114124 soc.simpleuart.recv_divcnt[18]
.sym 114126 soc.simpleuart_reg_div_do[20]
.sym 114127 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[19]
.sym 114128 soc.simpleuart.recv_divcnt[19]
.sym 114130 soc.simpleuart_reg_div_do[21]
.sym 114131 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[20]
.sym 114132 soc.simpleuart.recv_divcnt[20]
.sym 114134 soc.simpleuart_reg_div_do[22]
.sym 114135 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[21]
.sym 114136 soc.simpleuart.recv_divcnt[21]
.sym 114138 soc.simpleuart_reg_div_do[23]
.sym 114139 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[22]
.sym 114140 soc.simpleuart.recv_divcnt[22]
.sym 114142 soc.simpleuart_reg_div_do[24]
.sym 114143 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[23]
.sym 114144 soc.simpleuart.recv_divcnt[23]
.sym 114146 soc.simpleuart_reg_div_do[25]
.sym 114147 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[24]
.sym 114148 soc.simpleuart.recv_divcnt[24]
.sym 114150 soc.simpleuart_reg_div_do[26]
.sym 114151 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[25]
.sym 114152 soc.simpleuart.recv_divcnt[25]
.sym 114154 soc.simpleuart_reg_div_do[27]
.sym 114155 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[26]
.sym 114156 soc.simpleuart.recv_divcnt[26]
.sym 114158 soc.simpleuart_reg_div_do[28]
.sym 114159 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[27]
.sym 114160 soc.simpleuart.recv_divcnt[27]
.sym 114162 soc.simpleuart_reg_div_do[29]
.sym 114163 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[28]
.sym 114164 soc.simpleuart.recv_divcnt[28]
.sym 114166 soc.simpleuart_reg_div_do[30]
.sym 114167 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[29]
.sym 114168 soc.simpleuart.recv_divcnt[29]
.sym 114170 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 114171 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[30]
.sym 114172 soc.simpleuart.recv_divcnt[30]
.sym 114176 $nextpnr_ICESTORM_LC_12$I3
.sym 114177 soc.simpleuart.recv_pattern[3]
.sym 114181 soc.simpleuart.recv_pattern[1]
.sym 114193 soc.simpleuart.recv_pattern[0]
.sym 114199 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 114200 soc.simpleuart.send_dummy
.sym 114209 iomem_wdata[22]
.sym 114213 iomem_wdata[21]
.sym 114217 iomem_wdata[20]
.sym 114221 iomem_wdata[17]
.sym 114225 iomem_wdata[18]
.sym 114230 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 114231 flash_clk_SB_LUT4_I3_O[2]
.sym 114232 flash_clk_SB_LUT4_I3_O[1]
.sym 114234 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 114235 UART_RX_SB_LUT4_I1_I2[0]
.sym 114236 UART_RX_SB_LUT4_I1_I0[3]
.sym 114237 iomem_wdata[19]
.sym 114241 iomem_wdata[31]
.sym 114254 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 114255 iomem_wstrb[2]
.sym 114256 UART_RX_SB_LUT4_I1_I0[3]
.sym 114257 iomem_wdata[24]
.sym 114261 iomem_wdata[30]
.sym 114265 iomem_wdata[25]
.sym 114269 iomem_wdata[28]
.sym 114273 UP_DWN$SB_IO_IN
.sym 114294 soc.simpleuart.recv_buf_data[1]
.sym 114295 flash_clk_SB_LUT4_I3_O[1]
.sym 114296 flash_clk_SB_LUT4_I3_O[2]
.sym 114297 gpio_in[0]
.sym 114302 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 114303 iomem_wstrb[3]
.sym 114304 UART_RX_SB_LUT4_I1_I0[3]
.sym 114306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114307 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 114308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 114315 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 114316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114321 iomem_wdata[26]
.sym 114325 iomem_wdata[29]
.sym 114329 iomem_wdata[27]
.sym 114336 iomem_addr[2]
.sym 114338 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114343 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 114344 iomem_addr[3]
.sym 114347 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 114348 iomem_addr[4]
.sym 114351 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 114352 iomem_addr[5]
.sym 114355 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 114356 iomem_addr[6]
.sym 114359 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 114360 iomem_addr[7]
.sym 114363 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 114364 iomem_addr[8]
.sym 114367 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 114368 iomem_addr[9]
.sym 114371 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 114372 iomem_addr[10]
.sym 114375 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 114376 iomem_addr[11]
.sym 114379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 114380 iomem_addr[12]
.sym 114382 $PACKER_VCC_NET
.sym 114383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 114384 iomem_addr[13]
.sym 114387 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 114388 iomem_addr[14]
.sym 114391 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 114392 iomem_addr[15]
.sym 114395 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 114399 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 114400 iomem_addr[17]
.sym 114403 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 114404 iomem_addr[18]
.sym 114407 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 114408 iomem_addr[19]
.sym 114411 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 114412 iomem_addr[20]
.sym 114415 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 114416 iomem_addr[21]
.sym 114419 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 114420 iomem_addr[22]
.sym 114423 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 114424 iomem_addr[23]
.sym 114427 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 114428 iomem_addr[24]
.sym 114431 iomem_ready_SB_LUT4_I3_I1[0]
.sym 114435 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 114436 iomem_addr[26]
.sym 114439 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 114440 iomem_addr[27]
.sym 114443 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 114447 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 114448 iomem_addr[29]
.sym 114451 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 114452 iomem_addr[30]
.sym 114455 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 114456 iomem_addr[31]
.sym 114458 $PACKER_VCC_NET
.sym 114460 $nextpnr_ICESTORM_LC_19$I3
.sym 114462 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114463 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 114464 $nextpnr_ICESTORM_LC_19$COUT
.sym 114466 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12]
.sym 114467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[1]
.sym 114468 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114470 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.sym 114471 soc.cpu.instr_sra_SB_LUT4_I0_O[1]
.sym 114472 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114474 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9]
.sym 114475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[1]
.sym 114476 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114479 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 114480 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 114482 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.sym 114483 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 114484 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114486 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.sym 114487 soc.cpu.alu_out_SB_LUT4_O_19_I2_SB_LUT4_O_I3[1]
.sym 114488 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114490 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15]
.sym 114491 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 114492 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114494 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.sym 114495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1[0]
.sym 114496 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 114498 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114499 soc.mem_rdata[26]
.sym 114500 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 114501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 114502 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114503 soc.mem_rdata[29]
.sym 114504 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 114506 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26]
.sym 114507 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 114508 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114510 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28]
.sym 114511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]
.sym 114512 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114514 iomem_addr[29]
.sym 114515 iomem_addr[30]
.sym 114516 iomem_addr[31]
.sym 114517 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 114518 soc.mem_rdata[24]
.sym 114519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 114520 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114522 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27]
.sym 114523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1[0]
.sym 114524 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 114525 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 114526 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114527 soc.mem_rdata[28]
.sym 114528 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 114529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 114530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 114531 soc.cpu.cpu_state[6]
.sym 114532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 114533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 114534 soc.mem_rdata[26]
.sym 114535 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 114536 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114537 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 114538 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114539 soc.mem_rdata[31]
.sym 114540 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 114541 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 114542 soc.mem_rdata[31]
.sym 114543 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 114544 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 114545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 114546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 114547 soc.cpu.cpu_state[6]
.sym 114548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 114550 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 114552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 114555 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 114556 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 114557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 114558 soc.mem_rdata[18]
.sym 114559 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 114560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 114561 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 114562 soc.mem_rdata[28]
.sym 114563 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 114564 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114565 soc.mem_rdata[21]
.sym 114566 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114567 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114568 soc.cpu.cpu_state[6]
.sym 114569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 114570 soc.mem_rdata[24]
.sym 114571 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 114572 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 114574 soc.mem_rdata[16]
.sym 114575 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 114576 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 114578 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114579 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 114580 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 114581 soc.mem_rdata[26]
.sym 114582 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114583 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114584 soc.cpu.cpu_state[6]
.sym 114585 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 114586 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 114587 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 114588 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 114589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 114590 soc.mem_rdata[20]
.sym 114591 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 114592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 114593 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114594 soc.cpu.decoded_imm_j[5]
.sym 114595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114596 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 114597 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114598 soc.cpu.decoded_imm_j[8]
.sym 114599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114600 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 114601 soc.mem_rdata[22]
.sym 114602 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114603 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114604 soc.cpu.cpu_state[6]
.sym 114609 soc.mem_rdata[19]
.sym 114610 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114611 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114612 soc.cpu.cpu_state[6]
.sym 114613 soc.mem_rdata[29]
.sym 114614 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114615 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114616 soc.cpu.cpu_state[6]
.sym 114617 soc.mem_rdata[30]
.sym 114618 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114619 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114620 soc.cpu.cpu_state[6]
.sym 114621 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114622 soc.cpu.decoded_imm_j[7]
.sym 114623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114624 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 114625 soc.mem_rdata[27]
.sym 114626 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114627 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114628 soc.cpu.cpu_state[6]
.sym 114645 soc.mem_rdata[28]
.sym 114646 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 114647 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114648 soc.cpu.cpu_state[6]
.sym 114653 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114656 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 114663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 114664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 114675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[0]
.sym 114676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 114682 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 114683 soc.cpu.reg_out[28]
.sym 114684 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114690 soc.cpu.instr_jalr
.sym 114691 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 114692 soc.cpu.is_alu_reg_imm
.sym 114694 soc.cpu.cpuregs_raddr2[1]
.sym 114695 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 114696 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114702 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[0]
.sym 114703 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 114704 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114706 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 114707 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114708 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114709 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 114710 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[3]
.sym 114711 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114712 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114714 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114715 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 114716 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 114721 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114722 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 114723 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114724 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114725 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 114726 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[10]
.sym 114727 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114728 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114730 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 114731 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114732 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114733 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 114734 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 114735 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114736 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114738 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114739 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 114740 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114741 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114742 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114743 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114744 soc.cpu.decoded_imm_j[11]
.sym 114745 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114746 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 114747 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 114748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 114749 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114750 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114751 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 114752 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114753 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114754 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 114755 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114756 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114757 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 114758 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[17]
.sym 114759 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114760 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114761 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 114762 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[21]
.sym 114763 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114764 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114766 soc.cpu.cpuregs_raddr2[4]
.sym 114767 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 114768 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114769 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114770 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 114771 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114772 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114774 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114775 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 114776 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 114778 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114779 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 114780 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 114783 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 114785 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114786 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114787 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 114788 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 114789 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114790 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114791 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 114792 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 114793 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 114794 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[22]
.sym 114795 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114796 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114798 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 114800 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 114802 soc.cpu.decoded_imm_j[20]
.sym 114803 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114804 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 114805 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 114806 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[29]
.sym 114807 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114808 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114809 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114810 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 114811 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114812 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114814 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114815 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 114816 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 114817 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114818 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 114819 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114820 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114821 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 114822 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[26]
.sym 114823 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114824 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114826 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 114827 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114828 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114830 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[0]
.sym 114831 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 114832 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114833 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 114834 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[30]
.sym 114835 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114836 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114838 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114839 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 114840 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 114842 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114843 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 114844 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 114846 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 114847 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114848 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114849 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114850 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 114851 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114852 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114854 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114855 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 114856 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 114857 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114858 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 114859 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114860 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114861 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114862 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 114863 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114864 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114866 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 114868 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 114869 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 114870 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[18]
.sym 114871 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114872 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114873 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 114874 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[27]
.sym 114875 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114876 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114877 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 114878 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_I1[25]
.sym 114879 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 114880 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114902 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114903 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 114904 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 114910 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114911 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 114912 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 114954 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[0]
.sym 114955 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 114956 flash_io0_do_SB_LUT4_O_I2[2]
.sym 114978 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 114979 soc.spimemio.dout_data[1]
.sym 114980 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 114981 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 114982 soc.spimemio.dout_data[0]
.sym 114983 flash_io2_di
.sym 114984 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 114986 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 114987 soc.spimemio.dout_data[1]
.sym 114988 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 114990 flash_io0_di
.sym 114991 flash_io1_di
.sym 114992 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 114997 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 114998 soc.spimemio.dout_data[2]
.sym 114999 soc.spimemio.dout_data[3]
.sym 115000 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 115001 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 115002 soc.spimemio.dout_data[3]
.sym 115003 soc.spimemio.dout_data[4]
.sym 115004 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 115006 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 115007 soc.spimemio.dout_data[0]
.sym 115008 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 115010 soc.simpleuart_reg_div_do[0]
.sym 115011 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[0]
.sym 115014 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 115015 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 115018 soc.simpleuart_reg_div_do[2]
.sym 115019 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 115022 soc.simpleuart_reg_div_do[3]
.sym 115023 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 115026 soc.simpleuart_reg_div_do[4]
.sym 115027 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 115030 soc.simpleuart_reg_div_do[5]
.sym 115031 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 115034 soc.simpleuart_reg_div_do[6]
.sym 115035 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 115038 soc.simpleuart_reg_div_do[7]
.sym 115039 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 115042 soc.simpleuart_reg_div_do[8]
.sym 115043 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 115046 soc.simpleuart_reg_div_do[9]
.sym 115047 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[9]
.sym 115050 soc.simpleuart_reg_div_do[10]
.sym 115051 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[10]
.sym 115054 soc.simpleuart_reg_div_do[11]
.sym 115055 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[11]
.sym 115058 soc.simpleuart_reg_div_do[12]
.sym 115059 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[12]
.sym 115062 soc.simpleuart_reg_div_do[13]
.sym 115063 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[13]
.sym 115066 soc.simpleuart_reg_div_do[14]
.sym 115067 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[14]
.sym 115070 soc.simpleuart_reg_div_do[15]
.sym 115071 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[15]
.sym 115074 soc.simpleuart_reg_div_do[16]
.sym 115075 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[16]
.sym 115078 soc.simpleuart_reg_div_do[17]
.sym 115079 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[17]
.sym 115082 soc.simpleuart_reg_div_do[18]
.sym 115083 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[18]
.sym 115086 soc.simpleuart_reg_div_do[19]
.sym 115087 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[19]
.sym 115090 soc.simpleuart_reg_div_do[20]
.sym 115091 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[20]
.sym 115094 soc.simpleuart_reg_div_do[21]
.sym 115095 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[21]
.sym 115098 soc.simpleuart_reg_div_do[22]
.sym 115099 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[22]
.sym 115102 soc.simpleuart_reg_div_do[23]
.sym 115103 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[23]
.sym 115106 soc.simpleuart_reg_div_do[24]
.sym 115107 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[24]
.sym 115110 soc.simpleuart_reg_div_do[25]
.sym 115111 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[25]
.sym 115114 soc.simpleuart_reg_div_do[26]
.sym 115115 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[26]
.sym 115118 soc.simpleuart_reg_div_do[27]
.sym 115119 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[27]
.sym 115122 soc.simpleuart_reg_div_do[28]
.sym 115123 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[28]
.sym 115126 soc.simpleuart_reg_div_do[29]
.sym 115127 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[29]
.sym 115130 soc.simpleuart_reg_div_do[30]
.sym 115131 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[30]
.sym 115134 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 115135 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_CARRY_CO_I1[31]
.sym 115136 soc.simpleuart.recv_divcnt[31]
.sym 115140 $nextpnr_ICESTORM_LC_17$I3
.sym 115149 soc.simpleuart.recv_pattern[5]
.sym 115153 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 115154 iomem_wstrb[1]
.sym 115155 iomem_wstrb[2]
.sym 115156 iomem_wstrb[3]
.sym 115161 soc.simpleuart.recv_pattern[2]
.sym 115169 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 115170 soc.simpleuart_reg_div_do[0]
.sym 115171 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 115172 flash_io0_di
.sym 115173 soc.simpleuart.send_dummy
.sym 115174 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 115175 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 115176 flash_clk_SB_LUT4_I3_O[2]
.sym 115178 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I3_O[0]
.sym 115179 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I3_O[1]
.sym 115180 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 115181 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 115182 soc.simpleuart_reg_div_do[4]
.sym 115183 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 115184 flash_clk$SB_IO_OUT
.sym 115186 flash_clk_SB_LUT4_I3_O[1]
.sym 115187 soc.simpleuart.recv_buf_data[0]
.sym 115188 flash_clk_SB_LUT4_I3_O[2]
.sym 115189 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 115190 soc.simpleuart_reg_div_do[3]
.sym 115191 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 115192 flash_io3_di
.sym 115193 soc.simpleuart.recv_buf_data[3]
.sym 115194 flash_clk_SB_LUT4_I3_O[1]
.sym 115195 flash_clk_SB_LUT4_I3_O[2]
.sym 115196 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O[3]
.sym 115197 soc.spimemio.buffer[4]
.sym 115201 flash_clk_SB_LUT4_I3_O[0]
.sym 115202 flash_clk_SB_LUT4_I3_O[1]
.sym 115203 flash_clk_SB_LUT4_I3_O[2]
.sym 115204 flash_clk_SB_LUT4_I3_O[3]
.sym 115207 iomem_ready_SB_LUT4_I3_O[2]
.sym 115208 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 115211 iomem_ready_SB_LUT4_I3_O[2]
.sym 115212 iomem_rdata[0]
.sym 115213 soc.simpleuart.recv_pattern[4]
.sym 115219 iomem_ready_SB_LUT4_I3_O[2]
.sym 115220 iomem_rdata[1]
.sym 115221 soc.simpleuart.recv_pattern[6]
.sym 115225 soc.simpleuart.recv_pattern[7]
.sym 115229 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 115230 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 115231 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 115232 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 115233 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 115234 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 115235 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 115236 flash_io1_di
.sym 115237 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 115238 soc.simpleuart_reg_div_do[6]
.sym 115239 flash_clk_SB_LUT4_I3_O[2]
.sym 115240 soc.simpleuart.recv_buf_data[6]
.sym 115241 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 115242 soc.simpleuart_reg_div_do[7]
.sym 115243 flash_clk_SB_LUT4_I3_O[2]
.sym 115244 soc.simpleuart.recv_buf_data[7]
.sym 115245 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 115246 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 115247 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 115248 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 115249 soc.spimemio.dout_data[0]
.sym 115253 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 115254 soc.simpleuart_reg_div_do[2]
.sym 115255 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 115256 flash_io2_di
.sym 115257 soc.simpleuart.recv_buf_data[2]
.sym 115258 flash_clk_SB_LUT4_I3_O[1]
.sym 115259 flash_clk_SB_LUT4_I3_O[2]
.sym 115260 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O[3]
.sym 115262 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 115263 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 115264 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 115266 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115271 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 115275 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 115279 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 115283 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 115287 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 115291 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 115295 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 115299 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 115303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 115307 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 115311 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 115315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 115319 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 115323 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 115324 iomem_addr[16]
.sym 115327 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 115331 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 115335 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 115339 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 115343 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 115347 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 115351 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 115355 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 115358 $PACKER_VCC_NET
.sym 115359 iomem_ready_SB_LUT4_I3_I1[0]
.sym 115360 iomem_addr[25]
.sym 115363 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 115367 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 115371 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 115372 iomem_addr[28]
.sym 115375 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 115379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 115383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 115387 soc.mem_valid
.sym 115388 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[29]
.sym 115390 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 115391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_11_I1[1]
.sym 115392 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115394 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 115395 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 115396 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115398 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 115399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_16_I1[0]
.sym 115400 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115402 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 115403 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 115404 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115406 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 115407 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_13_I1[0]
.sym 115408 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115410 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 115411 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 115412 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115414 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 115415 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 115416 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115418 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 115419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1[0]
.sym 115420 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115422 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 115423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_17_I1[0]
.sym 115424 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115426 iomem_ready_SB_LUT4_I3_I1[0]
.sym 115431 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 115435 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 115439 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 115443 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 115447 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 115451 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 115456 $nextpnr_ICESTORM_LC_5$I3
.sym 115457 iomem_addr[27]
.sym 115458 iomem_addr[28]
.sym 115459 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 115460 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 115461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 115462 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115463 soc.mem_rdata[27]
.sym 115464 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 115465 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 115466 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115467 soc.mem_rdata[25]
.sym 115468 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 115470 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 115471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1[0]
.sym 115472 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115473 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115474 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115475 soc.mem_rdata[30]
.sym 115476 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 115478 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.sym 115479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_7_I1[0]
.sym 115480 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 115483 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 115484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 115485 iomem_addr[26]
.sym 115486 iomem_addr[27]
.sym 115487 iomem_addr[28]
.sym 115488 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 115489 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 115490 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 115491 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 115492 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 115493 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 115494 iomem_wstrb[3]
.sym 115495 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115496 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 115497 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 115498 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115499 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115500 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 115502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 115503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 115504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[2]
.sym 115505 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 115506 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115507 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115508 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 115510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 115511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 115512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3[2]
.sym 115513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 115514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 115515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 115516 soc.mem_rdata[23]
.sym 115519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 115520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 115522 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 115523 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115524 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115525 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115526 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 115527 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 115528 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 115530 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 115531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 115532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 115534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 115535 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 115536 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 115539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 115540 soc.mem_rdata[22]
.sym 115542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I3[0]
.sym 115543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 115544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 115545 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 115546 soc.mem_rdata[30]
.sym 115547 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 115548 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115551 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 115552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 115557 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 115558 soc.mem_rdata[25]
.sym 115559 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 115560 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 115563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 115564 soc.mem_rdata[17]
.sym 115570 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 115571 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 115572 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 115585 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115586 soc.cpu.decoded_imm_j[2]
.sym 115587 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115588 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 115590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 115591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115592 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[2]
.sym 115593 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115594 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 115596 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 115597 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115598 soc.cpu.decoded_imm_j[4]
.sym 115599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115600 soc.cpu.mem_rdata_q[24]
.sym 115601 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115602 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 115604 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 115605 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115606 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 115608 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 115610 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[1]
.sym 115612 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 115613 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 115614 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 115616 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 115617 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 115618 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115619 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 115620 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 115622 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115624 soc.cpu.mem_rdata_q[18]
.sym 115625 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 115626 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 115628 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[3]
.sym 115630 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115632 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115634 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 115636 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 115637 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115638 soc.cpu.decoded_imm_j[3]
.sym 115639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115640 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 115641 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115642 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115643 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 115644 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 115645 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115646 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115647 soc.cpu.mem_rdata_q[16]
.sym 115648 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 115649 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 115650 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 115651 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115652 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 115653 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 115658 soc.cpu.cpuregs_raddr2[2]
.sym 115659 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 115660 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115661 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 115665 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 115666 soc.cpu.cpuregs_raddr2[2]
.sym 115667 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115668 soc.cpu.cpuregs_waddr[2]
.sym 115669 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 115673 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 115674 soc.cpu.cpuregs_raddr2[1]
.sym 115675 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115676 soc.cpu.cpuregs_waddr[1]
.sym 115677 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 115682 soc.cpu.cpuregs_raddr2[3]
.sym 115683 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 115684 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115686 soc.cpu.cpuregs_raddr2[0]
.sym 115687 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 115688 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115689 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[0]
.sym 115690 soc.cpu.cpuregs_waddr[0]
.sym 115691 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[2]
.sym 115692 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I2_O[3]
.sym 115694 soc.cpu.cpuregs_raddr1[2]
.sym 115695 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 115696 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115699 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 115700 soc.cpu.mem_do_rinst
.sym 115701 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 115702 soc.cpu.cpuregs_raddr2[0]
.sym 115703 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115704 soc.cpu.cpuregs_waddr[0]
.sym 115705 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 115706 soc.cpu.cpuregs_waddr[1]
.sym 115707 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 115708 soc.cpu.cpuregs_waddr[3]
.sym 115709 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 115710 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 115711 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 115712 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 115713 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 115714 soc.cpu.cpuregs_raddr2[4]
.sym 115715 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115716 soc.cpu.cpuregs_waddr[4]
.sym 115717 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 115718 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 115719 soc.cpu.cpuregs_waddr[2]
.sym 115720 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 115721 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 115722 soc.cpu.cpuregs_waddr[3]
.sym 115723 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 115724 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 115725 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 115730 soc.cpu.cpuregs_raddr1[0]
.sym 115731 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 115732 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115738 soc.cpu.cpuregs_raddr1[4]
.sym 115739 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 115740 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115741 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 115742 soc.cpu.cpuregs_raddr1[4]
.sym 115743 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115744 soc.cpu.cpuregs_waddr[4]
.sym 115746 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 115747 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 115748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 115750 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115751 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115752 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115753 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115754 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115755 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 115756 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[2]
.sym 115773 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 115774 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 115775 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 115776 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 115785 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115786 soc.cpu.cpu_state[1]
.sym 115787 soc.cpu.cpu_state[3]
.sym 115788 UART_RX_SB_LUT4_I1_I0[3]
.sym 115803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115804 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115809 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 115810 soc.cpu.decoded_rd[1]
.sym 115811 soc.cpu.cpu_state[3]
.sym 115812 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 115813 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 115814 soc.cpu.decoded_rd[2]
.sym 115815 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 115816 soc.cpu.cpu_state[3]
.sym 115817 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 115818 soc.cpu.decoded_rd[0]
.sym 115819 soc.cpu.cpu_state[3]
.sym 115820 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 115822 soc.cpu.cpu_state[3]
.sym 115823 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 115824 soc.cpu.decoded_rd[3]
.sym 115830 soc.cpu.cpu_state[3]
.sym 115831 soc.cpu.instr_waitirq_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 115832 soc.cpu.decoded_rd[4]
.sym 115873 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 115893 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 115903 soc.spimemio.state[11]
.sym 115904 soc.spimemio.state[5]
.sym 115905 soc.spimemio.xfer.xfer_tag[2]
.sym 115909 soc.spimemio.state[11]
.sym 115910 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 115911 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 115912 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 115919 soc.spimemio.softreset
.sym 115920 UART_RX_SB_LUT4_I1_I0[3]
.sym 115921 soc.spimemio.xfer.xfer_tag[1]
.sym 115925 soc.spimemio.xfer.xfer_tag[0]
.sym 115931 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 115932 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 115943 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 115944 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 115949 $PACKER_VCC_NET
.sym 115969 iomem_wdata[10]
.sym 115978 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 115979 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 115980 soc.spimemio.rd_wait
.sym 115981 soc.spimemio.dout_tag[1]
.sym 115982 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 115983 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 115984 soc.spimemio.dout_tag[2]
.sym 115987 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 115988 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 115993 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 115994 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 115995 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 115996 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 115998 soc.spimemio.rd_wait
.sym 115999 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116000 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 116001 soc.spimemio.dout_data[4]
.sym 116005 soc.spimemio.dout_data[2]
.sym 116009 soc.spimemio.dout_data[5]
.sym 116013 soc.spimemio.dout_data[0]
.sym 116033 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 116034 soc.spimemio.dout_tag[1]
.sym 116035 soc.spimemio.dout_tag[2]
.sym 116036 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 116037 iomem_wdata[22]
.sym 116050 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 116051 soc.spimemio.dout_tag[2]
.sym 116052 soc.spimemio.dout_tag[1]
.sym 116057 iomem_wdata[21]
.sym 116066 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116067 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 116068 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116073 soc.spimemio.dout_data[0]
.sym 116077 soc.spimemio.dout_data[3]
.sym 116083 soc.spimemio.xfer.next_fetch_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 116084 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 116087 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116088 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116089 soc.spimemio.dout_data[1]
.sym 116093 soc.spimemio.dout_data[2]
.sym 116099 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 116100 soc.simpleuart_reg_div_do[11]
.sym 116101 soc.spimemio.rd_inc
.sym 116109 flash_csb_SB_LUT4_I3_O[0]
.sym 116110 flash_clk_SB_LUT4_I3_O[1]
.sym 116111 flash_clk_SB_LUT4_I3_O[2]
.sym 116112 flash_csb_SB_LUT4_I3_O[3]
.sym 116117 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 116118 soc.simpleuart_reg_div_do[5]
.sym 116119 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 116120 flash_csb$SB_IO_OUT
.sym 116122 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116123 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116124 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 116126 soc.simpleuart_reg_div_do[8]
.sym 116127 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_2_O[0]
.sym 116128 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 116130 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116131 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116132 iomem_rdata_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3[2]
.sym 116134 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116135 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116136 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 116139 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 116140 soc.simpleuart_reg_div_do[20]
.sym 116142 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116143 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116144 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 116145 soc.spimem_rdata[5]
.sym 116146 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116147 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116148 iomem_ready_SB_LUT4_I3_O[2]
.sym 116149 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 116150 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 116151 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 116152 flash_csb_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 116154 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116155 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116156 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 116157 soc.spimemio.buffer[5]
.sym 116161 soc.spimemio.buffer[0]
.sym 116165 iomem_rdata_SB_LUT4_I3_1_O[0]
.sym 116166 iomem_rdata_SB_LUT4_I3_1_O[1]
.sym 116167 iomem_rdata_SB_LUT4_I3_1_O[2]
.sym 116168 iomem_rdata_SB_LUT4_I3_1_O[3]
.sym 116169 soc.spimem_rdata[4]
.sym 116170 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116171 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116172 iomem_ready_SB_LUT4_I3_O[2]
.sym 116173 soc.spimem_rdata[3]
.sym 116174 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116175 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116176 iomem_ready_SB_LUT4_I3_O[2]
.sym 116177 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 116178 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 116179 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 116180 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 116181 soc.simpleuart.send_dummy_SB_LUT4_I0_O[0]
.sym 116182 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116183 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 116184 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 116186 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116187 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116188 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 116190 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116191 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116192 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 116193 soc.spimemio.buffer[2]
.sym 116197 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 116198 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 116199 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 116200 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 116201 soc.spimemio.buffer[10]
.sym 116205 soc.spimem_rdata[2]
.sym 116206 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116207 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116208 iomem_ready_SB_LUT4_I3_O[2]
.sym 116209 soc.spimemio.buffer[9]
.sym 116213 soc.spimem_rdata[9]
.sym 116214 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116215 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116216 iomem_ready_SB_LUT4_I3_O[2]
.sym 116217 iomem_rdata_SB_LUT4_I3_O[0]
.sym 116218 iomem_rdata_SB_LUT4_I3_O[1]
.sym 116219 iomem_rdata_SB_LUT4_I3_O[2]
.sym 116220 iomem_rdata_SB_LUT4_I3_O[3]
.sym 116221 soc.spimem_rdata[10]
.sym 116222 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 116223 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 116224 iomem_ready_SB_LUT4_I3_O[2]
.sym 116225 iomem_ready_SB_LUT4_I1_O[0]
.sym 116226 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 116227 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116228 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_1_O[3]
.sym 116229 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 116230 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 116231 iomem_addr[2]
.sym 116232 soc.simpleuart_reg_div_do[9]
.sym 116233 iomem_ready_SB_LUT4_I1_O[0]
.sym 116234 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 116235 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116236 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116237 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 116238 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 116239 iomem_addr[2]
.sym 116240 soc.simpleuart_reg_div_do[16]
.sym 116241 iomem_ready_SB_LUT4_I1_O[0]
.sym 116242 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 116243 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116244 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 116245 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 116246 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 116247 iomem_addr[2]
.sym 116248 soc.simpleuart_reg_div_do[19]
.sym 116249 iomem_ready_SB_LUT4_I1_O[0]
.sym 116250 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 116251 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116252 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116253 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 116254 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 116255 iomem_addr[2]
.sym 116256 soc.simpleuart_reg_div_do[22]
.sym 116258 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 116259 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 116260 iomem_addr[3]
.sym 116261 iomem_addr[24]
.sym 116262 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
.sym 116263 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 116264 iomem_addr[25]
.sym 116266 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 116267 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 116268 UART_RX_SB_LUT4_I1_I0[3]
.sym 116271 iomem_ready_SB_LUT4_I1_O[0]
.sym 116272 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 116273 iomem_addr[3]
.sym 116274 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 116275 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 116276 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116278 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 116279 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 116280 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 116281 iomem_addr[3]
.sym 116282 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 116283 iomem_addr[2]
.sym 116284 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 116285 iomem_addr[13]
.sym 116286 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116287 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 116288 soc.mem_valid
.sym 116290 flash_clk_SB_LUT4_I3_O[1]
.sym 116291 flash_clk_SB_LUT4_I3_O[2]
.sym 116292 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 116294 iomem_addr[10]
.sym 116295 iomem_addr[11]
.sym 116296 iomem_addr[12]
.sym 116298 iomem_addr[3]
.sym 116299 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 116300 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 116301 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116302 soc.simpleuart_reg_div_do[13]
.sym 116303 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116306 iomem_addr[13]
.sym 116307 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116308 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 116311 iomem_addr[4]
.sym 116312 iomem_addr[5]
.sym 116314 iomem_addr[2]
.sym 116315 iomem_addr[4]
.sym 116316 iomem_addr[5]
.sym 116317 iomem_addr[6]
.sym 116318 iomem_addr[7]
.sym 116319 iomem_addr[8]
.sym 116320 iomem_addr[9]
.sym 116322 iomem_ready_SB_LUT4_I3_I1[6]
.sym 116323 soc.mem_valid
.sym 116324 iomem_ready
.sym 116325 soc.spimemio.dout_data[5]
.sym 116329 iomem_addr[18]
.sym 116330 iomem_addr[19]
.sym 116331 iomem_addr[20]
.sym 116332 iomem_addr[21]
.sym 116333 iomem_ready_SB_LUT4_I1_O[0]
.sym 116334 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 116335 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 116336 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 116337 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116338 soc.simpleuart_reg_div_do[28]
.sym 116339 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116340 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 116341 iomem_addr[14]
.sym 116342 iomem_addr[15]
.sym 116343 iomem_addr[16]
.sym 116344 iomem_addr[17]
.sym 116347 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 116348 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116349 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116350 soc.simpleuart_reg_div_do[14]
.sym 116351 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116352 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116355 iomem_addr[22]
.sym 116356 iomem_addr[23]
.sym 116357 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 116358 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[1]
.sym 116359 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 116360 iomem_addr[13]
.sym 116361 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 116362 soc.spimem_rdata[28]
.sym 116363 iomem_ready_SB_LUT4_I3_O[2]
.sym 116364 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 116365 soc.spimemio.buffer[6]
.sym 116369 soc.spimemio.dout_data[2]
.sym 116377 soc.spimemio.dout_data[4]
.sym 116381 soc.spimemio.buffer[7]
.sym 116394 iomem_ready
.sym 116395 iomem_ready_SB_LUT4_I3_I1[6]
.sym 116396 soc.mem_valid
.sym 116398 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1[2]
.sym 116399 iomem_ready_SB_LUT4_I1_O[1]
.sym 116400 iomem_addr[26]
.sym 116407 iomem_addr[24]
.sym 116408 iomem_addr[25]
.sym 116409 iomem_ready_SB_LUT4_I1_O[0]
.sym 116410 iomem_ready_SB_LUT4_I1_O[1]
.sym 116411 iomem_addr[24]
.sym 116412 iomem_addr[25]
.sym 116413 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 116417 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116418 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 116419 soc.cpu.instr_sh_SB_LUT4_I3_O[0]
.sym 116420 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116421 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 116422 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116423 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116426 UART_RX_SB_LUT4_I1_I0[3]
.sym 116427 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 116428 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 116429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116430 soc.spimem_rdata[7]
.sym 116431 iomem_ready_SB_LUT4_I3_O[2]
.sym 116432 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 116433 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116434 iomem_wstrb[2]
.sym 116435 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 116436 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 116439 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116441 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116442 iomem_wstrb[1]
.sym 116443 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 116444 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 116445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 116446 soc.spimem_rdata[6]
.sym 116447 iomem_ready_SB_LUT4_I3_O[2]
.sym 116448 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 116451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 116452 soc.mem_rdata[21]
.sym 116453 soc.cpu.mem_do_rinst
.sym 116454 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 116455 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 116456 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[3]
.sym 116457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 116458 soc.mem_rdata[29]
.sym 116459 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 116460 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116462 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 116464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 116465 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 116466 soc.mem_rdata[23]
.sym 116467 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116468 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116471 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116472 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 116473 soc.mem_rdata[26]
.sym 116477 soc.mem_rdata[25]
.sym 116481 soc.mem_rdata[20]
.sym 116485 soc.mem_rdata[22]
.sym 116490 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 116491 soc.mem_rdata[20]
.sym 116492 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 116494 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 116495 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 116496 UART_RX_SB_LUT4_I1_I0[3]
.sym 116498 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 116499 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 116500 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116501 soc.mem_rdata[23]
.sym 116506 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 116507 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 116508 UART_RX_SB_LUT4_I1_I0[3]
.sym 116510 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116511 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 116512 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 116516 soc.mem_rdata[19]
.sym 116518 soc.cpu.instr_sb_SB_LUT4_I3_O[0]
.sym 116519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 116520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 116521 soc.mem_rdata[19]
.sym 116525 soc.mem_rdata[27]
.sym 116529 soc.mem_rdata[24]
.sym 116533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 116534 soc.mem_rdata[27]
.sym 116535 soc.cpu.alu_out_SB_LUT4_O_17_I1[1]
.sym 116536 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116537 soc.mem_rdata[28]
.sym 116542 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 116543 soc.mem_rdata[22]
.sym 116544 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 116558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116560 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 116570 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116571 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 116578 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 116579 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 116580 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116582 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 116583 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 116584 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116586 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116587 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116588 soc.cpu.mem_rdata_q[17]
.sym 116590 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 116591 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116592 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116595 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116596 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116598 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116599 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116600 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116603 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116604 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116606 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 116607 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 116608 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116611 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116612 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 116614 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 116615 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116616 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116619 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 116620 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 116621 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116622 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 116623 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116624 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116627 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 116628 soc.cpu.mem_do_rinst
.sym 116629 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116634 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116635 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 116636 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116639 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116640 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116641 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116642 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 116643 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 116644 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 116646 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116647 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 116648 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116649 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 116653 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 116659 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116660 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 116661 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116662 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 116663 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 116664 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 116666 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 116667 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 116668 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 116669 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 116673 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 116674 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 116675 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 116676 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 116677 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 116682 soc.cpu.cpuregs_raddr1[0]
.sym 116683 soc.cpu.cpuregs_raddr1[1]
.sym 116684 soc.cpu.cpuregs.regs.1.1_RDATA_13_SB_LUT4_O_I3[2]
.sym 116687 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116688 UART_RX_SB_LUT4_I1_I0[3]
.sym 116689 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 116690 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116691 soc.cpu.cpuregs_raddr1[1]
.sym 116692 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116694 soc.cpu.cpuregs_raddr1[3]
.sym 116695 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 116696 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116698 soc.cpu.cpuregs_raddr1[2]
.sym 116699 soc.cpu.cpuregs_raddr1[3]
.sym 116700 soc.cpu.cpuregs_raddr1[4]
.sym 116701 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 116707 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 116708 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116710 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116711 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 116712 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 116715 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116716 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116718 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 116719 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116720 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116721 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 116722 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116723 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116724 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 116726 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116727 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116728 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 116729 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 116730 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116731 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116732 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 116733 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 116738 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 116739 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116740 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 116741 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 116742 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 116743 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 116744 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116746 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116747 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116748 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116749 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 116750 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116751 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 116752 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 116753 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116754 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 116755 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 116756 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 116758 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 116759 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 116760 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 116762 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 116763 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 116764 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 116765 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116766 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116767 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116768 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 116771 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116772 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 116773 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116774 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116775 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 116776 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 116777 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116778 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116779 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 116780 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 116783 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116784 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 116787 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116788 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 116789 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 116790 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116791 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116792 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 116793 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116794 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 116795 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116796 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116799 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 116800 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116831 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116832 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 116833 soc.spimemio.din_tag[0]
.sym 116849 $PACKER_GND_NET
.sym 116857 soc.spimemio.din_tag[1]
.sym 116861 soc.spimemio.din_tag[2]
.sym 116866 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 116867 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 116868 UART_RX_SB_LUT4_I1_I0[3]
.sym 116869 soc.spimemio.state[5]
.sym 116870 soc.spimemio.state[11]
.sym 116871 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116872 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 116881 soc.spimemio.state[8]
.sym 116882 soc.spimemio.state[5]
.sym 116883 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116884 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 116887 soc.spimemio.state[11]
.sym 116888 soc.spimemio.state[8]
.sym 116889 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 116890 soc.spimemio.state[8]
.sym 116891 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116892 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 116894 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 116895 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 116896 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 116898 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 116899 iomem_wstrb[1]
.sym 116900 UART_RX_SB_LUT4_I1_I0[3]
.sym 116902 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 116903 iomem_wstrb[3]
.sym 116904 UART_RX_SB_LUT4_I1_I0[3]
.sym 116910 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 116911 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 116912 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116913 soc.spimemio_cfgreg_do[21]
.sym 116914 soc.spimemio_cfgreg_do[22]
.sym 116915 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 116916 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 116919 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 116920 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 116921 soc.spimemio_cfgreg_do[21]
.sym 116922 soc.spimemio_cfgreg_do[22]
.sym 116923 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 116924 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 116925 iomem_wdata[31]
.sym 116931 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116932 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 116934 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 116935 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 116936 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 116937 soc.spimemio.state[7]
.sym 116938 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 116939 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 116940 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 116941 soc.spimemio.state[10]
.sym 116942 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 116943 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 116944 soc.spimemio.state[4]
.sym 116947 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116948 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 116951 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116952 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 116953 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 116954 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 116955 soc.spimemio.state[5]
.sym 116956 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 116958 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 116959 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 116960 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 116961 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 116962 soc.spimemio.dout_data[1]
.sym 116963 soc.spimemio.dout_data[2]
.sym 116964 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116967 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116968 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 116970 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 116971 soc.spimemio.dout_data[2]
.sym 116972 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 116973 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 116974 soc.spimemio.dout_data[4]
.sym 116975 soc.spimemio.dout_data[5]
.sym 116976 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 116979 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 116980 soc.spimemio.state[4]
.sym 116986 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]
.sym 116987 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 116988 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 116990 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 116991 flash_io3_di
.sym 116992 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 116995 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 116996 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 116997 soc.spimemio.dout_data[3]
.sym 117001 soc.spimemio.dout_data[1]
.sym 117005 soc.spimemio.dout_data[7]
.sym 117009 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 117010 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 117011 soc.spimemio.state[5]
.sym 117012 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 117013 soc.spimemio.dout_data[6]
.sym 117034 soc.spimemio_cfgreg_do[21]
.sym 117035 soc.spimemio_cfgreg_do[22]
.sym 117036 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117037 iomem_addr[17]
.sym 117038 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 117039 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 117040 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 117042 flash_io1_di
.sym 117043 soc.spimemio.dout_data[0]
.sym 117044 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117050 iomem_addr[9]
.sym 117051 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 117052 soc.spimemio.state[4]
.sym 117054 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 117055 iomem_wstrb[2]
.sym 117056 UART_RX_SB_LUT4_I1_I0[3]
.sym 117057 soc.spimemio.buffer[8]
.sym 117061 soc.spimemio.buffer[11]
.sym 117067 flash_clk_SB_LUT4_I3_O[1]
.sym 117068 flash_clk_SB_LUT4_I3_O[2]
.sym 117070 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 117071 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117072 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 117075 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117076 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 117083 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 117084 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117085 flash_io0_oe_SB_LUT4_I1_I2[0]
.sym 117086 flash_io0_oe
.sym 117087 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 117088 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117089 $PACKER_VCC_NET
.sym 117094 soc.spimem_rdata[8]
.sym 117095 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117096 iomem_ready_SB_LUT4_I3_O[2]
.sym 117097 flash_io3_oe_SB_LUT4_I0_O[0]
.sym 117098 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117099 flash_io3_oe_SB_LUT4_I0_O[2]
.sym 117100 flash_io3_oe_SB_LUT4_I0_O[3]
.sym 117101 soc.spimem_rdata[11]
.sym 117102 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117103 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 117104 iomem_ready_SB_LUT4_I3_O[2]
.sym 117105 flash_io3_oe
.sym 117106 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 117107 flash_io3_oe_SB_LUT4_I0_I2[2]
.sym 117108 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 117110 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 117111 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117112 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 117113 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 117114 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 117115 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117116 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 117117 soc.spimemio_cfgreg_do[20]
.sym 117118 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 117119 soc.spimemio.config_cont_SB_LUT4_I0_I2[2]
.sym 117120 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 117122 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 117123 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 117124 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 117125 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 117126 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 117127 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 117128 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 117129 soc.spimem_rdata[20]
.sym 117130 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117131 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 117132 iomem_ready_SB_LUT4_I3_O[2]
.sym 117133 soc.spimemio.buffer[20]
.sym 117139 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 117140 soc.mem_valid
.sym 117141 soc.spimemio.buffer[3]
.sym 117145 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 117146 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117147 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 117148 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 117149 soc.spimemio.buffer[1]
.sym 117153 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 117154 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 117155 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 117156 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 117157 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 117158 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 117159 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 117160 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 117161 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 117162 flash_io2_oe_SB_LUT4_I2_O[1]
.sym 117163 flash_io2_oe_SB_LUT4_I2_O[2]
.sym 117164 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117165 soc.spimem_rdata[0]
.sym 117166 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117167 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117168 iomem_ready_SB_LUT4_I3_O[2]
.sym 117169 soc.spimem_rdata[1]
.sym 117170 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117171 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117172 iomem_ready_SB_LUT4_I3_O[2]
.sym 117173 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 117174 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 117175 soc.cpu.mem_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 117176 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117177 soc.spimemio.dout_data[4]
.sym 117181 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 117182 flash_io1_oe_SB_LUT4_I2_O[1]
.sym 117183 flash_io1_oe_SB_LUT4_I2_O[2]
.sym 117184 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117185 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 117186 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 117187 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 117188 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117189 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 117190 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 117191 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[2]
.sym 117192 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117194 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 117195 soc.spimemio_cfgreg_do[22]
.sym 117196 soc.mem_valid
.sym 117199 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117200 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117201 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 117202 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 117203 iomem_addr[2]
.sym 117204 soc.simpleuart_reg_div_do[10]
.sym 117205 flash_clk_SB_LUT4_I3_O[1]
.sym 117206 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 117207 iomem_addr[3]
.sym 117208 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 117209 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 117210 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 117211 iomem_addr[2]
.sym 117212 soc.simpleuart_reg_div_do[17]
.sym 117213 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 117214 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 117215 iomem_addr[2]
.sym 117216 soc.simpleuart_reg_div_do[21]
.sym 117217 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 117218 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 117219 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 117220 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 117221 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117222 soc.simpleuart_reg_div_do[12]
.sym 117223 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117224 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117225 soc.spimemio.dout_data[0]
.sym 117229 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 117230 soc.spimem_rdata[24]
.sym 117231 iomem_ready_SB_LUT4_I3_O[2]
.sym 117232 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 117233 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117234 soc.simpleuart_reg_div_do[24]
.sym 117235 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117236 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117237 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117238 soc.simpleuart_reg_div_do[30]
.sym 117239 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117240 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 117241 soc.spimemio.buffer[16]
.sym 117245 iomem_ready_SB_LUT4_I1_O[0]
.sym 117246 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 117247 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 117248 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O[2]
.sym 117249 soc.spimem_rdata[22]
.sym 117250 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117251 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 117252 iomem_ready_SB_LUT4_I3_O[2]
.sym 117253 soc.spimem_rdata[21]
.sym 117254 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117255 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 117256 iomem_ready_SB_LUT4_I3_O[2]
.sym 117257 soc.spimem_rdata[18]
.sym 117258 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117259 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 117260 iomem_ready_SB_LUT4_I3_O[2]
.sym 117261 soc.spimem_rdata[16]
.sym 117262 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117263 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 117264 iomem_ready_SB_LUT4_I3_O[2]
.sym 117265 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117266 soc.simpleuart_reg_div_do[15]
.sym 117267 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117268 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117269 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117270 soc.simpleuart_reg_div_do[25]
.sym 117271 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117272 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 117274 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[0]
.sym 117275 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 117276 iomem_addr[2]
.sym 117277 soc.spimemio.dout_data[2]
.sym 117281 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117282 soc.simpleuart_reg_div_do[27]
.sym 117283 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117284 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 117285 soc.spimemio.buffer[21]
.sym 117289 soc.spimem_rdata[31]
.sym 117290 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117291 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 117292 iomem_ready_SB_LUT4_I3_O[2]
.sym 117293 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117294 soc.simpleuart_reg_div_do[29]
.sym 117295 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117296 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 117297 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117298 soc.simpleuart_reg_div_do[26]
.sym 117299 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117300 soc.simpleuart.recv_buf_valid_SB_LUT4_I1_O[3]
.sym 117301 soc.spimemio.dout_data[7]
.sym 117305 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117306 soc.simpleuart_reg_div_do[23]
.sym 117307 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117308 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 117309 soc.spimemio.buffer[18]
.sym 117313 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 117314 soc.spimem_rdata[29]
.sym 117315 iomem_ready_SB_LUT4_I3_O[2]
.sym 117316 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117317 soc.spimemio.dout_data[3]
.sym 117321 iomem_ready_SB_LUT4_I3_O[0]
.sym 117322 iomem_ready_SB_LUT4_I3_O[1]
.sym 117323 iomem_ready_SB_LUT4_I3_O[2]
.sym 117324 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117325 soc.spimemio.dout_data[1]
.sym 117329 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 117330 soc.spimem_rdata[23]
.sym 117331 iomem_ready_SB_LUT4_I3_O[2]
.sym 117332 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117333 soc.spimemio.dout_data[5]
.sym 117337 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 117338 soc.spimem_rdata[27]
.sym 117339 iomem_ready_SB_LUT4_I3_O[2]
.sym 117340 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117341 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 117342 soc.spimem_rdata[25]
.sym 117343 iomem_ready_SB_LUT4_I3_O[2]
.sym 117344 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117345 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 117346 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 117347 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 117348 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 117367 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 117368 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 117369 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 117370 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 117371 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 117372 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 117375 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 117376 UART_RX_SB_LUT4_I1_I0[3]
.sym 117378 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117379 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 117380 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117381 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 117382 soc.spimem_rdata[30]
.sym 117383 iomem_ready_SB_LUT4_I3_O[2]
.sym 117384 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117385 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 117386 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 117387 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 117388 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117390 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 117391 soc.mem_rdata[21]
.sym 117392 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117395 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 117396 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 117397 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 117398 soc.mem_rdata[26]
.sym 117399 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117400 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 117401 soc.spimemio.dout_data[6]
.sym 117405 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 117406 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 117407 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 117408 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 117409 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 117410 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 117411 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117412 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117413 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 117414 soc.mem_rdata[22]
.sym 117415 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117416 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 117418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117419 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117420 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117423 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117424 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117425 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 117426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117427 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117428 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 117430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 117431 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117432 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 117434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[1]
.sym 117435 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117436 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117437 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 117438 soc.mem_rdata[23]
.sym 117439 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117440 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 117442 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 117443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 117444 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117445 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 117446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 117447 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117448 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117450 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 117451 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 117452 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 117453 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117454 soc.mem_rdata[20]
.sym 117455 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117456 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117457 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 117458 soc.mem_rdata[27]
.sym 117459 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117460 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 117462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 117463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 117464 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117465 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 117466 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 117467 soc.cpu.mem_16bit_buffer[4]
.sym 117468 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117469 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117470 soc.mem_rdata[19]
.sym 117471 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117472 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 117474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 117475 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117476 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117478 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117479 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117480 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117482 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117483 soc.mem_rdata[19]
.sym 117484 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117486 soc.cpu.mem_rdata_q[24]
.sym 117487 soc.mem_rdata[24]
.sym 117488 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 117490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 117491 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 117492 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 117494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 117495 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117496 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 117498 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 117500 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 117502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 117503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 117504 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117506 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 117507 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 117508 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117511 soc.cpu.mem_rdata_latched[0]
.sym 117512 soc.cpu.mem_rdata_latched[1]
.sym 117514 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 117515 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117516 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117517 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 117518 soc.mem_rdata[27]
.sym 117519 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117520 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 117521 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 117522 soc.cpu.mem_rdata_latched[1]
.sym 117523 soc.cpu.mem_rdata_latched[0]
.sym 117524 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 117527 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117528 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 117530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 117531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 117532 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117534 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 117535 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117536 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117538 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 117539 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117540 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117542 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 117543 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 117544 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117545 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 117546 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 117547 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 117548 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 117551 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117552 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117554 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 117555 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117556 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117558 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 117559 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117560 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 117562 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117563 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 117564 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 117565 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 117566 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 117567 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117568 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 117570 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 117571 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 117572 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117575 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 117576 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 117579 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117580 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 117583 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 117584 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 117586 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 117587 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117588 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 117591 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 117592 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117595 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117596 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 117598 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 117599 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 117600 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117602 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 117603 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 117604 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117611 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117612 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 117613 soc.cpu.mem_rdata_q[24]
.sym 117614 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 117615 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117616 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117619 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117620 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 117622 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 117623 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 117624 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117626 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 117627 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 117628 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 117633 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 117634 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 117635 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 117636 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117637 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117638 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 117639 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 117640 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 117641 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117642 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 117643 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 117644 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 117645 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 117646 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117647 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 117648 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 117651 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117652 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 117655 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 117656 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 117657 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 117658 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 117659 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117660 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 117661 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 117662 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 117663 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 117664 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 117665 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 117666 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117667 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 117668 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 117671 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 117672 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117675 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 117676 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117678 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117679 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117680 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 117682 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 117683 soc.cpu.mem_16bit_buffer[12]
.sym 117684 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 117686 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 117687 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117688 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 117690 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117691 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117692 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117694 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117695 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 117696 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 117699 soc.cpu.mem_rdata_latched[0]
.sym 117700 soc.cpu.mem_rdata_latched[1]
.sym 117701 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 117702 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 117703 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 117704 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 117706 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 117707 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117708 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117709 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 117710 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 117711 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 117712 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117713 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 117714 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117715 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 117716 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 117718 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 117719 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 117720 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117723 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 117724 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117725 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 117726 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 117727 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 117728 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 117730 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117731 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 117732 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 117734 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 117735 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117736 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 117738 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 117739 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117740 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 117743 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 117744 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117747 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 117748 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117751 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 117752 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117755 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117756 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117759 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 117760 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117769 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117770 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117771 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117772 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117779 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117780 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117791 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 117792 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 117793 iomem_wdata[5]
.sym 117801 iomem_wdata[1]
.sym 117805 iomem_wdata[0]
.sym 117809 iomem_wdata[3]
.sym 117813 iomem_wdata[2]
.sym 117817 iomem_wdata[4]
.sym 117822 soc.spimemio.config_csb
.sym 117823 soc.spimemio.xfer_csb
.sym 117824 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117825 iomem_wdata[8]
.sym 117829 iomem_wdata[9]
.sym 117833 soc.spimemio.config_oe[0]
.sym 117834 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 117835 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117836 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117839 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 117840 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117842 soc.spimemio.config_clk
.sym 117843 soc.spimemio.xfer_clk
.sym 117844 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117847 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 117848 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 117849 iomem_wdata[10]
.sym 117854 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117855 soc.spimemio.config_oe[1]
.sym 117856 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117859 soc.spimemio.din_qspi
.sym 117860 soc.spimemio.din_ddr
.sym 117861 soc.spimemio.din_qspi
.sym 117865 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 117866 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117867 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 117868 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117871 soc.spimemio.din_qspi
.sym 117872 soc.spimemio.din_ddr
.sym 117873 soc.spimemio.din_rd
.sym 117877 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 117878 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 117879 soc.spimemio.config_oe[3]
.sym 117880 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117881 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 117882 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 117883 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 117884 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117889 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117890 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 117891 soc.spimemio.xfer.xfer_ddr
.sym 117892 soc.spimemio.xfer_clk
.sym 117893 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 117894 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 117895 soc.spimemio.rd_wait_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 117896 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 117902 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117903 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 117904 soc.spimemio.xfer.xfer_ddr
.sym 117908 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 117910 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117911 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I3_O[1]
.sym 117912 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 117914 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2_1_O[0]
.sym 117915 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 117916 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 117921 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117922 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 117923 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 117924 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 117925 soc.spimemio.state[7]
.sym 117926 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 117927 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 117928 soc.spimemio.state[4]
.sym 117930 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 117931 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117932 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 117935 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 117936 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 117938 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 117939 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 117940 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 117941 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 117942 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 117943 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 117944 soc.spimemio.state[10]
.sym 117945 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 117946 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 117947 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 117948 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 117949 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117950 soc.spimemio.dout_data[5]
.sym 117951 soc.spimemio.dout_data[3]
.sym 117952 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117954 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117955 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1]
.sym 117956 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 117958 soc.spimemio_cfgreg_do[20]
.sym 117959 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 117960 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117961 soc.spimemio.din_qspi
.sym 117962 soc.spimemio_cfgreg_do[21]
.sym 117963 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 117964 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 117967 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 117968 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 117971 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 117972 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 117973 soc.spimemio.din_ddr
.sym 117974 soc.spimemio_cfgreg_do[22]
.sym 117975 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 117976 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]
.sym 117979 soc.spimemio_cfgreg_do[20]
.sym 117980 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 117981 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[1]
.sym 117982 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 117983 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117984 soc.spimemio.rd_inc_SB_DFFESR_Q_R[2]
.sym 117987 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 117988 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[1]
.sym 117989 soc.spimemio_cfgreg_do[20]
.sym 117990 soc.spimemio_cfgreg_do[17]
.sym 117991 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 117992 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117993 soc.spimemio_cfgreg_do[21]
.sym 117994 soc.spimemio_cfgreg_do[22]
.sym 117995 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117996 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 117999 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[0]
.sym 118000 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 118001 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 118002 iomem_addr[5]
.sym 118003 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 118004 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 118006 soc.spimemio_cfgreg_do[20]
.sym 118007 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 118008 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 118009 iomem_addr[4]
.sym 118010 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 118011 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 118012 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 118015 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118016 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118018 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 118019 iomem_addr[13]
.sym 118020 soc.spimemio.state[4]
.sym 118021 iomem_wdata[17]
.sym 118025 iomem_addr[21]
.sym 118026 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 118027 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 118028 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 118029 iomem_addr[12]
.sym 118030 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 118031 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 118032 iomem_addr[20]
.sym 118033 iomem_wdata[20]
.sym 118037 iomem_wdata[18]
.sym 118041 iomem_wdata[16]
.sym 118045 iomem_wdata[19]
.sym 118050 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 118051 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 118052 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I3[2]
.sym 118053 soc.spimemio_cfgreg_do[18]
.sym 118054 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 118055 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_1_I2[2]
.sym 118056 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 118059 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 118060 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 118061 $PACKER_VCC_NET
.sym 118067 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 118068 soc.simpleuart_reg_div_do[18]
.sym 118069 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 118070 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 118071 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 118072 soc.spimemio.rd_valid
.sym 118075 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[0]
.sym 118076 flash_io3_oe_SB_LUT4_I0_I3_SB_LUT4_O_I2[1]
.sym 118077 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118078 flash_io3_oe_SB_LUT4_I0_I2[1]
.sym 118079 flash_io3_oe_SB_LUT4_I0_I3[2]
.sym 118080 flash_io3_oe_SB_LUT4_I0_I2[3]
.sym 118082 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 118083 iomem_addr[10]
.sym 118084 soc.spimemio.rd_inc
.sym 118086 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118087 flash_io2_oe
.sym 118088 soc.mem_valid
.sym 118089 iomem_addr[9]
.sym 118090 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 118091 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 118092 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 118094 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118095 iomem_addr[5]
.sym 118096 soc.spimemio.rd_inc
.sym 118097 soc.spimemio.buffer[17]
.sym 118105 iomem_addr[14]
.sym 118106 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 118107 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 118108 iomem_addr[12]
.sym 118110 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 118111 iomem_addr[9]
.sym 118112 soc.spimemio.rd_inc
.sym 118114 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118115 flash_io1_oe
.sym 118116 soc.mem_valid
.sym 118117 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118118 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118119 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118120 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 118121 soc.spimemio.dout_data[1]
.sym 118125 soc.spimemio.rd_addr[6]
.sym 118126 iomem_addr[6]
.sym 118127 iomem_addr[10]
.sym 118128 soc.spimemio.rd_addr[10]
.sym 118129 soc.spimem_rdata[19]
.sym 118130 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 118131 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 118132 iomem_ready_SB_LUT4_I3_O[2]
.sym 118133 iomem_addr[5]
.sym 118134 soc.spimemio.rd_addr[5]
.sym 118135 iomem_addr[7]
.sym 118136 soc.spimemio.rd_addr[7]
.sym 118137 soc.spimem_rdata[17]
.sym 118138 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 118139 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 118140 iomem_ready_SB_LUT4_I3_O[2]
.sym 118141 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 118142 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 118143 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 118144 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 118146 soc.spimemio.rd_addr[8]
.sym 118147 iomem_addr[8]
.sym 118148 soc.spimemio.rd_valid
.sym 118149 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 118150 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118151 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 118152 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118154 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118155 soc.mem_valid
.sym 118156 soc.spimemio_cfgreg_do[19]
.sym 118157 soc.spimemio.rd_addr[8]
.sym 118158 iomem_addr[8]
.sym 118159 iomem_addr[6]
.sym 118160 soc.spimemio.rd_addr[6]
.sym 118162 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118163 soc.mem_valid
.sym 118164 soc.spimemio_cfgreg_do[17]
.sym 118166 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118167 soc.spimemio_cfgreg_do[21]
.sym 118168 soc.mem_valid
.sym 118170 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118171 soc.mem_valid
.sym 118172 soc.spimemio_cfgreg_do[16]
.sym 118173 flash_io1_oe_SB_LUT4_I2_O[0]
.sym 118174 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[1]
.sym 118175 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 118176 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 118178 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118179 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118180 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 118181 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 118182 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 118183 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118184 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 118185 soc.spimemio.rd_addr[22]
.sym 118186 iomem_addr[22]
.sym 118187 soc.spimemio.rd_addr[4]
.sym 118188 iomem_addr[4]
.sym 118189 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 118190 iomem_addr[19]
.sym 118191 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 118192 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 118193 iomem_addr[9]
.sym 118194 soc.spimemio.rd_addr[9]
.sym 118195 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]
.sym 118196 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3]
.sym 118197 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 118198 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 118199 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118200 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 118202 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[0]
.sym 118203 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[1]
.sym 118204 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_2_I1[2]
.sym 118206 soc.spimemio.rd_addr[4]
.sym 118207 iomem_addr[4]
.sym 118208 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[2]
.sym 118209 iomem_addr[20]
.sym 118210 soc.spimemio.rd_addr[20]
.sym 118211 soc.spimemio.rd_addr[18]
.sym 118212 iomem_addr[18]
.sym 118214 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 118215 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 118216 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I3[2]
.sym 118217 soc.spimemio.rd_addr[20]
.sym 118218 iomem_addr[20]
.sym 118219 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 118220 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 118221 soc.spimemio.rd_addr[20]
.sym 118222 iomem_addr[20]
.sym 118223 iomem_addr[8]
.sym 118224 soc.spimemio.rd_addr[8]
.sym 118226 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 118227 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 118228 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_1_I3[2]
.sym 118231 iomem_addr[22]
.sym 118232 soc.spimemio.rd_addr[22]
.sym 118233 iomem_addr[18]
.sym 118234 soc.spimemio.rd_addr[18]
.sym 118235 iomem_addr[19]
.sym 118236 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 118237 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 118238 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 118239 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 118240 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 118241 soc.spimemio.buffer[22]
.sym 118249 soc.spimemio.buffer[12]
.sym 118253 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 118254 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 118255 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[2]
.sym 118256 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[3]
.sym 118261 soc.spimemio.buffer[23]
.sym 118275 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 118276 soc.mem_valid
.sym 118277 soc.spimemio.dout_data[7]
.sym 118281 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 118282 soc.spimem_rdata[12]
.sym 118283 iomem_ready_SB_LUT4_I3_O[2]
.sym 118284 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118285 soc.spimemio.dout_data[5]
.sym 118289 soc.spimemio.dout_data[4]
.sym 118293 soc.spimemio.dout_data[6]
.sym 118299 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118300 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 118301 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 118302 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 118303 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 118304 UART_RX_SB_LUT4_I1_I0[3]
.sym 118305 soc.spimemio.buffer[15]
.sym 118309 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 118310 soc.mem_rdata[25]
.sym 118311 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118312 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118314 soc.cpu.clear_prefetched_high_word_q
.sym 118315 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 118316 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 118317 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 118318 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 118319 UART_RX_SB_LUT4_I1_I0[3]
.sym 118320 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 118324 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 118325 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 118326 soc.mem_rdata[26]
.sym 118327 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118328 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118329 soc.spimemio.buffer[14]
.sym 118333 soc.spimemio.buffer[13]
.sym 118337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 118338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 118339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 118340 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118341 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 118342 soc.spimem_rdata[15]
.sym 118343 iomem_ready_SB_LUT4_I3_O[2]
.sym 118344 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 118346 soc.spimem_rdata[13]
.sym 118347 iomem_ready_SB_LUT4_I3_O[2]
.sym 118348 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118349 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 118353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 118354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 118355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 118356 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118359 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 118360 UART_RX_SB_LUT4_I1_I0[3]
.sym 118361 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 118362 soc.spimem_rdata[14]
.sym 118363 iomem_ready_SB_LUT4_I3_O[2]
.sym 118364 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118366 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 118367 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118368 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118369 soc.mem_rdata[21]
.sym 118373 soc.mem_rdata[30]
.sym 118377 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118378 soc.mem_rdata[30]
.sym 118379 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118380 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118381 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_I3[0]
.sym 118382 soc.mem_rdata[21]
.sym 118383 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118384 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118386 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 118387 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 118388 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118391 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 118392 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118393 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 118394 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 118395 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118396 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118397 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 118399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 118400 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118401 soc.cpu.mem_rdata_q[16]
.sym 118402 soc.mem_rdata[16]
.sym 118403 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118404 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118405 soc.mem_rdata[16]
.sym 118409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 118410 soc.mem_rdata[31]
.sym 118411 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118412 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118413 soc.mem_rdata[18]
.sym 118417 soc.mem_rdata[29]
.sym 118421 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118422 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 118423 soc.mem_valid
.sym 118424 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 118425 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118426 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118427 soc.cpu.mem_16bit_buffer[14]
.sym 118428 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118429 soc.mem_rdata[31]
.sym 118433 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 118434 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118435 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118436 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118437 soc.cpu.mem_rdata_q[2]
.sym 118438 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 118439 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118440 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118441 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 118442 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118443 soc.cpu.mem_16bit_buffer[0]
.sym 118444 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118446 soc.cpu.mem_rdata_q[18]
.sym 118447 soc.mem_rdata[18]
.sym 118448 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118449 soc.mem_rdata[17]
.sym 118453 soc.cpu.mem_rdata_q[18]
.sym 118454 soc.mem_rdata[18]
.sym 118455 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118456 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118457 soc.cpu.mem_rdata_q[17]
.sym 118458 soc.mem_rdata[17]
.sym 118459 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118460 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118461 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 118462 soc.mem_rdata[28]
.sym 118463 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118464 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118465 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 118466 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118467 soc.cpu.mem_16bit_buffer[1]
.sym 118468 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118471 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 118472 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118473 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118474 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118475 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118476 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118477 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 118478 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 118479 soc.cpu.mem_16bit_buffer[2]
.sym 118480 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118483 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 118484 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 118486 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118487 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 118488 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118491 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 118492 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118493 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 118494 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 118495 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 118496 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 118498 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 118499 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[1]
.sym 118500 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[2]
.sym 118502 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 118503 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 118504 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118505 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 118506 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 118507 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 118508 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118510 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118511 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118512 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118515 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 118516 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118518 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118519 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[1]
.sym 118520 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2[2]
.sym 118521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 118522 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 118523 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 118524 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118525 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 118526 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118527 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 118528 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118530 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118531 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118532 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118533 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0[0]
.sym 118534 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118535 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0[2]
.sym 118536 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 118539 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118540 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.sym 118543 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 118544 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118545 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118546 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 118547 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118548 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 118550 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118551 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 118552 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 118554 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 118555 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 118556 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 118558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118559 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118560 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118561 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.sym 118562 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 118563 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118564 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 118567 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 118568 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 118569 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118570 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 118571 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 118572 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118573 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118574 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 118575 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 118576 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 118577 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 118578 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118579 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118580 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[3]
.sym 118581 soc.cpu.mem_rdata_latched[0]
.sym 118582 soc.cpu.mem_rdata_latched[1]
.sym 118583 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 118584 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118587 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 118588 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 118589 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 118590 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 118591 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[1]
.sym 118592 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 118595 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 118596 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118599 soc.cpu.mem_rdata_latched[0]
.sym 118600 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 118601 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 118602 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118603 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118604 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 118605 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 118606 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 118607 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 118608 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 118610 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 118611 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 118612 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 118613 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 118614 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 118615 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 118616 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 118619 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 118620 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 118621 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118622 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118623 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 118624 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 118625 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 118626 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 118627 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 118628 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118631 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 118632 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 118633 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 118634 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 118635 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118636 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 118637 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 118638 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118639 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 118640 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 118642 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 118643 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 118644 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 118646 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 118647 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 118648 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 118649 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 118650 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118651 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 118652 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 118655 soc.cpu.mem_rdata_latched[1]
.sym 118656 soc.cpu.mem_rdata_latched[0]
.sym 118659 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118660 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 118662 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 118663 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 118664 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 118665 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118666 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 118667 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 118668 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 118671 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 118672 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 118675 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 118676 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118679 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 118680 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118683 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 118684 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 118686 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 118687 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118688 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 118689 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 118690 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 118691 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 118692 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 118693 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 118694 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118695 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 118696 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 118698 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 118699 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 118700 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118701 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 118702 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118703 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 118704 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 118705 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 118706 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 118707 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 118708 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 118709 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 118710 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118711 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 118712 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 118715 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118716 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 118719 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 118720 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118726 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 118727 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 118728 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 118731 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 118732 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118733 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 118734 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118735 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118736 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 118738 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 118739 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118740 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 118741 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 118742 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 118743 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 118744 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 118745 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 118746 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 118747 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 118748 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 118749 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 118750 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118751 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 118752 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118757 soc.spimemio.xfer_io2_do
.sym 118761 soc.spimemio.xfer_io3_do
.sym 118766 flash_io2_do_SB_LUT4_O_I2[0]
.sym 118767 flash_io2_do_SB_LUT4_O_I2[1]
.sym 118768 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118770 soc.spimemio.xfer_io2_90
.sym 118771 soc.spimemio.xfer_io2_do
.sym 118772 soc.spimemio_cfgreg_do[22]
.sym 118778 soc.spimemio.xfer_io3_90
.sym 118779 soc.spimemio.xfer_io3_do
.sym 118780 soc.spimemio_cfgreg_do[22]
.sym 118782 flash_io3_do_SB_LUT4_O_I2[0]
.sym 118783 flash_io3_do_SB_LUT4_O_I2[1]
.sym 118784 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118787 soc.spimemio.xfer_clk
.sym 118788 soc.spimemio.xfer_csb
.sym 118791 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 118792 soc.spimemio.xfer.obuffer[6]
.sym 118795 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 118796 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 118802 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118803 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 118804 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 118805 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118806 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 118807 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 118808 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 118811 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 118812 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118813 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 118814 soc.spimemio.xfer.obuffer[6]
.sym 118815 soc.spimemio.xfer.obuffer[4]
.sym 118816 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118819 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 118820 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118822 soc.spimemio.xfer.xfer_ddr
.sym 118823 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118824 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 118827 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 118828 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 118829 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[0]
.sym 118830 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I0[1]
.sym 118831 soc.spimemio.din_data[4]
.sym 118832 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 118835 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 118836 soc.spimemio.xfer.obuffer[2]
.sym 118837 soc.spimemio.xfer.obuffer[0]
.sym 118838 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118839 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118840 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 118841 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118842 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 118843 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118844 soc.spimemio.xfer.obuffer[6]
.sym 118845 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 118846 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 118847 soc.spimemio.din_data[7]
.sym 118848 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 118850 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 118851 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 118852 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[2]
.sym 118853 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 118854 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118855 soc.spimemio.xfer.xfer_ddr
.sym 118856 soc.spimemio.xfer_clk
.sym 118857 soc.spimemio.xfer_clk
.sym 118858 soc.spimemio.xfer.xfer_ddr
.sym 118859 soc.spimemio.xfer.count[2]
.sym 118860 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 118862 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 118863 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 118864 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 118865 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[0]
.sym 118866 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[1]
.sym 118867 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I1_O[2]
.sym 118868 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118870 soc.spimemio.xfer_clk
.sym 118871 soc.spimemio.xfer.xfer_ddr
.sym 118872 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118875 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 118876 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 118877 iomem_wdata[11]
.sym 118881 soc.spimemio.xfer_clk
.sym 118882 soc.spimemio.xfer.count[0]
.sym 118883 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118884 $PACKER_VCC_NET
.sym 118885 soc.spimemio.xfer_clk
.sym 118886 soc.spimemio.xfer.count[1]
.sym 118887 $PACKER_VCC_NET
.sym 118888 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 118890 soc.spimemio.xfer.count[2]
.sym 118891 $PACKER_VCC_NET
.sym 118892 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118893 soc.spimemio.xfer_clk
.sym 118894 soc.spimemio.xfer.count[3]
.sym 118895 $PACKER_VCC_NET
.sym 118896 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 118898 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 118899 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118900 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 118902 soc.spimemio.xfer.count[3]
.sym 118903 soc.spimemio.xfer.count[0]
.sym 118904 soc.spimemio.xfer.count[1]
.sym 118905 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 118906 soc.spimemio.xfer.count[2]
.sym 118907 soc.spimemio.xfer_clk
.sym 118908 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118909 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118910 soc.spimemio.xfer.count[0]
.sym 118911 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118912 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118915 soc.spimemio.xfer.count[2]
.sym 118916 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 118922 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 118923 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 118924 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 118927 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 118928 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 118929 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 118930 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 118931 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 118932 soc.spimemio.din_valid
.sym 118933 soc.spimemio.din_valid_SB_LUT4_I3_I0[0]
.sym 118934 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 118935 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 118936 soc.spimemio.din_valid
.sym 118942 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118943 soc.spimemio.dout_data[6]
.sym 118944 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118945 soc.spimemio.xfer.xfer_ddr
.sym 118950 iomem_addr[11]
.sym 118951 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 118952 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 118953 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 118954 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 118955 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 118956 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 118957 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 118958 iomem_addr[14]
.sym 118959 soc.spimemio_cfgreg_do[21]
.sym 118960 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118963 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 118964 soc.spimemio.xfer.xfer_ddr
.sym 118965 soc.spimemio.xfer.fetch
.sym 118966 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 118967 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 118968 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[3]
.sym 118969 iomem_addr[6]
.sym 118970 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 118971 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 118972 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 118973 soc.spimemio.xfer.last_fetch
.sym 118974 soc.spimemio.xfer.fetch
.sym 118975 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[2]
.sym 118976 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 118977 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118978 soc.spimemio_cfgreg_do[22]
.sym 118979 soc.spimemio_cfgreg_do[21]
.sym 118980 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 118981 iomem_addr[23]
.sym 118982 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 118983 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 118984 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 118986 soc.spimemio_cfgreg_do[21]
.sym 118987 soc.spimemio_cfgreg_do[22]
.sym 118988 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118993 iomem_addr[19]
.sym 118994 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 118995 soc.spimemio.state[4]
.sym 118996 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 118998 iomem_addr[15]
.sym 118999 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 119000 soc.spimemio.state[4]
.sym 119005 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 119006 soc.spimemio_cfgreg_do[18]
.sym 119007 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 119008 iomem_addr[18]
.sym 119010 soc.spimemio.rd_addr[2]
.sym 119015 soc.spimemio.rd_addr[3]
.sym 119016 soc.spimemio.rd_addr[2]
.sym 119019 soc.spimemio.rd_addr[4]
.sym 119020 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 119023 soc.spimemio.rd_addr[5]
.sym 119024 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 119027 soc.spimemio.rd_addr[6]
.sym 119028 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 119031 soc.spimemio.rd_addr[7]
.sym 119032 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 119035 soc.spimemio.rd_addr[8]
.sym 119036 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 119039 soc.spimemio.rd_addr[9]
.sym 119040 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[7]
.sym 119043 soc.spimemio.rd_addr[10]
.sym 119044 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[8]
.sym 119047 soc.spimemio.rd_addr[11]
.sym 119048 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[9]
.sym 119051 soc.spimemio.rd_addr[12]
.sym 119052 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[10]
.sym 119055 soc.spimemio.rd_addr[13]
.sym 119056 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[11]
.sym 119059 soc.spimemio.rd_addr[14]
.sym 119060 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[12]
.sym 119063 soc.spimemio.rd_addr[15]
.sym 119064 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[13]
.sym 119067 soc.spimemio.rd_addr[16]
.sym 119068 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[14]
.sym 119071 soc.spimemio.rd_addr[17]
.sym 119072 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[15]
.sym 119075 soc.spimemio.rd_addr[18]
.sym 119076 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[16]
.sym 119079 iomem_rdata_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119080 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[17]
.sym 119083 soc.spimemio.rd_addr[20]
.sym 119084 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[18]
.sym 119087 soc.spimemio.rd_addr[21]
.sym 119088 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[19]
.sym 119091 soc.spimemio.rd_addr[22]
.sym 119092 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[20]
.sym 119095 soc.spimemio.rd_addr[23]
.sym 119096 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[21]
.sym 119097 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119098 iomem_addr[4]
.sym 119099 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 119100 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 119101 iomem_addr[15]
.sym 119102 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 119103 iomem_addr[17]
.sym 119104 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 119106 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 119107 iomem_addr[7]
.sym 119108 soc.spimemio.rd_inc
.sym 119110 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119111 iomem_addr[4]
.sym 119112 soc.spimemio.rd_inc
.sym 119113 iomem_addr[3]
.sym 119114 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119115 iomem_addr[5]
.sym 119116 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119118 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 119119 iomem_addr[6]
.sym 119120 soc.spimemio.rd_inc
.sym 119122 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119123 iomem_addr[3]
.sym 119124 soc.spimemio.rd_inc
.sym 119125 iomem_addr[11]
.sym 119126 soc.spimemio.rd_addr[11]
.sym 119127 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 119128 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 119129 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 119130 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 119131 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 119132 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 119134 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 119135 iomem_addr[11]
.sym 119136 soc.spimemio.rd_inc
.sym 119137 soc.spimemio.rd_addr[22]
.sym 119138 iomem_addr[22]
.sym 119139 iomem_addr[17]
.sym 119140 soc.spimemio.rd_addr[17]
.sym 119141 soc.spimemio.rd_addr[4]
.sym 119142 iomem_addr[4]
.sym 119143 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 119144 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 119146 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 119147 iomem_addr[16]
.sym 119148 soc.spimemio.rd_inc
.sym 119149 soc.spimemio.buffer[19]
.sym 119154 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 119155 iomem_addr[17]
.sym 119156 soc.spimemio.rd_inc
.sym 119158 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 119159 iomem_addr[18]
.sym 119160 soc.spimemio.rd_inc
.sym 119162 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 119163 iomem_addr[8]
.sym 119164 soc.spimemio.rd_inc
.sym 119165 iomem_addr[3]
.sym 119166 soc.spimemio.rd_addr[3]
.sym 119167 iomem_addr[16]
.sym 119168 soc.spimemio.rd_addr[16]
.sym 119170 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 119171 iomem_addr[20]
.sym 119172 soc.spimemio.rd_inc
.sym 119173 iomem_addr[13]
.sym 119174 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 119175 iomem_addr[23]
.sym 119176 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 119177 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 119178 iomem_addr[21]
.sym 119179 iomem_addr[19]
.sym 119180 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 119186 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 119187 iomem_addr[19]
.sym 119188 soc.spimemio.rd_inc
.sym 119190 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 119191 iomem_addr[13]
.sym 119192 soc.spimemio.rd_inc
.sym 119194 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 119195 iomem_addr[15]
.sym 119196 soc.spimemio.rd_inc
.sym 119198 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 119199 iomem_addr[22]
.sym 119200 soc.spimemio.rd_inc
.sym 119205 soc.spimemio.dout_data[7]
.sym 119211 iomem_addr[13]
.sym 119212 soc.spimemio.rd_addr[13]
.sym 119217 soc.spimemio.dout_data[6]
.sym 119225 soc.spimemio.dout_data[3]
.sym 119229 iomem_addr[15]
.sym 119230 soc.spimemio.rd_addr[15]
.sym 119231 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 119232 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 119234 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 119235 iomem_addr[23]
.sym 119236 soc.spimemio.rd_inc
.sym 119241 iomem_addr[21]
.sym 119242 soc.spimemio.rd_addr[21]
.sym 119243 iomem_addr[23]
.sym 119244 soc.spimemio.rd_addr[23]
.sym 119262 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 119263 iomem_addr[21]
.sym 119264 soc.spimemio.rd_inc
.sym 119267 soc.cpu.clear_prefetched_high_word
.sym 119268 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 119277 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119278 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 119279 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 119280 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 119289 soc.cpu.clear_prefetched_high_word
.sym 119298 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 119299 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 119300 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 119303 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 119304 soc.cpu.mem_do_rinst
.sym 119306 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 119307 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 119308 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119311 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 119312 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 119313 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 119314 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 119315 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 119316 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 119317 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 119321 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[0]
.sym 119322 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[1]
.sym 119323 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 119324 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[3]
.sym 119326 soc.cpu.clear_prefetched_high_word
.sym 119327 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 119328 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 119329 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119330 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119331 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 119332 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119333 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 119334 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 119335 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119336 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119339 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 119340 soc.cpu.mem_do_rinst
.sym 119341 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 119342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 119343 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 119344 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119345 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 119346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 119347 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119348 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119349 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119350 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119351 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119352 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119353 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 119357 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 119358 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 119359 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 119360 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119363 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119364 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119365 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 119366 soc.mem_rdata[29]
.sym 119367 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119368 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 119370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 119371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 119372 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119373 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 119374 soc.mem_rdata[29]
.sym 119375 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119376 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 119377 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119381 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 119382 soc.mem_rdata[31]
.sym 119383 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119384 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 119386 soc.cpu.mem_rdata_q[16]
.sym 119387 soc.mem_rdata[16]
.sym 119388 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119389 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 119390 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 119391 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 119392 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119393 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 119394 soc.mem_rdata[25]
.sym 119395 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119396 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 119398 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119399 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 119400 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119401 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 119402 soc.mem_rdata[30]
.sym 119403 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119404 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 119405 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119406 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119407 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119408 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119410 soc.cpu.mem_rdata_q[17]
.sym 119411 soc.mem_rdata[17]
.sym 119412 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119413 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119414 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119415 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 119416 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 119418 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119419 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119420 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119421 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 119422 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 119423 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119424 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119426 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 119427 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 119428 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 119430 soc.cpu.mem_rdata_q[16]
.sym 119431 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119432 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119434 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 119435 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 119436 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 119437 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 119438 soc.cpu.mem_rdata_q[16]
.sym 119439 soc.cpu.mem_rdata_q[17]
.sym 119440 soc.cpu.mem_rdata_q[18]
.sym 119441 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119442 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 119443 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 119444 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 119446 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119447 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 119448 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119449 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 119450 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 119451 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 119452 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119455 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 119456 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 119458 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 119459 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 119460 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 119462 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 119463 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[1]
.sym 119464 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 119466 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 119467 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 119468 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119471 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 119472 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 119474 soc.cpu.mem_rdata_q[18]
.sym 119475 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119476 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119478 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 119479 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[1]
.sym 119480 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 119482 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 119483 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 119484 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119486 soc.cpu.mem_rdata_q[17]
.sym 119487 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119488 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119489 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 119490 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 119491 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119492 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 119495 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 119496 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 119499 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 119500 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 119501 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119502 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 119503 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 119504 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119506 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 119507 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 119508 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119510 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 119511 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 119512 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 119514 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 119515 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 119516 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119518 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 119519 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.sym 119520 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 119521 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 119522 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 119523 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 119524 soc.cpu.mem_rdata_latched[0]
.sym 119527 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 119528 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 119529 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 119530 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 119531 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 119532 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 119533 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 119534 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 119535 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 119536 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[2]
.sym 119537 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119538 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119539 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 119540 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 119541 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119542 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119543 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 119544 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 119545 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 119546 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119547 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 119548 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 119549 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 119550 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 119551 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 119552 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 119555 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 119556 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 119557 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 119558 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 119559 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 119560 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 119562 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 119563 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 119564 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 119566 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 119567 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119568 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 119569 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119570 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 119571 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 119572 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119574 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 119575 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 119576 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 119579 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 119580 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 119581 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 119582 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 119583 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 119584 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 119587 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 119588 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 119590 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]
.sym 119591 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 119592 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 119595 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119596 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 119599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 119600 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 119602 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 119603 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 119604 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119607 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 119608 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 119611 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 119612 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119614 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119615 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 119616 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 119619 soc.cpu.mem_rdata_latched[0]
.sym 119620 soc.cpu.mem_rdata_latched[1]
.sym 119623 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 119624 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119625 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119626 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 119627 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119628 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 119631 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 119632 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 119635 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 119636 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 119638 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 119639 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119640 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 119642 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 119643 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 119644 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 119647 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119648 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 119651 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 119652 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 119653 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119654 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119655 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 119656 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 119657 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119658 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119659 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119660 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 119662 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 119663 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119664 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119665 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 119666 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119667 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 119668 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 119669 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119670 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 119671 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 119672 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 119674 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[0]
.sym 119675 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 119676 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_I3_O[2]
.sym 119677 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 119678 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 119679 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119680 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 119698 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119699 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119700 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119711 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 119712 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 119722 soc.spimemio.xfer_io1_90
.sym 119723 soc.spimemio.xfer_io1_do
.sym 119724 soc.spimemio_cfgreg_do[22]
.sym 119726 flash_io1_do_SB_LUT4_O_I2[0]
.sym 119727 flash_io1_do_SB_LUT4_O_I2[1]
.sym 119728 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119733 soc.spimemio.xfer_io1_do
.sym 119742 flash_io0_do_SB_LUT4_O_I2[0]
.sym 119743 flash_io0_do_SB_LUT4_O_I2[1]
.sym 119744 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119745 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119746 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119747 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 119748 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 119749 soc.spimemio.xfer_io0_do
.sym 119762 soc.spimemio.xfer.obuffer[2]
.sym 119763 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119764 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119769 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119770 soc.spimemio.xfer.obuffer[4]
.sym 119771 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119772 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119774 soc.spimemio.xfer_io0_90
.sym 119775 soc.spimemio.xfer_io0_do
.sym 119776 soc.spimemio_cfgreg_do[22]
.sym 119777 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119778 soc.spimemio.xfer.obuffer[0]
.sym 119779 soc.spimemio.din_data[1]
.sym 119780 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119781 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119782 soc.spimemio.xfer.obuffer[1]
.sym 119783 soc.spimemio.xfer.obuffer[2]
.sym 119784 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119786 soc.spimemio.din_data[6]
.sym 119787 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 119788 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119789 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 119790 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 119791 soc.spimemio.din_data[5]
.sym 119792 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119793 soc.spimemio.xfer.obuffer[1]
.sym 119794 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119795 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119796 soc.spimemio.xfer.obuffer[4]
.sym 119799 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 119800 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 119802 soc.spimemio.din_data[2]
.sym 119803 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 119804 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119805 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119806 soc.spimemio.xfer.obuffer[0]
.sym 119807 soc.spimemio.xfer.obuffer[1]
.sym 119808 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119809 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 119810 soc.spimemio.din_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 119811 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 119812 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 119817 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 119818 soc.spimemio.xfer_clk
.sym 119819 soc.spimemio.xfer.count[2]
.sym 119820 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 119822 soc.spimemio.state[7]
.sym 119823 soc.spimemio.state[10]
.sym 119824 soc.spimemio.buffer_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 119827 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119828 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119829 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 119830 soc.spimemio.din_valid_SB_LUT4_I3_I0[1]
.sym 119831 soc.spimemio.xfer.xfer_ddr_SB_LUT4_I2_O[2]
.sym 119832 soc.spimemio.din_valid_SB_LUT4_I3_1_O[1]
.sym 119835 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 119836 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 119839 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 119840 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119841 soc.spimemio.xfer_clk
.sym 119842 soc.spimemio.xfer.count[1]
.sym 119843 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 119844 $PACKER_VCC_NET
.sym 119845 soc.spimemio.xfer_clk
.sym 119846 soc.spimemio.xfer.count[2]
.sym 119847 $PACKER_VCC_NET
.sym 119848 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119849 soc.spimemio.xfer_clk
.sym 119850 soc.spimemio.xfer.count[3]
.sym 119851 $PACKER_VCC_NET
.sym 119852 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119855 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 119856 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119857 soc.spimemio.xfer.count[0]
.sym 119858 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 119859 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 119860 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 119861 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 119862 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119863 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 119864 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119866 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119867 soc.spimemio.xfer.count[1]
.sym 119868 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I3[2]
.sym 119869 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 119870 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119871 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[2]
.sym 119872 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[3]
.sym 119873 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 119874 iomem_addr[2]
.sym 119875 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 119876 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119877 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 119878 soc.spimemio.xfer.count[3]
.sym 119879 soc.spimemio.xfer.count[2]
.sym 119880 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 119881 iomem_addr[16]
.sym 119882 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 119883 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[2]
.sym 119884 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I2[3]
.sym 119886 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 119887 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 119888 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119889 soc.spimemio.xfer.dummy_count[0]
.sym 119890 soc.spimemio.xfer.dummy_count[1]
.sym 119891 soc.spimemio.xfer.dummy_count[2]
.sym 119892 soc.spimemio.xfer.dummy_count[3]
.sym 119899 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 119900 iomem_addr[8]
.sym 119905 iomem_addr[22]
.sym 119906 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 119907 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 119908 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I1[3]
.sym 119911 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 119912 iomem_addr[3]
.sym 119914 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I3[0]
.sym 119915 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 119916 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 119917 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 119918 soc.spimemio_cfgreg_do[19]
.sym 119919 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 119920 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119921 iomem_addr[10]
.sym 119922 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 119923 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[2]
.sym 119924 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2[3]
.sym 119925 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119926 soc.spimemio_cfgreg_do[16]
.sym 119927 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 119928 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 119929 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 119930 iomem_addr[7]
.sym 119931 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 119932 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 119935 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 119936 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 119961 soc.spimemio.xfer.fetch
.sym 120005 iomem_addr[10]
.sym 120006 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 120007 iomem_addr[11]
.sym 120008 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 120013 iomem_addr[16]
.sym 120014 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 120015 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 120016 iomem_addr[14]
.sym 120022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 120023 iomem_addr[14]
.sym 120024 soc.spimemio.rd_inc
.sym 120025 iomem_addr[12]
.sym 120026 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 120027 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 120028 iomem_addr[8]
.sym 120030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 120031 iomem_addr[12]
.sym 120032 soc.spimemio.rd_inc
.sym 120037 iomem_addr[20]
.sym 120038 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 120039 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 120040 iomem_addr[16]
.sym 120041 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 120042 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 120043 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 120044 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 120045 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 120046 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 120047 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 120048 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 120053 iomem_addr[12]
.sym 120054 soc.spimemio.rd_addr[12]
.sym 120055 iomem_addr[14]
.sym 120056 soc.spimemio.rd_addr[14]
.sym 120069 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 120070 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 120071 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 120072 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 120074 soc.spimemio.rd_addr[2]
.sym 120075 iomem_addr[2]
.sym 120076 soc.spimemio.rd_inc
.sym 120081 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 120082 iomem_addr[22]
.sym 120083 iomem_addr[18]
.sym 120084 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 120085 iomem_addr[6]
.sym 120086 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 120087 iomem_addr[7]
.sym 120088 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 120089 iomem_addr[8]
.sym 120090 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 120091 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 120092 iomem_addr[4]
.sym 120127 iomem_addr[2]
.sym 120128 soc.spimemio.rd_addr[2]
.sym 120131 iomem_addr[22]
.sym 120132 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 120137 iomem_addr[21]
.sym 120138 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 120139 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 120140 iomem_addr[20]
.sym 120149 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 120150 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 120151 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 120152 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 120201 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 120205 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 120222 soc.cpu.mem_la_firstword_reg
.sym 120223 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 120224 soc.cpu.last_mem_valid
.sym 120225 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 120226 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 120227 UART_RX_SB_LUT4_I1_I0[3]
.sym 120228 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 120241 soc.cpu.mem_do_rinst
.sym 120242 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 120243 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 120244 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120247 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 120248 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 120258 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 120259 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120260 soc.cpu.mem_la_firstword_xfer
.sym 120265 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 120266 soc.cpu.clear_prefetched_high_word_SB_LUT4_I2_O[2]
.sym 120267 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120268 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 120274 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 120275 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 120276 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 120277 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 120278 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 120279 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 120280 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 120283 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 120284 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 120285 soc.cpu.mem_do_rdata_SB_LUT4_I0_I2[1]
.sym 120286 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 120287 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[2]
.sym 120288 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[1]
.sym 120325 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 120326 soc.cpu.mem_rdata_q[2]
.sym 120327 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 120328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 120329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 120330 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 120331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 120332 soc.cpu.mem_rdata_q[2]
.sym 120341 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 120353 soc.cpu.mem_rdata_latched[0]
.sym 120357 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 120358 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 120359 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 120360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 120362 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 120363 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 120364 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 120365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[0]
.sym 120366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 120367 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 120368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 120369 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 120373 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 120374 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 120375 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 120376 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 120385 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 120386 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 120387 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 120388 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 120389 soc.cpu.mem_rdata_latched[1]
.sym 120397 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 120409 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120410 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120411 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 120412 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 120421 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120422 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 120423 soc.cpu.mem_rdata_latched[0]
.sym 120424 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[3]
.sym 120426 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 120427 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 120428 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 120429 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 120430 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 120431 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 120432 soc.cpu.mem_rdata_latched[0]
.sym 120433 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 120434 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 120435 soc.cpu.mem_rdata_latched[0]
.sym 120436 soc.cpu.mem_rdata_latched[1]
.sym 120441 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 120442 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 120443 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 120444 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[3]
.sym 120450 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 120451 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 120452 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 120454 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 120455 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 120456 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 120458 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 120459 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 120460 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120470 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120471 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[1]
.sym 120472 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120474 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 120475 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 120476 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 120478 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 120479 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 120480 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 120481 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 120482 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 120483 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 120484 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 120485 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120486 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120487 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120488 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 120489 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 120490 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 120491 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 120492 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 120493 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 120494 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120495 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120496 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 120497 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 120498 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 120499 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120500 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 120501 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120502 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120503 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120504 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 120506 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 120507 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120508 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[2]
.sym 120509 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 120510 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[1]
.sym 120511 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 120512 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 120514 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120515 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 120516 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120517 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 120518 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 120519 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 120520 soc.cpu.compressed_instr_SB_DFFE_Q_D[1]
.sym 120521 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 120522 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 120523 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 120524 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 120525 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 120526 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 120527 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 120528 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 120529 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 120530 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 120531 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 120532 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[3]
.sym 120534 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120535 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 120536 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 120537 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 120538 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 120539 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 120540 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 120541 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 120542 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 120543 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 120544 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 120545 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 120546 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120547 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[0]
.sym 120548 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120549 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 120550 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 120551 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 120552 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 120553 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 120554 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 120555 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 120556 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 120558 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120559 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 120560 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120562 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 120563 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 120564 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120567 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120568 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 120570 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120571 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 120572 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 120573 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120574 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120575 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 120576 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 120577 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 120578 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120579 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 120580 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 120583 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 120584 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 120586 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120587 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 120588 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 120590 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[0]
.sym 120591 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 120592 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 120593 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 120594 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 120595 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 120596 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 120599 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 120600 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 120603 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 120604 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 120605 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120606 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120607 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 120608 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 120610 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 120611 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I3_1_O[0]
.sym 120612 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120738 soc.spimemio.din_data[3]
.sym 120739 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 120740 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 120797 soc.spimemio.din_data[0]
.sym 120832 soc.spimemio.xfer_clk
.sym 120834 soc.spimemio.xfer.dummy_count[0]
.sym 120835 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 120836 $PACKER_VCC_NET
.sym 120838 soc.spimemio.xfer.dummy_count[1]
.sym 120839 $PACKER_VCC_NET
.sym 120840 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 120842 soc.spimemio.xfer.dummy_count[2]
.sym 120843 $PACKER_VCC_NET
.sym 120844 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 120846 soc.spimemio.xfer.dummy_count[3]
.sym 120847 $PACKER_VCC_NET
.sym 120848 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 120849 soc.spimemio.din_data[1]
.sym 120850 soc.spimemio.din_rd
.sym 120851 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 120852 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 120853 soc.spimemio.din_data[2]
.sym 120854 soc.spimemio.din_rd
.sym 120855 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 120856 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 120857 soc.spimemio.din_rd
.sym 120858 soc.spimemio.din_data[0]
.sym 120859 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 120860 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 120861 soc.spimemio.din_data[3]
.sym 120862 soc.spimemio.din_rd
.sym 120863 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 120864 soc.spimemio.config_qspi_SB_LUT4_I2_O[1]
.sym 120881 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[1]
.sym 121446 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[2]
.sym 121447 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 121448 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 121637 soc.memory.rdata_0[29]
.sym 121638 soc.memory.rdata_1[29]
.sym 121639 iomem_addr[16]
.sym 121640 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 122593 soc.memory.rdata_0[31]
.sym 122594 soc.memory.rdata_1[31]
.sym 122595 iomem_addr[16]
.sym 122596 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 122597 soc.memory.rdata_0[30]
.sym 122598 soc.memory.rdata_1[30]
.sym 122599 iomem_addr[16]
.sym 122600 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 122601 soc.memory.rdata_0[23]
.sym 122602 soc.memory.rdata_1[23]
.sym 122603 iomem_addr[16]
.sym 122604 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 122605 soc.memory.rdata_0[19]
.sym 122606 soc.memory.rdata_1[19]
.sym 122607 iomem_addr[16]
.sym 122608 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 122609 soc.memory.rdata_0[28]
.sym 122610 soc.memory.rdata_1[28]
.sym 122611 iomem_addr[16]
.sym 122612 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 122613 soc.memory.rdata_0[17]
.sym 122614 soc.memory.rdata_1[17]
.sym 122615 iomem_addr[16]
.sym 122616 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 122617 soc.memory.rdata_0[26]
.sym 122618 soc.memory.rdata_1[26]
.sym 122619 iomem_addr[16]
.sym 122620 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 122621 soc.memory.rdata_0[21]
.sym 122622 soc.memory.rdata_1[21]
.sym 122623 iomem_addr[16]
.sym 122624 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 123553 soc.memory.rdata_0[18]
.sym 123554 soc.memory.rdata_1[18]
.sym 123555 iomem_addr[16]
.sym 123556 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 123557 soc.memory.rdata_0[24]
.sym 123558 soc.memory.rdata_1[24]
.sym 123559 iomem_addr[16]
.sym 123560 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 123561 soc.memory.rdata_0[16]
.sym 123562 soc.memory.rdata_1[16]
.sym 123563 iomem_addr[16]
.sym 123564 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 123565 soc.memory.rdata_0[27]
.sym 123566 soc.memory.rdata_1[27]
.sym 123567 iomem_addr[16]
.sym 123568 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 123571 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 123572 iomem_wstrb[3]
.sym 123575 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 123576 iomem_wstrb[2]
.sym 123577 soc.memory.rdata_0[20]
.sym 123578 soc.memory.rdata_1[20]
.sym 123579 iomem_addr[16]
.sym 123580 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 123583 soc.memory.wen[2]
.sym 123584 soc.memory.wen[3]
.sym 123597 soc.memory.rdata_0[22]
.sym 123598 soc.memory.rdata_1[22]
.sym 123599 iomem_addr[16]
.sym 123600 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 123613 soc.memory.rdata_0[25]
.sym 123614 soc.memory.rdata_1[25]
.sym 123615 iomem_addr[16]
.sym 123616 flash_clk_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
