<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › include › mach › csp › intcHw_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>intcHw_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2003 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @file    intcHw_reg.h</span>
<span class="cm">*</span>
<span class="cm">*  @brief   platform specific interrupt controller bit assignments</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     None</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>

<span class="cp">#ifndef _INTCHW_REG_H</span>
<span class="cp">#define _INTCHW_REG_H</span>

<span class="cm">/* ---- Include Files ---------------------------------------------------- */</span>
<span class="cp">#include &lt;csp/stdint.h&gt;</span>
<span class="cp">#include &lt;csp/reg.h&gt;</span>
<span class="cp">#include &lt;mach/csp/mm_io.h&gt;</span>

<span class="cm">/* ---- Public Constants and Types --------------------------------------- */</span>

<span class="cp">#define INTCHW_NUM_IRQ_PER_INTC   32	</span><span class="cm">/* Maximum number of interrupt controllers */</span><span class="cp"></span>
<span class="cp">#define INTCHW_NUM_INTC           3</span>

<span class="cm">/* Defines for interrupt controllers. This simplifies and cleans up the function calls. */</span>
<span class="cp">#define INTCHW_INTC0    ((void *)MM_IO_BASE_INTC0)</span>
<span class="cp">#define INTCHW_INTC1    ((void *)MM_IO_BASE_INTC1)</span>
<span class="cp">#define INTCHW_SINTC    ((void *)MM_IO_BASE_SINTC)</span>

<span class="cm">/* INTC0 - interrupt controller 0 */</span>
<span class="cp">#define INTCHW_INTC0_PIF_BITNUM           31	</span><span class="cm">/* Peripheral interface interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_CLCD_BITNUM          30	</span><span class="cm">/* LCD Controller interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_GE_BITNUM            29	</span><span class="cm">/* Graphic engine interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_APM_BITNUM           28	</span><span class="cm">/* Audio process module interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_ESW_BITNUM           27	</span><span class="cm">/* Ethernet switch interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_SPIH_BITNUM          26	</span><span class="cm">/* SPI host interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_TIMER3_BITNUM        25	</span><span class="cm">/* Timer3 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_TIMER2_BITNUM        24	</span><span class="cm">/* Timer2 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_TIMER1_BITNUM        23	</span><span class="cm">/* Timer1 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_TIMER0_BITNUM        22	</span><span class="cm">/* Timer0 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_SDIOH1_BITNUM        21	</span><span class="cm">/* SDIO1 host interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_SDIOH0_BITNUM        20	</span><span class="cm">/* SDIO0 host interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_USBD_BITNUM          19	</span><span class="cm">/* USB device interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_USBH1_BITNUM         18	</span><span class="cm">/* USB1 host interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_USBHD2_BITNUM        17	</span><span class="cm">/* USB host2/device2 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_VPM_BITNUM           16	</span><span class="cm">/* Voice process module interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA1C7_BITNUM        15	</span><span class="cm">/* DMA1 channel 7 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA1C6_BITNUM        14	</span><span class="cm">/* DMA1 channel 6 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA1C5_BITNUM        13	</span><span class="cm">/* DMA1 channel 5 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA1C4_BITNUM        12	</span><span class="cm">/* DMA1 channel 4 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA1C3_BITNUM        11	</span><span class="cm">/* DMA1 channel 3 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA1C2_BITNUM        10	</span><span class="cm">/* DMA1 channel 2 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA1C1_BITNUM         9	</span><span class="cm">/* DMA1 channel 1 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA1C0_BITNUM         8	</span><span class="cm">/* DMA1 channel 0 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA0C7_BITNUM         7	</span><span class="cm">/* DMA0 channel 7 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA0C6_BITNUM         6	</span><span class="cm">/* DMA0 channel 6 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA0C5_BITNUM         5	</span><span class="cm">/* DMA0 channel 5 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA0C4_BITNUM         4	</span><span class="cm">/* DMA0 channel 4 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA0C3_BITNUM         3	</span><span class="cm">/* DMA0 channel 3 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA0C2_BITNUM         2	</span><span class="cm">/* DMA0 channel 2 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA0C1_BITNUM         1	</span><span class="cm">/* DMA0 channel 1 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC0_DMA0C0_BITNUM         0	</span><span class="cm">/* DMA0 channel 0 interrupt */</span><span class="cp"></span>

<span class="cp">#define INTCHW_INTC0_PIF                  (1&lt;&lt;INTCHW_INTC0_PIF_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_CLCD                 (1&lt;&lt;INTCHW_INTC0_CLCD_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_GE                   (1&lt;&lt;INTCHW_INTC0_GE_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_APM                  (1&lt;&lt;INTCHW_INTC0_APM_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_ESW                  (1&lt;&lt;INTCHW_INTC0_ESW_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_SPIH                 (1&lt;&lt;INTCHW_INTC0_SPIH_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_TIMER3               (1&lt;&lt;INTCHW_INTC0_TIMER3_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_TIMER2               (1&lt;&lt;INTCHW_INTC0_TIMER2_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_TIMER1               (1&lt;&lt;INTCHW_INTC0_TIMER1_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_TIMER0               (1&lt;&lt;INTCHW_INTC0_TIMER0_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_SDIOH1               (1&lt;&lt;INTCHW_INTC0_SDIOH1_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_SDIOH0               (1&lt;&lt;INTCHW_INTC0_SDIOH0_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_USBD                 (1&lt;&lt;INTCHW_INTC0_USBD_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_USBH1                (1&lt;&lt;INTCHW_INTC0_USBH1_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_USBHD2               (1&lt;&lt;INTCHW_INTC0_USBHD2_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_VPM                  (1&lt;&lt;INTCHW_INTC0_VPM_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA1C7               (1&lt;&lt;INTCHW_INTC0_DMA1C7_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA1C6               (1&lt;&lt;INTCHW_INTC0_DMA1C6_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA1C5               (1&lt;&lt;INTCHW_INTC0_DMA1C5_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA1C4               (1&lt;&lt;INTCHW_INTC0_DMA1C4_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA1C3               (1&lt;&lt;INTCHW_INTC0_DMA1C3_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA1C2               (1&lt;&lt;INTCHW_INTC0_DMA1C2_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA1C1               (1&lt;&lt;INTCHW_INTC0_DMA1C1_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA1C0               (1&lt;&lt;INTCHW_INTC0_DMA1C0_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA0C7               (1&lt;&lt;INTCHW_INTC0_DMA0C7_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA0C6               (1&lt;&lt;INTCHW_INTC0_DMA0C6_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA0C5               (1&lt;&lt;INTCHW_INTC0_DMA0C5_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA0C4               (1&lt;&lt;INTCHW_INTC0_DMA0C4_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA0C3               (1&lt;&lt;INTCHW_INTC0_DMA0C3_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA0C2               (1&lt;&lt;INTCHW_INTC0_DMA0C2_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA0C1               (1&lt;&lt;INTCHW_INTC0_DMA0C1_BITNUM)</span>
<span class="cp">#define INTCHW_INTC0_DMA0C0               (1&lt;&lt;INTCHW_INTC0_DMA0C0_BITNUM)</span>

<span class="cm">/* INTC1 - interrupt controller 1 */</span>
<span class="cp">#define INTCHW_INTC1_DDRVPMP_BITNUM       27	</span><span class="cm">/* DDR and VPM PLL clock phase relationship interrupt (Not for A0) */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_DDRVPMT_BITNUM       26	</span><span class="cm">/* DDR and VPM HW phase align timeout interrupt (Not for A0) */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_DDRP_BITNUM          26	</span><span class="cm">/* DDR and PLL clock phase relationship interrupt (For A0 only)) */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_RTC2_BITNUM          25	</span><span class="cm">/* Real time clock tamper interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_VDEC_BITNUM          24	</span><span class="cm">/* Hantro Video Decoder interrupt */</span><span class="cp"></span>
<span class="cm">/* Bits 13-23 are non-secure versions of the corresponding secure bits in SINTC bits 0-10. */</span>
<span class="cp">#define INTCHW_INTC1_SPUM_BITNUM          23	</span><span class="cm">/* Secure process module interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_RTC1_BITNUM          22	</span><span class="cm">/* Real time clock one-shot interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_RTC0_BITNUM          21	</span><span class="cm">/* Real time clock periodic interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_RNG_BITNUM           20	</span><span class="cm">/* Random number generator interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_FMPU_BITNUM          19	</span><span class="cm">/* Flash memory parition unit interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_VMPU_BITNUM          18	</span><span class="cm">/* VRAM memory partition interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_DMPU_BITNUM          17	</span><span class="cm">/* DDR2 memory partition interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_KEYC_BITNUM          16	</span><span class="cm">/* Key pad controller interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_TSC_BITNUM           15	</span><span class="cm">/* Touch screen controller interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_UART0_BITNUM         14	</span><span class="cm">/* UART 0 */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_WDOG_BITNUM          13	</span><span class="cm">/* Watchdog timer interrupt */</span><span class="cp"></span>

<span class="cp">#define INTCHW_INTC1_UART1_BITNUM         12	</span><span class="cm">/* UART 1 */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_PMUIRQ_BITNUM        11	</span><span class="cm">/* ARM performance monitor interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_COMMRX_BITNUM        10	</span><span class="cm">/* ARM DDC receive interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_COMMTX_BITNUM         9	</span><span class="cm">/* ARM DDC transmit interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_FLASHC_BITNUM         8	</span><span class="cm">/* Flash controller interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_GPHY_BITNUM           7	</span><span class="cm">/* Gigabit Phy interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_SPIS_BITNUM           6	</span><span class="cm">/* SPI slave interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_I2CS_BITNUM           5	</span><span class="cm">/* I2C slave interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_I2CH_BITNUM           4	</span><span class="cm">/* I2C host interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_I2S1_BITNUM           3	</span><span class="cm">/* I2S1 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_I2S0_BITNUM           2	</span><span class="cm">/* I2S0 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_GPIO1_BITNUM          1	</span><span class="cm">/* GPIO bit 64//32 combined interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTC1_GPIO0_BITNUM          0	</span><span class="cm">/* GPIO bit 31//0 combined interrupt */</span><span class="cp"></span>

<span class="cp">#define INTCHW_INTC1_DDRVPMT              (1&lt;&lt;INTCHW_INTC1_DDRVPMT_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_DDRVPMP              (1&lt;&lt;INTCHW_INTC1_DDRVPMP_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_DDRP                 (1&lt;&lt;INTCHW_INTC1_DDRP_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_VDEC                 (1&lt;&lt;INTCHW_INTC1_VDEC_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_SPUM                 (1&lt;&lt;INTCHW_INTC1_SPUM_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_RTC2                 (1&lt;&lt;INTCHW_INTC1_RTC2_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_RTC1                 (1&lt;&lt;INTCHW_INTC1_RTC1_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_RTC0                 (1&lt;&lt;INTCHW_INTC1_RTC0_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_RNG                  (1&lt;&lt;INTCHW_INTC1_RNG_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_FMPU                 (1&lt;&lt;INTCHW_INTC1_FMPU_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_IMPU                 (1&lt;&lt;INTCHW_INTC1_IMPU_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_DMPU                 (1&lt;&lt;INTCHW_INTC1_DMPU_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_KEYC                 (1&lt;&lt;INTCHW_INTC1_KEYC_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_TSC                  (1&lt;&lt;INTCHW_INTC1_TSC_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_UART0                (1&lt;&lt;INTCHW_INTC1_UART0_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_WDOG                 (1&lt;&lt;INTCHW_INTC1_WDOG_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_UART1                (1&lt;&lt;INTCHW_INTC1_UART1_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_PMUIRQ               (1&lt;&lt;INTCHW_INTC1_PMUIRQ_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_COMMRX               (1&lt;&lt;INTCHW_INTC1_COMMRX_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_COMMTX               (1&lt;&lt;INTCHW_INTC1_COMMTX_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_FLASHC               (1&lt;&lt;INTCHW_INTC1_FLASHC_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_GPHY                 (1&lt;&lt;INTCHW_INTC1_GPHY_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_SPIS                 (1&lt;&lt;INTCHW_INTC1_SPIS_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_I2CS                 (1&lt;&lt;INTCHW_INTC1_I2CS_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_I2CH                 (1&lt;&lt;INTCHW_INTC1_I2CH_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_I2S1                 (1&lt;&lt;INTCHW_INTC1_I2S1_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_I2S0                 (1&lt;&lt;INTCHW_INTC1_I2S0_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_GPIO1                (1&lt;&lt;INTCHW_INTC1_GPIO1_BITNUM)</span>
<span class="cp">#define INTCHW_INTC1_GPIO0                (1&lt;&lt;INTCHW_INTC1_GPIO0_BITNUM)</span>

<span class="cm">/* SINTC secure int controller */</span>
<span class="cp">#define INTCHW_SINTC_RTC2_BITNUM          15	</span><span class="cm">/* Real time clock tamper interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_TIMER3_BITNUM        14	</span><span class="cm">/* Secure timer3 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_TIMER2_BITNUM        13	</span><span class="cm">/* Secure timer2 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_TIMER1_BITNUM        12	</span><span class="cm">/* Secure timer1 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_TIMER0_BITNUM        11	</span><span class="cm">/* Secure timer0 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_SPUM_BITNUM          10	</span><span class="cm">/* Secure process module interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_RTC1_BITNUM           9	</span><span class="cm">/* Real time clock one-shot interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_RTC0_BITNUM           8	</span><span class="cm">/* Real time clock periodic interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_RNG_BITNUM            7	</span><span class="cm">/* Random number generator interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_FMPU_BITNUM           6	</span><span class="cm">/* Flash memory parition unit interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_VMPU_BITNUM           5	</span><span class="cm">/* VRAM memory partition interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_DMPU_BITNUM           4	</span><span class="cm">/* DDR2 memory partition interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_KEYC_BITNUM           3	</span><span class="cm">/* Key pad controller interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_TSC_BITNUM            2	</span><span class="cm">/* Touch screen controller interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_UART0_BITNUM          1	</span><span class="cm">/* UART0 interrupt */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SINTC_WDOG_BITNUM           0	</span><span class="cm">/* Watchdog timer interrupt */</span><span class="cp"></span>

<span class="cp">#define INTCHW_SINTC_TIMER3               (1&lt;&lt;INTCHW_SINTC_TIMER3_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_TIMER2               (1&lt;&lt;INTCHW_SINTC_TIMER2_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_TIMER1               (1&lt;&lt;INTCHW_SINTC_TIMER1_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_TIMER0               (1&lt;&lt;INTCHW_SINTC_TIMER0_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_SPUM                 (1&lt;&lt;INTCHW_SINTC_SPUM_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_RTC2                 (1&lt;&lt;INTCHW_SINTC_RTC2_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_RTC1                 (1&lt;&lt;INTCHW_SINTC_RTC1_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_RTC0                 (1&lt;&lt;INTCHW_SINTC_RTC0_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_RNG                  (1&lt;&lt;INTCHW_SINTC_RNG_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_FMPU                 (1&lt;&lt;INTCHW_SINTC_FMPU_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_IMPU                 (1&lt;&lt;INTCHW_SINTC_IMPU_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_DMPU                 (1&lt;&lt;INTCHW_SINTC_DMPU_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_KEYC                 (1&lt;&lt;INTCHW_SINTC_KEYC_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_TSC                  (1&lt;&lt;INTCHW_SINTC_TSC_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_UART0                (1&lt;&lt;INTCHW_SINTC_UART0_BITNUM)</span>
<span class="cp">#define INTCHW_SINTC_WDOG                 (1&lt;&lt;INTCHW_SINTC_WDOG_BITNUM)</span>

<span class="cm">/* PL192 Vectored Interrupt Controller (VIC) layout */</span>
<span class="cp">#define INTCHW_IRQSTATUS      0x00	</span><span class="cm">/* IRQ status register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_FIQSTATUS      0x04	</span><span class="cm">/* FIQ status register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_RAWINTR        0x08	</span><span class="cm">/* Raw Interrupt Status register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTSELECT      0x0c	</span><span class="cm">/* Interrupt Select Register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTENABLE      0x10	</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_INTENCLEAR     0x14	</span><span class="cm">/* Interrupt Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SOFTINT        0x18	</span><span class="cm">/* Soft Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SOFTINTCLEAR   0x1c	</span><span class="cm">/* Soft Interrupt Clear Register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_PROTECTION     0x20	</span><span class="cm">/* Protection Enable Register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_SWPRIOMASK     0x24	</span><span class="cm">/* Software Priority Mask Register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_PRIODAISY      0x28	</span><span class="cm">/* Priority Daisy Chain Register */</span><span class="cp"></span>
<span class="cp">#define INTCHW_VECTADDR0      0x100	</span><span class="cm">/* Vector Address Registers */</span><span class="cp"></span>
<span class="cp">#define INTCHW_VECTPRIO0      0x200	</span><span class="cm">/* Vector Priority Registers 0-31 */</span><span class="cp"></span>
<span class="cp">#define INTCHW_ADDRESS        0xf00	</span><span class="cm">/* Vector Address Register 0-31 */</span><span class="cp"></span>
<span class="cp">#define INTCHW_PID            0xfe0	</span><span class="cm">/* Peripheral ID Register 0-3 */</span><span class="cp"></span>
<span class="cp">#define INTCHW_PCELLID        0xff0	</span><span class="cm">/* PrimeCell ID Register 0-3 */</span><span class="cp"></span>

<span class="cm">/* Example Usage: intcHw_irq_enable(INTCHW_INTC0, INTCHW_INTC0_TIMER0); */</span>
<span class="cm">/*                intcHw_irq_clear(INTCHW_INTC0, INTCHW_INTC0_TIMER0); */</span>
<span class="cm">/*                uint32_t bits = intcHw_irq_status(INTCHW_INTC0); */</span>
<span class="cm">/*                uint32_t bits = intcHw_irq_raw_status(INTCHW_INTC0); */</span>

<span class="cm">/* ---- Public Variable Externs ------------------------------------------ */</span>
<span class="cm">/* ---- Public Function Prototypes --------------------------------------- */</span>
<span class="cm">/* Clear one or more IRQ interrupts. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">intcHw_irq_disable</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">basep</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__REG32</span><span class="p">(</span><span class="n">basep</span> <span class="o">+</span> <span class="n">INTCHW_INTENCLEAR</span><span class="p">)</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Enables one or more IRQ interrupts. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">intcHw_irq_enable</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">basep</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__REG32</span><span class="p">(</span><span class="n">basep</span> <span class="o">+</span> <span class="n">INTCHW_INTENABLE</span><span class="p">)</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* _INTCHW_REG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
