[options]
isa rv32i
nret 1

[depth]
insn            80
reg       1     80
pc_fwd    1     80
pc_bwd    1     80
liveness  1  40 150
unique    1  50 80
causal    1     80

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[defines liveness]
`define MEMIO_FAIRNESS

[verilog-files]
@basedir@/cores/@core@/wrapper.sv
@basedir@/cores/@core@/serv-src/rtl/serv_bufreg.v
@basedir@/cores/@core@/serv-src/rtl/serv_bufreg2.v
@basedir@/cores/@core@/serv-src/rtl/serv_alu.v
@basedir@/cores/@core@/serv-src/rtl/serv_csr.v
@basedir@/cores/@core@/serv-src/rtl/serv_ctrl.v
@basedir@/cores/@core@/serv-src/rtl/serv_decode.v
@basedir@/cores/@core@/serv-src/rtl/serv_immdec.v
@basedir@/cores/@core@/serv-src/rtl/serv_mem_if.v
@basedir@/cores/@core@/serv-src/rtl/serv_rf_if.v
@basedir@/cores/@core@/serv-src/rtl/serv_rf_ram.v
@basedir@/cores/@core@/serv-src/rtl/serv_rf_ram_if.v
@basedir@/cores/@core@/serv-src/rtl/serv_state.v
@basedir@/cores/@core@/serv-src/rtl/serv_debug.v
@basedir@/cores/@core@/serv-src/rtl/serv_top.v
@basedir@/cores/@core@/serv-src/rtl/serv_rf_top.v
