<!-- Autogenerated by mlir-tblgen; don't manually edit -->
# 'EMU' Dialect

Emulator IR Dialect
The **EMU Dialect** represents the **IE Dialect** with additional logic to achieve compute equivalence.

It has the following properties:

* Maintains network representation close to original InferenceEngine one, to aid in debug scenarios.
* Describes network topology without HW details that don't affect compute (memory, sparsity, scheduling).
* Performs transformations to arrive at UPA/DPU operations at the same level as **VPUIP Dialect**.
* Facilitates graph serialization to graphfile schema inside MLIR framework.

[./EMU/_ops_interfaces.md]

[TOC]

## Operation definition

### `EMU.BroadcastUPA` (vpux::EMU::BroadcastUPAOp)

Broadcast UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.BroadcastUPA` attr-dict
              `inputs` `(` $input `:` type($input) `,` $target_shape `:` type($target_shape) (`,` $axes_mapping^ `:` type($axes_mapping))? `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`mode` | vpux::IE::BroadcastTypeAttr | Broadcast type that operations support

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values
`target_shape` | ranked tensor of 32-bit signed integer values
`axes_mapping` | ranked tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.CTCGreedyDecoderSeqLenUPA` (vpux::EMU::CTCGreedyDecoderSeqLenUPAOp)

CTCGreedyDecoderSeqLen UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.CTCGreedyDecoderSeqLenUPA` attr-dict
              `inputs` `(` $input `:` type($input) `,` $sequenceLength `:` type($sequenceLength) `,` ($blankIndex^ `:` type($blankIndex))? `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`mergeRepeated` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values
`sequenceLength` | ranked tensor of 32-bit signed integer values
`blankIndex` | ranked tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 32-bit signed integer values
`outputLength` | ranked tensor of 32-bit signed integer values

### `EMU.CTCGreedyDecoderUPA` (vpux::EMU::CTCGreedyDecoderUPAOp)

CTCGreedyDecoder UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.CTCGreedyDecoderUPA` attr-dict
              `inputs` `(` $input `:` type($input) `,` $sequenceLengths `:` type($sequenceLengths) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`mergeRepeated` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values
`sequenceLengths` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.CeilingUPA` (vpux::EMU::CeilingUPAOp)

Ceiling UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.CeilingUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.ClampUPA` (vpux::EMU::ClampUPAOp)

Clamp UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.ClampUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`min` | ::mlir::FloatAttr | 64-bit float attribute
`max` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.Concat` (vpux::EMU::ConcatUPAOp)

Concat UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.Concat` attr-dict
              `inputs` `(` $inputs `:` type($inputs) `)`
              `->` type(results)
```

This layer although being marked as UPA will be run
as native PC code in Emulator.

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`per_axis` | vpux::IE::ConcatAttrs | DictionaryAttr with field(s): 'axis', 'offset', 'stride' (each field having its own constraints)
`static_offsets` | ::mlir::ArrayAttr | array of 64-bit integer arrays

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`inputs` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of any type values

### `EMU.ConvertUPA` (vpux::EMU::ConvertUPAOp)

Convert UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.ConvertUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`scale` | ::mlir::FloatAttr | 64-bit float attribute
`bias` | ::mlir::FloatAttr | 64-bit float attribute
`fromDetectionOutput` | ::mlir::UnitAttr | unit attribute
`haveBatch` | ::mlir::UnitAttr | unit attribute
`batchID` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of any type values

### `EMU.ConvolutionUPA` (vpux::EMU::ConvolutionUPAOp)

Convolution UPA SHAVE kernel (reference implementation)


Syntax:

```
operation ::= `EMU.ConvolutionUPA` attr-dict
              `inputs` `(` $input `:` type($input) `,` $filter `:` type($filter) (`,` $bias^ `:` type($bias))? `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`strides` | ::mlir::ArrayAttr | 64-bit integer array attribute
`dilations` | ::mlir::ArrayAttr | 64-bit integer array attribute
`padsBegin` | ::mlir::ArrayAttr | 64-bit integer array attribute
`padsEnd` | ::mlir::ArrayAttr | 64-bit integer array attribute
`groups` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values
`filter` | ranked tensor of 16-bit float values
`bias` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.Copy` (vpux::EMU::CopyUPAOp)

Copy UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.Copy` attr-dict
              `inputs` `(` $source `:` type($source) `)`
              `->` type(results)
```

This layer although being marked as UPA will be run
as native PC code in Emulator.

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`source` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
`result` | ranked tensor of any type values

### `EMU.DetectionOutputUPA` (vpux::EMU::DetectionOutputUPAOp)

DetectionOutput UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.DetectionOutputUPA` attr-dict
              `inputs` `(` $in_box_logits `:` type($in_box_logits) `,` $in_class_preds `:` type($in_class_preds) `,` $in_proposals `:` type($in_proposals) (`,` $in_additional_preds^ `:` type($in_additional_preds))? (`,` $in_additional_proposals^ `:` type($in_additional_proposals))? `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`attr` | vpux::IE::DetectionOutputAttr | DictionaryAttr with field(s): 'num_classes', 'background_label_id', 'top_k', 'variance_encoded_in_target', 'keep_top_k', 'code_type', 'share_location', 'nms_threshold', 'confidence_threshold', 'clip_after_nms', 'clip_before_nms', 'decrease_label_id', 'normalized', 'input_height', 'input_width', 'objectness_score' (each field having its own constraints)

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`in_box_logits` | ranked tensor of 16-bit float values
`in_class_preds` | ranked tensor of 16-bit float values
`in_proposals` | ranked tensor of 16-bit float values
`in_additional_preds` | ranked tensor of 16-bit float values
`in_additional_proposals` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.EltwiseUPA` (vpux::EMU::EltwiseUPAOp)

Eltwise UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.EltwiseUPA` attr-dict
              `inputs` `(` $input1 `:` type($input1) `,` $input2 `:` type($input2) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`type` | vpux::EMU::EltwiseLayerTypeAttr | Type of Eltwise layer

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input1` | ranked tensor of 16-bit float values
`input2` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.EluUPA` (vpux::EMU::EluUPAOp)

Elu UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.EluUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`x` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.ErfUPA` (vpux::EMU::ErfUPAOp)

Erf UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.ErfUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.ExpUPA` (vpux::EMU::ExpUPAOp)

Exp UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.ExpUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.FakeQuantizeUPA` (vpux::EMU::FakeQuantizeUPAOp)

FakeQuantize UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.FakeQuantizeUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`levels` | mlir::IntegerAttr | Integer attribute
`input_low` | vpux::Const::ContentAttr | Lazy folded constant content
`input_high` | vpux::Const::ContentAttr | Lazy folded constant content
`output_low` | vpux::Const::ContentAttr | Lazy folded constant content
`output_high` | vpux::Const::ContentAttr | Lazy folded constant content

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.FloorUPA` (vpux::EMU::FloorUPAOp)

Floor UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.FloorUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.FullyConnectedUPA` (vpux::EMU::FullyConnectedUPAOp)

FullyConnected UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.FullyConnectedUPA` attr-dict
              `inputs` `(` $input `:` type($input) `,` $weights `:` type($weights) (`,` $bias^ `:` type($bias))? `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values
`weights` | ranked tensor of 16-bit float values
`bias` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.GRNUPA` (vpux::EMU::GRNUPAOp)

GRN UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.GRNUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`bias` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.GatherUPA` (vpux::EMU::GatherUPAOp)

Gather UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.GatherUPA` attr-dict
              `inputs` `(` $input `:` type($input) `,` $indices `:` type($indices) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`axis` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of any type values
`indices` | ranked tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of any type values

### `EMU.HSwishUPA` (vpux::EMU::HSwishUPAOp)

HSwish UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.HSwishUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.Interpolate` (vpux::EMU::InterpolateUPAOp)

Interpolate UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.Interpolate` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`mode` | vpux::IE::InterpolateModeAttr | Specifies type of interpolation
`coord_mode` | vpux::IE::InterpolateCoordModeAttr | coordinate_transformation_mode specifies how to transform the coordinate.
`nearest_mode` | vpux::IE::InterpolateNearestModeAttr | specifies round mode when mode == nearest
`antialias` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.LSTMCellUPA` (vpux::EMU::LSTMCellUPAOp)

LSTMCell UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.LSTMCellUPA` attr-dict
              `inputs` `(` $inputData `:` type($inputData) `,` $initialHiddenState `:` type($initialHiddenState)
              `,` $initialCellState `:` type($initialCellState) `,` $weights `:` type($weights) `,` $biases `:` type($biases) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`inputData` | ranked tensor of 16-bit float values
`initialHiddenState` | ranked tensor of 16-bit float values
`initialCellState` | ranked tensor of 16-bit float values
`weights` | ranked tensor of 16-bit float values
`biases` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`outputHiddenState` | ranked tensor of 16-bit float values
`outputCellState` | ranked tensor of 16-bit float values

### `EMU.LSTMSequenceUPA` (vpux::EMU::LSTMSequenceUPAOp)

LSTMSequence UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.LSTMSequenceUPA` attr-dict
              `inputs` `(` $inputData `:` type($inputData) `,` $initialHiddenState `:` type($initialHiddenState)
              `,` $initialCellState `:` type($initialCellState) `,` $weights `:` type($weights) `,` $biases `:` type($biases) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`sequenceLength` | mlir::IntegerAttr | Integer attribute
`direction` | vpux::IE::RNNSequenceDirectionAttr | RNNSequenceDirection that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`inputData` | ranked tensor of 16-bit float values
`initialHiddenState` | ranked tensor of 16-bit float values
`initialCellState` | ranked tensor of 16-bit float values
`weights` | ranked tensor of 16-bit float values
`biases` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`outputHiddenValues` | ranked tensor of 16-bit float values
`outputCellState` | ranked tensor of 16-bit float values
`outputHiddenState` | ranked tensor of 16-bit float values

### `EMU.LeakyReluUPA` (vpux::EMU::LeakyReluUPAOp)

LeakyRelu UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.LeakyReluUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`negative_slope` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.LogUPA` (vpux::EMU::LogUPAOp)

Log UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.LogUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.MVNUPA` (vpux::EMU::MVNUPAOp)

MVN UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.MVNUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`across_channels` | ::mlir::BoolAttr | bool attribute
`normalize_variance` | ::mlir::BoolAttr | bool attribute
`eps` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.MishUPA` (vpux::EMU::MishUPAOp)

Mish UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.MishUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.NCEClusterTask` (vpux::EMU::NCEClusterTaskOp)

NCE Cluster Task Operation


Syntax:

```
operation ::= `EMU.NCEClusterTask` attr-dict
              `input` `(` $input  `:` type($input) `)`
              (`weights` `(` $weights^  `:` type($weights) `)`)?
              (`weight_table` `(` $weight_table^  `:` type($weight_table) `)`)?
              `->` type(results)
              `PPE` `:` $ppe
```

This operation defines an NCE task.

It supports fixed PPE functions as well as generic PPE instruction
lists. The generic PPE instruction list argument needs to be described as a region of PPE
supported ops. Single fixed PPE functions and generic PPE instruciton list usage is
mutually exclusive.

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`task_type` | vpux::EMU::NCETaskTypeAttr | NCE task type
`kernel_size` | ::mlir::ArrayAttr | 64-bit integer array attribute
`kernel_strides` | ::mlir::ArrayAttr | 64-bit integer array attribute
`kernel_padding` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float or QuantizedType values
`weights` | ranked tensor of 16-bit float or QuantizedType values
`weight_table` | ranked tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float or 32-bit float or QuantizedType values

### `EMU.NegativeUPA` (vpux::EMU::NegativeUPAOp)

Negative UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.NegativeUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.NormUPA` (vpux::EMU::NormUPAOp)

Norm UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.NormUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`alpha` | ::mlir::FloatAttr | 64-bit float attribute
`beta` | ::mlir::FloatAttr | 64-bit float attribute
`bias` | ::mlir::FloatAttr | 64-bit float attribute
`local_size` | mlir::IntegerAttr | Integer attribute
`region` | vpux::IE::LRN_IERegionAttr | LRN_IE region that operations support

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.NormalizeIEUPA` (vpux::EMU::NormalizeIEUPAOp)

NormalizeIE UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.NormalizeIEUPA` attr-dict
              `inputs` `(` $data `:` type($data) `,` $weights `:` type($weights) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`eps` | ::mlir::FloatAttr | 64-bit float attribute
`across_spatial` | ::mlir::BoolAttr | bool attribute
`channel_shared` | ::mlir::BoolAttr | bool attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`data` | ranked tensor of 16-bit float values
`weights` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.PPETask` (vpux::EMU::PPETaskOp)

PPE Type for NCE Task


Syntax:

```
operation ::= `EMU.PPETask` $ppe_layer_type attr-dict
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`ppe_layer_type` | vpux::EMU::PPELayerTypeAttr | Post Processing Element Type
`clamp_low` | mlir::IntegerAttr | Integer attribute
`clamp_high` | mlir::IntegerAttr | Integer attribute
`lrelu_mult` | mlir::IntegerAttr | Integer attribute
`lrelu_shift` | mlir::IntegerAttr | Integer attribute
`quant_mult` | ::mlir::ArrayAttr | 32-bit integer array attribute
`quant_shift` | ::mlir::ArrayAttr | 32-bit integer array attribute
`quant_post_shift` | mlir::IntegerAttr | Integer attribute

### `EMU.PReluUPA` (vpux::EMU::PReluUPAOp)

PRelu UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.PReluUPA` attr-dict
              `inputs` `(` $input `:` type($input) `,` $negative_slope `:` type($negative_slope) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values
`negative_slope` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.Pad` (vpux::EMU::PadUPAOp)

Pad UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.Pad` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`pads_begin` | ::mlir::ArrayAttr | 64-bit integer array attribute
`pads_end` | ::mlir::ArrayAttr | 64-bit integer array attribute
`pad_value` | ::mlir::FloatAttr | 64-bit float attribute
`mode` | vpux::IE::PadModeAttr | TPadMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.PerAxisTileUPA` (vpux::EMU::PerAxisTileUPAOp)

Tile for per axis case UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.PerAxisTileUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`axis` | mlir::IntegerAttr | Integer attribute
`tiles` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.PermuteUPA` (vpux::EMU::PermuteUPAOp)

Permute UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.PermuteUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`order_value` | ::mlir::AffineMapAttr | AffineMap attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of any type values

### `EMU.PoolingUPA` (vpux::EMU::PoolingUPAOp)

MAX and AVG Pooling UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.PoolingUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`type` | vpux::EMU::PoolLayerTypeAttr | Type of Pooling layer
`kernel` | ::mlir::ArrayAttr | 64-bit integer array attribute
`strides` | ::mlir::ArrayAttr | 64-bit integer array attribute
`padsBegin` | ::mlir::ArrayAttr | 64-bit integer array attribute
`padsEnd` | ::mlir::ArrayAttr | 64-bit integer array attribute
`excludePad` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.ProposalUPA` (vpux::EMU::ProposalUPAOp)

Proposal UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.ProposalUPA` attr-dict
              `inputs` `(` $class_probs `:` type($class_probs) `,` $bbox_deltas `:` type($bbox_deltas) `,` $image_shape `:` type($image_shape) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`proposal_attrs` | vpux::IE::ProposalAttr | DictionaryAttr with field(s): 'baseSize', 'preNmsTopN', 'postNmsTopN', 'nmsThresh', 'featStride', 'minSize', 'ratio', 'scale', 'clipBeforeNms', 'clipAfterNms', 'normalize', 'boxSizeScale', 'boxCoordinateScale', 'framework', 'inferProbs' (each field having its own constraints)

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`class_probs` | ranked tensor of 16-bit float values
`bbox_deltas` | ranked tensor of 16-bit float values
`image_shape` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.QuantCastUPA` (vpux::EMU::QuantCastUPAOp)

FakeQuantize UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.QuantCastUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float or QuantizedType values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float or QuantizedType values

### `EMU.ROIAlignUPA` (vpux::EMU::ROIAlignUPAOp)

ROIAlign UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.ROIAlignUPA` attr-dict
              `inputs` `(` $input `:` type($input) `,` $coords `:` type($coords) `,` $roisIdx `:` type($roisIdx)`)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`pooled_h` | mlir::IntegerAttr | Integer attribute
`pooled_w` | mlir::IntegerAttr | Integer attribute
`sampling_ratio` | mlir::IntegerAttr | Integer attribute
`spatial_scale` | ::mlir::FloatAttr | 64-bit float attribute
`poolingMode` | vpux::IE::ROIAlignMethodAttr | ROIAlignMethod that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values
`coords` | ranked tensor of 16-bit float values
`roisIdx` | ranked tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.ROIPoolingUPA` (vpux::EMU::ROIPoolingUPAOp)

ROIPooling UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.ROIPoolingUPA` attr-dict
              `inputs` `(` $input `:` type($input) `,` $coords `:` type($coords) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`output_size` | ::mlir::ArrayAttr | 64-bit integer array attribute
`spatial_scale` | ::mlir::FloatAttr | 64-bit float attribute
`method` | vpux::IE::ROIPoolingMethodAttr | ROIPoolingMethod that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values
`coords` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.ReLUUPA` (vpux::EMU::ReLUUPAOp)

ReLU UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.ReLUUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.RegionYoloUPA` (vpux::EMU::RegionYoloUPAOp)

RegionYolo UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.RegionYoloUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`coords` | mlir::IntegerAttr | Integer attribute
`classes` | mlir::IntegerAttr | Integer attribute
`regions` | mlir::IntegerAttr | Integer attribute
`do_softmax` | ::mlir::BoolAttr | bool attribute
`mask` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.Reshape` (vpux::EMU::ReshapeUPAOp)

Reshape UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.Reshape` attr-dict
              `inputs` `(` $source `:` type($source) `)`
              `->` type(results)
```

This layer although being marked as UPA will be run
as native PC code in Emulator.

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`source` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
`result` | ranked tensor of any type values

### `EMU.RoundUPA` (vpux::EMU::RoundUPAOp)

Round UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.RoundUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`mode` | vpux::IE::RoundModeAttr | RoundMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.ScaleShiftUPA` (vpux::EMU::ScaleShiftUPAOp)

ScaleShift UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.ScaleShiftUPA` attr-dict
              `inputs` `(` $input `:` type($input) (`,` $weights^ `:` type($weights))? (`,` $biases^ `:` type($biases))? `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values
`weights` | ranked tensor of 16-bit float values
`biases` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.SigmoidUPA` (vpux::EMU::SigmoidUPAOp)

Sigmoid UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.SigmoidUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.Slice` (vpux::EMU::SliceUPAOp)

Slice UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.Slice` attr-dict
              `inputs` `(` $source `:` type($source) `)`
              `->` type(results)
```

This layer although being marked as UPA will be run
as native PC code in Emulator.

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`static_offsets` | ::mlir::ArrayAttr | 64-bit integer array attribute
`static_sizes` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`source` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
`result` | ranked tensor of any type values

### `EMU.SoftMaxUPA` (vpux::EMU::SoftMaxUPAOp)

SoftMax UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.SoftMaxUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`axisInd` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.Split` (vpux::EMU::SplitUPAOp)

Split UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.Split` attr-dict
              `input` `(` $input `:` type($input) `)`
              `->` type(results)
```

This layer although being marked as UPA will be run
as native PC code in Emulator.

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`axis` | mlir::IntegerAttr | Integer attribute
`num_splits` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
`outputs` | ranked tensor of any type values

### `EMU.SqrtUPA` (vpux::EMU::SqrtUPAOp)

Sqrt UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.SqrtUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.StridedSlice` (vpux::EMU::StridedSliceUPAOp)

StridedSlice UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.StridedSlice` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`begins` | ::mlir::ArrayAttr | 64-bit integer array attribute
`ends` | ::mlir::ArrayAttr | 64-bit integer array attribute
`strides` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.SwishUPA` (vpux::EMU::SwishUPAOp)

Swish UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.SwishUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
`beta_value` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.TanhUPA` (vpux::EMU::TanhUPAOp)

Tanh UPA SHAVE kernel


Syntax:

```
operation ::= `EMU.TanhUPA` attr-dict
              `inputs` `(` $input `:` type($input) `)`
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`input` | ranked tensor of 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 16-bit float values

### `EMU.WeightsTableOp` (vpux::EMU::WeightsTableOp)

Intermediate task for creating weights table based on the addresses of CMX buffers


Syntax:

```
operation ::= `EMU.WeightsTableOp` attr-dict
              `op_input` `(` $op_input  `:` type($op_input) `)`
              `op_output` `(` $op_output  `:` type($op_output) `)`
              (`weights` `(` $weights^  `:` type($weights) `)`)?
              (`bias` `(` $bias^  `:` type($bias) `)`)?
              `->` type(results)
```


#### Operands:

| Operand | Description |
| :-----: | ----------- |
`op_input` | ranked tensor of 16-bit float or QuantizedType values
`op_output` | ranked tensor of 16-bit float or QuantizedType values
`weights` | ranked tensor of 16-bit float or QuantizedType values
`bias` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
`output` | ranked tensor of 32-bit signed integer values

