.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000001110000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000001111000000000
000000000000000001
000010000000000010
000000010000000000

.io_tile 7 0
000000000000011010
000000000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011000
001100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000011010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000011000
000011110000100000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000001010000000000
010000001000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000001010001000000
001100001000000000
000010000000000000
100010110000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000011010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
101000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000010110000000001000000001000000000
000000000000000000000110000000001010000000000000001000
101000000000000000000010100000000001000000001000000000
000000001110000000000100000000001010000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001001100000011000000000000000000000000000
000000000000000001000010001001000000000010000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000111000000000000000000000100000110
000000000000000000000000001111000000000010001000000101
110010100000001101100000001111001000001001000000000000
000001000000000101000000001101111001111100000000000000

.logic_tile 2 1
000000000000000000000011100000000001000000001000000000
000000000000000000000110110000001111000000000000001000
101000000000011001100000010011111110001100111010000000
000000000000101111000010100000011001110011000011100001
110000000000000001100011100001101000001100110000100000
110000000000000000000100001101000000110011000000100100
000000000000001000000110100001011010110001110000000000
000000000000000001000000000000111110110001110000000000
000000000000000000000000000000011111001000010100000000
000000000000000000000000000101011001000100100000000000
000000000000001000000000000000011001111011010100000000
000000001010000001000000001111011111110111101000000000
000000000000000000000110011101111001000010000000000000
000000000000000111000010001111001000000000000000000000
110000000000000000000110010001111111000001100100000110
000000000000000000000011000000111111000001100010000001

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000011100000000000001101001100111000000000
000000000000000000100000000000011101110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000100000000001000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000101000010100111001000001100111000000100
000000000000000000000000000000000000110011000000000000
000001000000000111000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000001
000000000000000000000000000000001001001100110000000100
000000000000000101000000000000001000110011000000000010

.logic_tile 5 1
000000000000000101100000000011011001001000010000000000
000000000000000000000010110111001000100001000000000000
111000000000001101100000000101111101001010000000000000
000000000000000101000000001111111011100000100000000000
000000000001000000000110110001001010010101010000000000
000000000000100000000010100000010000010101010000000100
000000000000000000000110110000001010001100110000000000
000001000000000000000010100000011011001100110000000001
000000000010000001100000000001000000111111110000000000
000000000000000000000010111001000000000000000000000000
000000000000000000000000010000000000000000100110000001
000000000000000000000010100000001110000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000001101000010101011000000000010000000000000
000001000000000000000000001000000001011001100000000000
000010000000000000000000000001001011100110010000000010

.logic_tile 6 1
000000000000000101000110010011011111000010010000000000
000000000000000000100011111001001010100100000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011100000011100000100000100000000
000000000000000000000010110000000000000000000000000000
000000000000001001100000001101001000011010010000000000
000000100000000001000000001111111111000000000000000000
000000000000001111100000001101000001110000110000000000
000000000000000001000000000011101110001111000000000000
000000000000000001000000000011100000011001100000000000
000000000000001101100000000000001000011001100000000000
000000000000001000000000010000001110000100000100000000
000000000000000011000010000000000000000000000000000000
000000000000000101000000011001101100000000000000000100
000000000000000101100010000101101001100000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000100100000000
000000000000000000000010110000001010000000000000000000
101010000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
001000000000000000000000000011100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001001000000110011000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000000111001100110011000100000000
000000000000001000000000000111100000010110100100000000
000000000000000001000000000000000000010110100100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000001000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
101000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000011100000010000100010000010
000000000000001011000000000000001000010000100000000000
000000000000000001100000000001000000000000000100000000
000010000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000001000000000001100000000000001000000000
000000000000000000100000000000000000000000000000001000
101000000000000001100110010101100000000000001000000000
000000000000000101000111010000000000000000000000000000
010000000000000000000010100000000001000000001000000000
110000000000000111000000000000001000000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000000010100000001010111100000000000000
000000000000000000000000011101101000111100000000000100
000000000000000000000010101001100000000000000000000000
000000000000001000000000001000000000010110100000000000
000000000000000001000000001001000000101001010000000000
000000000000000000000000001000000000000000000110000010
000000000000000000000000000011000000000010000000000110
110000000000000000000000000011000000111001110000000000
000000000000000000000000000000101000111001110000000000

.logic_tile 2 2
100000000000001101000000001000000000000110000000000000
000000000000000001100000001011001011001001000000000010
111000100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
010000000000000000000011100101101111010100000000000000
100000000000000000000000000001011001100000000000000000
000010100001011000000010111000011100101000000010000000
000000000000000101000110001111000000010100000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000011111011100000101001010000000000
000000000000000000000000010000001100000000110100000001
000000000000000001000010010000011000000000110000000000
000000000000000000000000000000000001010000100100000000
000000000000000000000011001011001011100000010000000000
110000000000000000000000000000011101110000000000000000
000000000000000111000011100000001110110000000010000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000010101000000000000000000100000000
000001000000000000000000001011000000000010000000000000
111000000000100001100000001000000000000000000110000000
000000000001000000000000000001000000000010000000000010
000000000000000000000110101000000000100000010000000000
000000000000000000000100000011001100010000100000000000
000010100001010000000000000000000001000000100100000101
000001000000100101000000000000001110000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000001011000000000000001011000000000000000000
000010100000001000000000010000000000000000100100000000
000001000000001011000010100000001110000000000000000000
000000000000001000000000000001011010010101010001000000
000000000000000101000000000000100000010101010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001000000000000000000000
101000000000000000000000010001100000000000000100000000
000000001110000101000010100000100000000001000010000000
110000000000000000000000000000000000010110100110000000
010000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000001
000000000000100001100110001000000000000000000110000000
000000000001010000100110100011000000000010000000000000
000000100000001000000000000000000000000000100110000001
000001000000001001000000000000001101000000000000000000
000010100000010000000000011000000001011001100100000000
000001000000100000000010010111001100100110010000000000
110000000000000001100000000000000000000000000110000001
000000000000000000100000000011000000000010000000000000

.logic_tile 6 2
000000000000000101000110110011011000100010010000000000
000000000000000011100010010001101101001001100000000000
101000000000000101000000000111000000000000000100000000
000000000000001101100000000000100000000001000000000000
000000000000001101000110010000000001000000100100000000
000000000000000001100010100000001000000000000000000000
000000000000001101000110100001011101110011000000000000
000000000000000001100000001111101101000000000000000000
000000100000101000000110011111101100100010010000000000
000010000001011001000110000101011010000110010000000000
000010100001011001100110000101100000001111000000000000
000001000000100101000100001101101000110000110000000000
000000000000100000000110110011101001001000010000000000
000000000000000000000010011001011011100001000000000000
000000000000001000000000000101001101100000000000000001
000000000000001001000000000101101010000000000000000000

.logic_tile 7 2
000000000000000000000000000111100001100000010000100000
000000000000000101000000000000101001100000010000000000
101000100000000000000000010001000000000000000100000000
000000000000000111000011010000000000000001000000000101
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001011000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010011000000000000000100000100
000000000000000000000011000000000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000110010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000101011011100000000000000000
000000000000000000000010100000101010100000000000000000
000000000000000101000000001101100000100000010000000000
000000000000000101000000000101001011000110000000000000
000000000000000000000000000000000001000000100110000100
000000000000000000000000000000001001000000000000000000
000000000000000101100000001000000000000000000110000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000111100111100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 9 2
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001000000000000000111000000
110000000000000000000000000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000100000000111100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001000000000010000000000000000001000000000
000000000000001111000011100000001000000000000000001000
101000000000001000000000000000000001000000001000000000
000000000000000111000000000000001010000000000000000000
010000101100000000000010100000000001000000001000000000
110000000000100000000100000000001000000000000000000000
000000000000000111000000000101101000111100001000000000
000000000000001101100000000000000000111100000000000000
000000000000000000000000001000001000100100000100000100
000000000000000000000000000111001001011000000010000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
100000000000000000000110000001000001001001000100000000
000000000000010001000000000000101011001001000000000000
111000000000000101000000000101111010010100000100000000
000000000000000101000011100000100000010100000000000000
010000000000001000000000000111001101010000100000000000
100000000000000001000000000001011001010000010000000000
000000000000000001100111100101100001010000100100000000
000000000000000000000000000000101111010000100001000000
000001100000000000000010001011101100000110100000000000
000010100000000101000000001001111100001000000000000000
000000000000000000000010000101111000010100000100000000
000000000000000000000000000000100000010100000000000000
000000000000001000000000001001100000000000000100000000
000010000000000101000000001101000000101001010000000000
110000000000000000000000000101100000000000000100000000
000000000000000000000010110101100000010110100000000000

.ramb_tile 3 3
010000000000000001000000011101011100000000
001000001010000000100011110001000000000000
111000000000001111110110110011011000001000
000000000000001011100011100011010000000000
110000000000001000000011100001111100000000
111010000000000101000000001101100000000000
000000000000000111100000011111111000001000
001000000000000000000011110001110000000000
000000000000001011100000000111111100000000
001000000000000101000000001001100000000000
000000000001000111000000010011111000000000
001000000000001001100010100001110000000000
000000000000000000000111101111111100000000
001000000000000000000000000101000000000000
110000000000001101100110111111111000001000
011000000000001001000010011101010000000000

.logic_tile 4 3
100000000000100000000000001000000000010000100100000000
000000000000000000000011111111001001100000010000000000
111000001110000000000110000000011111000000110100000000
000000000000000000000000000000011110000000110000000000
010000000000001000000000001011000000000000000100000000
100000000000000001000000001111000000101001010000000000
000000000000100001100000000000011110000000110100000001
000000000001010000000000000000011111000000110000000000
000000000000000001100000001000000001010000100100000000
000000000000000000000000001111001010100000010000000000
000000000000000000000000010011111110000001010100000000
000000000000000000000010000000110000000001010000000000
000000000000000000000000011001100000000000000100000000
000000000000000000000010001111100000101001010000000000
110000000000001000000111000111100000000000000100000000
000000000000000001000100000101100000010110100000000000

.logic_tile 5 3
000000000000000001000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000100000000000000000011011001100111000000000
000000000011000000000010110000001110110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000001101000010110000001011110011000000000000
000000000000100011100010100001101000001100111000000000
000000000000010000100100000000100000110011000000000101
000000000000001000000000000000001000001100111000000100
000000000000001011000000000000001100110011000000000001
000010100000000001000000000000001000001100111000000001
000000000000000000100000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000101100100000000000000000001001001100110000000001
000000000000011001000000000000001100110011000000000000

.logic_tile 6 3
000001000000000000000000000000011100000100000100100000
000010000000000000000000000000000000000000000000000000
101001001000000000000000001000000000000000000100000000
000000100000000000000011111011000000000010000000000000
000000000000100000000000001000000001111001110000000000
000000000000010000000000000111001001110110110010100100
000000000000000000000000000000001110000100000100000000
000000100000000000000000000000010000000000000000000000
000000000000000000000110010000011110000100000100000000
000000100000000000000011010000010000000000000000000000
000000101110100011100110000000000000000000000100000000
000001000001001101100000001011000000000010000000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000100000000001101000000000000000010
000000000000100101100000010000011100000100000100000000
000000000001010000100011000000000000000000000000000000

.logic_tile 7 3
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000001000000010010000000000000000000000000000
110001000000001111000010010000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000100000010000000000
000000000000000000000000000101001001010000100010000000
000010100000000000000010000101000000000000000000000000
000000000001010000000000001111100000101001010001100000
000000000000000000000000010000000001100000010010000000
000000000000000000000010101001001000010000100000000000

.logic_tile 8 3
000000000000001001100000001000000000000000000100000000
000000000000000001000000001101000000000010000000000000
001000000000000111100000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
110010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000110011000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000001101000000000010000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000001100000100000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000111100000010000000000000000000100000000
000001000000000000100010011011000000000010000100100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
110000000000000111100010100000000001000000001000000000
001000000000000000100000000000001000000000000000001000
111000000000001000000000000000000000000000001000000000
000000000000000001000000000000001000000000000000000000
010000001100000011100000010000001000111100001000000000
101000000000000000100010000000000000111100000000000000
000000000000000001000111100011011010111101010000000000
001000000000000000000100000000100000111101010000000000
000000000000000000000000000000000001001111000000000000
001000000000000111000010100000001011001111000000000000
000000000000001011100000000101001100001001010000000000
001000000000001111100000001101001001011100000000000100
000000000000000000000000000000011101000000110100000000
001000000000000000000000000000001100000000110000000100
110000000000000000000000000101001100101000000000000000
001000000000000000000000001001000000000000000000000000

.logic_tile 2 4
010001000000001101000010100001011101111001110000000000
001000000000000001100110101101011101101000000000000000
101000000000000111000111011101001110100000010000000000
000000000000000101000111101001101011111110100000000000
110000000000000011100111011001111010101001000000000000
011000000000101111000110010011101011111001100000000000
000000000000001000000000000001101001000110100100000000
001000000000001001000000000011011111001001100010000000
000000000000000001000000010111011110111001110000000000
001000000000001001000011001101101100101000000000000000
000000000000000000000110101001001010000111000110000000
001000000000000101000010010001001110001001000000000000
000000000000101001000000011101011000000010100100000100
001000000011000111000010001001001010000110100000000000
000001000000001000000010010000011110110000000010000000
001010100000000101000110110000011001110000000000000000

.ramt_tile 3 4
000000000000000000000111010011111110000000
000000000010000000000010011101000000000000
101010100000001111100000000001111110000010
000001000000001001100000001101000000000000
110000001110000001100010011011011110000000
110000000000000000100111110101000000000000
000000000000000001000000001101011110000000
000000000000000000100010010001000000000000
000000000000000001100000011001011110000000
000001000000000000100011101011100000000000
000000000000000001100000010001011110000000
000000000000001111100011001111100000000000
000010100000000000000011111111111110000000
000000000000000000000010101111100000000000
110000000000001011100110111011011110000000
010000000000001011100010011101100000000000

.logic_tile 4 4
010000000000000111100000000000000000000000000100000000
001000000000000000100000000101000000000010000000000000
101000000000000001100111011101111110000000010000000000
000000000000000000000011011011111111000010000000000000
110000000000000001000111000001100000000000000100100000
011000000000000000000100000000100000000001000000100000
000000001110000101100110000111011011110000010000000000
001000000000000000000100001011101000110110010001000000
000010000001010000000111001001011111100000010000000000
001001000000100001000111111001011101111110100000000000
000000000000100001100010111111111000101100010000000000
001000001011000000100010010011011000011100010000000000
000000000000000000000111110000000000011001100100000000
001000000000000000000010111101001100100110010000000000
110000001110010101000110100000001100000100000100000001
001000000000100000100110110000000000000000000000000010

.logic_tile 5 4
010000000000000000000010100000001010000011110100100001
001000000000000000000011100000000000000011110001000000
111000000000000000000000000111100000000000000100000000
000000000000000000000010100000000000000001000000000001
010000001000001000000000000000000001000000100100000001
011000000000000001000010100000001001000000000000000001
000000000000000000000000000000011110000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001101000000000000000000
000000000000000000000000010000001110000100000110000000
001000000000000000000010100000000000000000000000000000
000000000000000101100000000000001000000100000100000001
001000000000000000000000000000010000000000000000000011
110000000100000101100110100000000000000000000110000100
001000000000000000000000001101000000000010000000000000

.logic_tile 6 4
010010100000000111100111000001111000000000110000000000
001001000000000000100100001101101010110000000000000000
101000000000000101000111000000001110010101010000000000
000000000000010000000100001111000000101010100000000000
000000000000001111100111001011100000000000000000000000
001000000000000101000000001011100000111111110000000000
000000000000100000000010000011011010111001000100000000
001000000001010000000000001001011000110000001000000001
000000000000101000000110000011100001011001100000000000
001000000001010001000100000000001101011001100000000000
000000000100001001100110011000011100010101010000000000
001000000000011001100110010011000000101010100000000000
000000000000000001100000010000001010110011000000000000
001000000000000000100010010000001110110011000000000000
110000000000000000000000000000000000011001100000000000
001000000000000000000000001111001101100110010000000000

.logic_tile 7 4
010000000000010000000000010000000001000000001000000000
001000000000100000000011010000001010000000000000001000
101000000000000000000000010011000001000000001000000000
000000000000000000000010000000001110000000000000000000
010000000000000000000111110011101000001100110100000000
111000000000000000000111111011000000110011001000000000
000000000000000001100000001000011000011111000000000100
001000000000000111000000000111011011101111000000000000
000000001110000000000010011111111100001100110100000000
001000000000000111000010000101000000110011001000000000
000000000001010011100000000101100000010110100100000000
001000000000100000100000000000000000010110100000000000
000000000100000000000000001101101100000100000000000000
001000000000000000000000000101011101000000000000000000
110000000000001101100000000000001001011110100000000001
111000000000000001000000001101011010101101010010000000

.logic_tile 8 4
010000000000001101000000011000000000000000000100000000
001000000000001111000011110101000000000010000000000000
001000000000000000000010100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000000000010100001100000000000000100000000
011000000000000101000000000000100000000001000000000000
000000000000000101000000001000000000000000000100000000
001000000000000101000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
001001000000000000000000000001000000000010000000000000
000000000000000000000000000000011110000011110000000000
001000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000101100000000000000000000000100100000000
001000000001010000000000000000001000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000111100000000000000000000000000000
011000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
001010000000000000000000000000000000000000000000000100
000000000000000111100000000101011000000010100010000001
001000000000000000100000000000110000000010100001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
100000000101001000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000

.io_tile 0 5
000000000100001010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000011100111111101011111010010100100000000
001000000000000000000110001101001111000010100001000000
101000000000000000000010111101111111000110100000000000
000000000000000000000010111101001001001000000000000000
010000000000001011100110000011100000000000000000000000
011000000000001111100010110000100000000001000000000000
000000000000000011100010000101011000111000110000000000
001000000000000000000011001011011000011000100000000000
000001000000000000000011101111101110000111000100000000
001010100000000000000110011011001101000110000000000010
000000000000001101100110011111011011010110100100000000
001000000000001111000010000111111100000000100000000010
000000000000000000000010100001001110100100010000000000
001000000000000001000010000101111011111000110000000000
000000000000001001000110100111111100110000010000000000
001000000000000101100000000000001011110000010001000010

.logic_tile 2 5
010000000000100000000000001011011111100001010000000000
001000000000011101000011111001111101111010100000000000
101010100000000011100111111111111001101100010000000000
000001000000000000100111011101111111011100010000000000
010000000000001101000110011001111101000000100000000000
011000000000001111000110010011111110100000010000100000
000000000000000011100010101101111010010110100100000000
001000000000000101100110000111101010000000100000000000
000000000000001000000110100011111000000001010000000000
001000000000000101000010100011000000101001010000100000
000000000000000101100110000101001101101101010000000000
001000000000000001100110001101011111100100010000000000
000000000000001000000010100101111111000010100100000000
001000000000000001000000000001001010001001010000000100
000001000000001111000110110111001011101000010000000000
001010100000000001000010110111111111011101100000000000

.ramb_tile 3 5
010000000000001111000011110011001100000000
001000001000001111100111110101100000001000
111000000000000111100000000111101100010000
000000000000001001000011100001100000000000
010000000000001111100000001111101100000000
011000000000000111100000000111100000001000
000000000000001111100000001001101100000000
001010000000001111100000000001100000000000
000000000000001011100010000001001100000000
001000000000000011000000000001100000000000
000000000000000000000000000111001100000000
001000000000000001000000000101000000000000
000000000000100001000000001111001100000000
001000000000011001000000000101000000000000
110000000000000011100011101001101100000000
011000000000000000100110010101000000000000

.logic_tile 4 5
010000000000000000000010000000011000000100000100000000
001000001100000000000100000000000000000000000010000000
111000000000000001100000000000000000000000100100000000
000000000000000000000010100000001010000000000000000000
000000000000000000000010000000000000000000000100000001
001010000000000101000000000111000000000010000010000000
000000000000100000000000011000000000000000000100000001
001000000001000101000010001101000000000010000010000000
000000000000000000000000001101111110101101010000000000
001000000000000000000000001011011011100100010001000000
000001000000000001000000010000011000000100000100000000
001000000000000000000010010000010000000000000000000000
000000000001000001100000000000011100000100000100000000
001000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
001000000000000000000010111001000000000010000000000000

.logic_tile 5 5
010000000000000000000011100000000000000000100110000000
001000000000000111000011110000001011000000000001000010
111000000000000000000000010001100001111001110000000000
000000000000000000000011100000101111111001110010000001
010000000000000000000010000001001010010101010000000000
011000000000000101000000000000100000010101010000000000
000000000000001000000010011001001111001100000000000000
001000000000001011000011010101001011110000000000000000
000000000000000000000000000000000000000000100100000001
001000000010000000000000000000001000000000000001100000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000001000000100100000001
001000000000000101100000000000001011000000000001000010
110000001101000000000000000000000000000000100000000000
001000000000000000000010010000001110000000000000000000

.logic_tile 6 5
010000000000000111000110101001001101011111110000000000
001000000000000000000010101001101111111111110000000000
111001000000000000000010110001001101100010000000000000
000000000000000000000010001111101010001000100000000000
110000000000000101000111000000000000000000000100000000
111000000000000000000110001101000000000010000001100000
000000000100000101000111000000011010010101010100100000
001000000000000101000110100001010000101010100000000000
000100000000000001100000000101100000000000000100000001
001000000000001111000000000000000000000001000000000000
000100001000100001000000000000001000000100000100000000
001000000000001111000011110000010000000000000000100000
000000000000000000000111011011111010100010000000000000
001000000000000000000111100011011010001000100000000000
110000000000000000000110001101111100100010000000000000
001000000000000000000000001001011011000100010000000000

.logic_tile 7 5
010000000000000000000010100001101110010000000000000000
001000000000000000000110100101011001010110000000000000
101000000000001101000000000011100000000000000100000000
000000000000000001000000000000100000000001000000000000
010000000000000101000010100111100000000000000100000000
111000000000001101100010110000000000000001000000000000
000001000000000101000000000000000000000000100100000000
001010000000000101100000000000001101000000000000000000
000001000000001000000111000101011001110001010000000000
001010100000000001000000000111101111110001100000000000
000000000000000001100000011001011010100000010000000000
001000000000000000000011000001101010010100000000000000
000000000000010001100110010011111011101000110000000000
001000000000100000000010000011001000111100110000000010
110000000000001111000110001111001000110101010000000000
111000000000001011000000000001111001111000000000000000

.logic_tile 8 5
010000000000000000000010100000000000000000000100000001
001000000000000101000010101001000000000010000000000000
101000000000000000000111000000011010000100000100000000
000000000000000101000110100000010000000000000011000100
010000000000000101000111100000000000000000100100000001
111000000000000000000100000000001010000000000000000000
000000000000000000000010100000000001000000100100000000
001000000000000000000000000000001001000000000000100010
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000011
000000000001010000000000000000000000000000100100000010
001000000000100000000000000000001001000000000000000010
000000000000000000000000000000000001000000100110000010
001000000000000000000000000000001000000000000000000000
000000000010000000000000000001100000000000000100000100
001000000000000000000000000000100000000001000000000010

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000111
001000001010000000000000000111000000000010000010000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100001000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100110000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000000000001001011101000010000000000
000000000000000111000000001111001110100000000000000000
000000000000000000000000000000000001010000100110000000
000000000000000000000000000111001001100000010000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000001000011101101000110000000000
000000000000000101000010010111011000010100110000000000
000000001110001000000110100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
110000000000001001100000000000011100001100000100000000
000000000000001101000000000000001110001100000000000010

.logic_tile 2 6
100000000000000001100010011011111000111000000000000000
000000000000000000000110001001011011111100000000000000
111000000000001001000010010011111010000001010100000000
000000000000000111100110000000100000000001010000000000
010001000000101000000011100111101101010010100000000000
000010100000000111000000000111101000000001000000000000
000000000000100111000000001101011110101001010000000000
000000000001001001100000001001101010010100100000000000
000000000000000011100000001001000000000000000100000000
000000001000010000000000000101000000101001010000000000
000000000000000111000000000001101111000010000000000000
000000001010000000000011101111001010000011010000000000
000000000000000001000000001111101000000010000000000000
000000000000000000000010100001011110000111000000000000
110000000000000001100000001001001011101001010000000000
000000000000000101000010101001111000010100100000000000

.ramt_tile 3 6
000000000000000000000000000011111010000100
000000000000000000000011101101000000000000
101000000000001111000010010001011010000000
000000000000000011000111000101110000010000
110000000000001000000010011011111010000000
110000000000000011000011000101100000000000
000010100000001001000111100011011010000000
000001000000001011000110001101110000000000
000000000000000000000000001111011010000000
000000000000001111000010111001100000000100
000000000000000101010010101011111010000000
000000000000001101000100001001010000000001
000000000000000101000111110001111010000000
000000000000100000000011100011000000000000
010010000000000000000000001111011010000000
010001000000000000000000001101010000000100

.logic_tile 4 6
000000000000110000000000001011101111101001010000000000
000000000111010000000011110101011000010100100000000100
101000000000000001100000000000000001001111000000000000
000000000000001101000000000000001000001111000000100100
010000000000000111100000011000011110000101000110000000
010000001000000000000010001111001101001010000001000001
000000000000000001000000000000001100000011110000000000
000000000000000000100000000000010000000011110000100000
000000000010000111100011111011001100111100000000000000
000000000000000000000110000111100000111101010000100000
000000000000000011100000010111100001101111010100000000
000000000000000000100010001111101110110110111000000000
000000000000000000000000001111111110000001010100000000
000010000000000000000010101111100000101000000000000100
110000000000000111100010000011101011000010000000000000
000000000000100001100010101101101000000000000000000001

.logic_tile 5 6
000000000000100000000000010000000000000000001000000000
000001000001010000000010010000001001000000000000001000
000000000000000001100000000000001001001100111000000000
000010001100000000000010100000011011110011000000000000
000000001110000000000011100000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000001000000000000001001001100111000000000
000000000000000101000011100000001010110011000000000000
000000000000100000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000001000000010000001001001100111000000000
000000000000000000000010000000001100110011000000000000
000000000100001000000000000000001001001100110000000000
000000000000001001000000000000001001110011000000000000
000000000000000000000000001101011100001010000000000000
000000000001000000000000000001111110100000100000000000

.logic_tile 6 6
000000000000000101100110100111011000110110100100000001
000000000000000101000010100001101111101001010000000001
111000000000001111100110110101000000011001100000000000
000000000000000101100011000000001011011001100000000000
000000000000001111100011110011101001001010000000000000
000000000000001011100010101101111000100000100000000000
000000000000001101100111111011001001000000010000000000
000000000000000101000010000111111011010000000000000000
000000000000000001100000010001001101001010000000000000
000000000000000000000010011011001011100000100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110011001111011001000010000000000
000000000000000000000010000101101001100001000000000000
110001001000001000000000000000000000011001100000000000
000000100000000001000000000101001011100110010000000000

.logic_tile 7 6
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
101000000000000000000000000000011110000100000100000000
000000000000000000000011110000000000000000000000000000
110000000000000101000000000000000000000000000100000000
010000000000000000100000000101000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000001101100000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010110000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100111000111000000000000000000000000000000
110000000000010000000100000000000000000000000000000000

.logic_tile 8 6
000001000000000000000000000000001101111100010100000000
000000100000000000000011101001011111111100100000100000
111000000000001011100000000000000000000000000000000000
100000000000001011100000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001000000000010000001111100000101001010100000000
000000000000000000000000000001100000000000000000000000
000000001100000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000010000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101001001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000010101101011101000110100000000
000000000110000000000011110000011011101000110000000010
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011000000000000000100000000
000000000000000000000000001101000000101001010000000000

.io_tile 13 6
100000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000011000000000
000000001000000000
000000000000000000
101000000000000000
000001111000010010
000000001000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000001000000010100111001100010100000100000001
000001000000000001000000000000000000010100000000000000
111000000000000000000000010001100000001001000100000001
000000000000000000000010000000101110001001000000000000
010000000000000000000000001111000000000000000100000000
000000000000100000000000001101000000010110100010000000
000100000000001000000010001000000000001001000100000000
000100000000000001000100000101001110000110000010000000
000000000000000001100110010000001110000000110100000000
000000000000000000000010000000001101000000110010000000
000000000000000000000000000001000000001001000100000000
000000000000000000000000000000001110001001000000000000
000000000010000000000000000011001110000001010100000000
000000000000001001000000000000100000000001010000100000
110000000000000000000000000000000000010000100100000000
000000000000000000000000000111001001100000010000000010

.logic_tile 2 7
100000000000100000000010110000000000000000000000000000
000000000001000000000111110000000000000000000000000000
111000000000001111100000011111111011000010000000000000
000000000000000111000010000111011100000011100000000000
010000000000000111000000000001101100010100000100000000
100000000000000000100000000000010000010100000000000000
000000000000000000000011001001100000000000000100000000
000000000000000000000010110001000000101001010000000010
000100100000000101010110010000011000000000110100000000
000000000000000000000010000000001101000000110010000000
000000000000000101000000000101011001101001010000000000
000000000000000000000000001001011011010100100000100000
000000000000000101100000000011011111000110000000000000
000000000000000000000000000111001011001010000000000000
110000000000000101100000000000001001001100000100000000
000000000000001001000000000000011000001100000000100000

.ramb_tile 3 7
000000000000000000000000001011101010000000
000001000010000000000000000111000000000000
111000000000001000000111011011011000000000
000000100000001101000111011001000000000000
010000000001001000000011100111101010000000
110000001000101111000100001011000000000000
000000000000000011100111101111011000000000
000000000000000111000000000101000000000000
000010100000001000000111011111001010000000
000001000000000011000111011001000000000000
000010100000011011100000000011111000000000
000001000000101001000010011011000000000000
000000000000001001100000011111101010000000
000000000000000111100011101011100000000000
010000000000000111000000000101111000000000
110000000000001111000011111111100000000000

.logic_tile 4 7
100100000000001000000110100011111010010100000100000000
000000000000000001000010100000100000010100000000100000
111000000000000000000010001000001100010100000100100000
000000000000000000000100001011000000101000000000000000
010000000000000000000000000000011101000000110100100000
100000000000000000000010100000011100000000110001000000
000000000000001000000110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000001101011111000011100000000000
000000000000000111000000001111111011000001000000000000
000000000000000000000111000001000001001001000100000000
000000000000001001000100000000001101001001000001000000
000000000000000000000010100111101000000110100000000000
000000000000000000000100001111111001000000100000000000
110000000000000000000010111000000001010000100100000000
000000000000000000000110101011001001100000010000000001

.logic_tile 5 7
000000000101010000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
101001000000000001100000000011100001000000001000000000
000010100000001111000000000000101010000000000000000000
110000000000000000000000000011101001001100110000000000
010000000000000000000000000000001000110011000001100000
000000000000000000000010101000000000000000000100000000
000000000001001111000110111101000000000010000000100100
000000001110000000000000001000000000000000000100000100
000000000000000000000010011101000000000010000000100000
000000000000000001100000010000000001001111000100000100
000000000000000000100010010000001000001111000000000001
000000000000000000000000011111011010001100110010100000
000000000010010000000010011011100000110011000000100100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000001000000000001000001000111101010000000000
000000000000000111000000000011010000111110100000000100
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000011001100000000000000100000001
000000000001000000000011111101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000001000000001101000011100000000000000000000000000000
101010100000000000000000000001000000000000000100000000
000000100000000000000010010000000000000001000000000000
010010100001000000000110000000000000000000000000000000
010000000000001001000110000000000000000000000000000000
000001000001000001000000000011111000000100000010000101
000010000000100000000000001101111010000000000000000001
000010000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000010000000000010000000000000000000000000000
000001000010000000000011010000000000000000000000000000
101000000000000000000000000001011000010100000100000000
000000000000001101000011100000110000010100000010000110
110000000000000000000000000111100000000000000000000000
010000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000010000100100000100
000000000110010000000010101001001001100000010000000000
000000000001010000000000000001101000101000000100000100
000000000000100000000000000000110000101000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011110000100000000000000
110000000000000000000000000000010000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000010110000000000000000000000000000
000000000000000000000000000000000000000010000010100101
000000000000000000000000000000000000000000000011100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101100000000000000100000000
000000000001000000000100000000100000000001000000100000
110000000001010111100000000000000000000000000000000000
110000000000000000000010110000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000011100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011100001010000100100000000
000000000000000000000011110000101000010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
001111010000000000
000000000000000000
100000000000000001
000000011000000010
000000001000010000
001000000000000000
000000000000000000
000000000000000010
000000000000000000
010000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000000000000000001100001010000100100000000
000000000000000000000000000000001011010000100010000000
111000000000000001000000001000000001001001000100000001
000000000000000000100000001111001000000110000000000001
010000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100101100001001001000100000001
000000000000000000000000000000001000001001000000000000
000000001110001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010000100100000000
000000000000000000000000000000001011010000100000100000
110000000000000000000000010000001101001100000100000000
000000000000000000000010000000001000001100000010000000

.logic_tile 2 8
000000000000001000000111000001101010110000010000100000
000000001000011001000110000101101111110000110000000000
101000000000000000000111100000000001000000100100000001
000000000000000000000000000000001101000000000000000000
000000000000000101000010001111111010010100000000000000
000000000000001101000100000011101011011000000000000010
000000000000001000000000000001011101000011100010000000
000000000000000111000000000000011001000011100000000010
000001000000100101000000000000000001000000100000000000
000000100001010000000000000000001111000000000000000000
000000000000000000000110000000011110000100000000000000
000000000000001001000011010000000000000000000000000000
000000001111000000000110000011011010010100000000000000
000000000000100000000000001001001011011000000000000000
000000000000000001100111000000000000000000100100000000
000000000000000000100010100000001001000000000000000000

.ramt_tile 3 8
000000000001000111000111101011111100000000
000000001000101001000111101111100000000000
101000000000001101100111111001001110000000
000000000000000101000111010101010000000000
110010100000000000000000001001011100000000
110000000000000000000000001001100000001000
000000000000000111100000000101101110000000
000000000000000111100000000001010000000000
000000000000000000000000000001111100000000
000000000000001111000000001001100000000100
000000000000000111000011110011011110000000
000000000000001111000111101111000000000000
000010100000000000000011101001111100000000
000000000000000000000010000011000000100000
010000000000001111000110101011101110000000
010000000000000101000000000111110000000000

.logic_tile 4 8
000000000000000000000000000101101011110000010000000000
000000000000000000000010111001111101110000110000100000
101000000000001001100000010000000001000000100100000000
000000000000001001000010010000001000000000000000000000
000000000000001000000000011011101110000001010000000000
000000000000000101000010011001001100011111100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000001000000000010000000001000000100000000000
000000000000001001000010000000001000000000000000000000
000000000000000001010000010000000000000000100100000000
000000000000000000000011110000001111000000000000000000
000000000000000011100000000101011100110010100000000000
000000000000001101000011110111001101110010010010000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000100000101000000000000011011001100111000000000
000000000000010000000000000000001011110011000000000000
000000000001010000000010100000001000001100111000000000
000000000000100000000000000000001111110011000000000000
000000000010000101000000000111101000001100111000000000
000000000000000101000010110000100000110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000001
000000000000000000000000000111001000001100111000000010
000000000000000000000000000000000000110011000000000001
000000000000000101000010100000001000001100111000000000
000000000000000000000000000000001011110011000000000001
000000000000000101000010100000001001001100110000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 6 8
000000000000000000000011100000000001000000100100000000
000000000000000000000100000000001100000000000000000000
101000000000001000000010100000000000000000100100000000
000000000000001111000100000000001100000000000000000001
110001000000100111000000000000000000000000100100000000
010000000000000111100000000000001010000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000001000000000000000100000000
000000000000000000000010100000100000000001000000000001
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101100001001111000000000000
010000000000000000000000000101001001110000110000000000

.logic_tile 7 8
000000000000000001100010100111101001101011110100000000
000000000000000000100100000111011101110111110000000000
111000000000001000000000000001111010000100000000000000
100000000000001001000000000001001100000000000010000010
110000000000000000000000001001001101000000100000000000
010000000000000000000000000101001000000000000000000100
000000000000000001100000000001111010000000100000000000
000000000000000000100000000011001000000000000000000110
000000000000000101000000010000000000000000000000000000
000010101000000000000011100000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000010010000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000111001001111101000000000000000000
000000000000000000000100000101101000000000100000000000
101000000000000111000010100000011100010100000010000001
000000000000000101000100001011010000101000000000000000
010000000000100000000011100000011110000100000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000000000010000001101000000010100000000000
000000000000000000000000000000010000000010100000000000
000010100000000111000000010000011010110011110100000110
000000000000001111100010100000011110110011110010000000
000000000000000000000000001111001100010100000000000010
000000000000001101000000001101010000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 9 8
000000000000001000000000010111000000101111010000000000
000000000000001111000011111001101000111111110010000000
101010100000010000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
110000000000000000000111010000000001000000100100000000
010000000000000000000111110000001111000000000000100100
000000000000001000000000000101000001011111100000000000
000000000000000011000000000111101111001001000000000000
000000000000000000000110010111001010000000010000000000
000000000000000000000010010001111011000000000000000000
000010100000000000000000000101011000111100100000000000
000001000000000000000000000000111110111100100000000001
000000000000001000000000000111000000000000000000000000
000000000000000001000010001001101000001001000000000000
000001001110000000000010000000011001001001010000000000
000000100000000000000010001011011010000110100010000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000001100000100000110000001
000000000000000000000000000000000000000000000001000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000001001000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000001000
000000011000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000001100000000000000000000001110000000110110000000
000000000000000000000000000000001110000000110000000000
111000000000000000000010101000000000001001000110000000
000000000000000000000000001001001110000110000000000000
010000000000000000000110011111000000000000000100000000
000000000000000000000010001111000000010110100000100000
000000000000000001100000000011000000000000000100000000
000000000000000000000000000111000000101001010010000000
000000000000001000000000001000001110000001010100000000
000000000000000001000000001011000000000010100000000000
000000000000000000000000010000001010010100000100000000
000000000000000000000010000111010000101000000001000000
000000000000000001100000000101001110000001010100000000
000000000000000001000000000000100000000001010000000000
110000000000000000000110000101100000001001000100000000
000000000000000000000000000000001110001001000000000010

.logic_tile 2 9
000001000000000000000000001001111100010000110000000000
000010100000000000000000000111001010000000010000000000
111000000000000111100000010000000000000000000100000000
000000000000000000000010100101000000000010000000000000
000010101110001111100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000011001111110000000100000000000
000000001010000000000010100011001010100000110000100000
000000000000001101100000000001100000000000000000000000
000000000000000101000000000000100000000001000000000000
000000000111000000000000000101100000000000000000000000
000000000000100000000010100000000000000001000000000000
000000000000000101000000000011001011010100000000000000
000000000000000101000000001111101000011000000000100000

.ramb_tile 3 9
000001100000100111100111100001001000000000
000011100000000111100111110001010000000000
111000000000000111100000001101001010000000
000000000000000000000010011111010000000000
010000000000011001000111100011001000000000
110001000010001011000100001001010000000000
000000000000000011100111101011001010000000
000000001100000000100100000111010000000000
000000000000011111000011100001101000000000
000000001000011111100011101011010000000000
000000000000000000000000000011101010000000
000000001100000000000011110101110000000000
000000100001000000000000001111001000000000
000000000110101101000000001001010000000000
010000000000001000000000000101101010000000
110000000000001011000011101011110000000000

.logic_tile 4 9
100000000000000101000000001101011011000100000000100000
000000001110000000000000001101001111101100000000000000
111000000110000111100110010101101011001010000000000000
000000000000000000100110010111001111010000010000000000
010000000000000101000110100101101010000001000000000000
100000000000000001000000001101001111101001000000000000
000000000000000111100110101000001100010100000100000000
000000000000000001000000000001010000101000000000000010
000000000000000000000010011000011000000001010100000001
000000001110000000000011000011000000000010100000100000
000000000000001000000000000011101111000100000010000000
000000000000000011000010001011101111100000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000000000000000010100101111001000010010000000000
000000000000000000000110100001011001011000000000000000

.logic_tile 5 9
000000000000000000000010100001111010010101010100000000
000000000000000000000010100000010000010101010010000000
101011000000000101000000000000011011001100110100000000
000001000000000000000000000000011011001100110000000000
110000000000000101000000000000001000010101010000000000
010000000000000000000011101001010000101010100000000001
000000000100000000000010101000000001011001100100000000
000000000000000101000010100101001000100110010000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000010000000011010110011000000000001
000000000000000000000000000001001010010101010000000000
000000000000000000000000000000100000010101010000000001
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000
110000000000000000000000000000000001011001100100000000
000000000000000000000000001001001010100110010000000000

.logic_tile 6 9
000000000000000001100000010000000000000000000000000000
000000000000000101100011010000000000000000000000000000
101000000000000000000010100000011110000100000100000000
000000000000100000000000000000000000000000000001100000
010000000001010000000110011011011000001100000000000000
010000000000000000000010011111111011110000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000001100000
000000000000000000000111000001001010010110100000000000
000000000000000000010000000001010000000010100000000000
000010100000000000000000001000000000000000000100000000
000000100000000000000000000111000000000010000001000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
110000000000001001100110000000001110000100000100000000
000000001100001001100000000000010000000000000001100000

.logic_tile 7 9
000000000000001000000010110000001110111101010010000000
000000000000001001000011111001000000111110100000000010
101010100001010101000000000000001010000100000100100001
000001001110100000100010110000010000000000000000000000
110000000000000000000010100111000000100000010000000000
110000000000000000000110100000101000100000010000000000
000000000000000000000010100011001100010111100000000000
000000000000000000000100001001101011001011100000000000
000000000000000000000000010000000001000000100100000000
000000000000000111000010010000001001000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111111000000000000000000100000000
000000000000001001000010101101000000000010000000100000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000100

.logic_tile 8 9
000000000000001000000000010000000000000000100100100000
000000000000000001000011010000001101000000000000000000
101000000000000001100000000000011000000100000110000000
000000000100000101000000000000000000000000000001000010
110000000000000001100110000001100000000110000000000000
110000000000000111000011100001001011000000000000000100
000010100000000000000000000000000000000000000100100001
000001000000000000000011101111000000000010000000000000
000000000000000000000000010101001010000110100000000010
000000000000000000000010110101011001000011000000000101
000010100000000000000000000111000000000000000100000000
000000001100000000000000000000000000000001000000000100
000000000000000001000011000000011110000100000100000101
000000000000000000000010000000000000000000000000000010
000000000000001000000000000000000001000000100100000100
000000000000001101000000000000001011000000000000100000

.logic_tile 9 9
000000000000000111000000010000000000000000100100000000
000000000000000000000011010000001001000000000001000101
101000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000000100
110000000000001000000111000000011010000100000110000000
010000000000000011000111100000000000000000000000100100
000000000000000000000111000000001010000100000100000000
000000000000000001000100000000010000000000000000100100
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000000000000000000000000000000000000100000100
000001000000000000000000000001000000000010000010000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000100100
000010000000000000000000000000000000000000000110000011
000000001100010000000000001101000000000010000000000100

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000100000000000000000000000000000000
000000001100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000111000000010110100100000000
000000000000000000000000000000000000010110100000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000111000
001100000000000000
000000000000000000
000010000000000000
000110010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
100000001100100001000000001011101111110011000000000000
000000000001010000000011110011011110110001000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000001001000000000000011110000100000100000001
010010100000001111100000000000000000000000000010000001
000000000000000101100000000000000000101111010000000000
000000000000000000100000000001001110011111100000000000
000000000000000000000000000111001010111101010000000000
000000000000000000000000000101000000010110100000100000
000000000000000101000000000000011010000100000100000001
000000000000001101100000000000000000000000000010000101
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 2 10
100000001110100101000000001000000000010000100100000000
000000000001000000000000000101001011100000010000000000
111000000000001000000000000111001101001100000000000000
000000000000001111000010111111011011110000000000100000
010000000000110000000111001001011111001010000000000000
000000000000000000000100000001011110100000100000000000
000000000000001111000010111101100000000000000100000000
000000000000001111100111111011000000010110100000000000
000000000000000000000000010111000001001001000100000000
000000000000000000000010000000001010001001000000000000
000000000000000001100110001101100000000000000100000000
000000000000000000000000000111000000010110100000000000
000000000000001101000000001001011011000010010000000001
000000000000000001100010111001001011100100000000000000
110000000000001101000000001101100000000000000100000000
000000001100000001100010110011000000010110100000000000

.ramt_tile 3 10
000000100000000000000110101101111110000000
000001000000010000000000001001010000000001
101000000000001101100110110101111010000000
000000000000000111000011110011100000001000
010000000000010111100011110001111110000000
110000000000000000100011110101010000000000
000000000000001111000111111111011010000000
000000000000000101000011101101100000000000
000000000001001111000000000001111110000000
000000000000100111000011101011110000000000
000000000000000111000000010111111010000000
000000000000000000100010011101000000000000
000000000000000000000011100001011110000000
000000000000000000000100000011110000000100
010000000000000001100000001011111010000000
010000000000000000100011110011100000000000

.logic_tile 4 10
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001111000000000000000000
111000000000000000000110000111000001100110010001100001
000000000000000000000100000000001101100110010001000000
000010000000010001100110000001100000000000000100000000
000000001000000000100100000000100000000001000000000000
000000000000100000000000000101000000000000000100000000
000000000001010000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000111100001000000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000111100110000111100000000000000100000000
000000000000000000100000000000000000000001000001000000
000000000000001000000000001000000000000000000100000000
000000000000000001000010011111000000000010000001000000

.logic_tile 5 10
000000000000000001100110001101011110000000010000000000
000000000000000000100110111111101010000010000000000000
111000000000000101000111000000000000000000000000000000
000000000000001101100011110000000000000000000000000000
000000000000000101000010100000011000001100110000000000
000000000000000001100110100000011011001100110000000000
000000100000100101000000001001101100001010000000000000
000000001000000101000010101101111001010000010000000000
000000000001010000000000011111100001110000110000000000
000010000000000000000010000111101000001111000000000000
000000000000000000000000000011101001111000100100000001
000010100000011101000000001111011000101000010000000000
000000000000000000000000001001000000000000000000000000
000010100000000000000011110001000000111111110000000000
110000000000001001000110011101101010100010000000000000
000000000000000001000110110101011010000100010000000000

.logic_tile 6 10
000010000000101111000110100111111001001000010000000000
000000000000000101000010100101101011100001000000000000
101000000000001101000110100000000000000000000000000000
000000000000001111000010110000000000000000000000000000
000000000000001101000011100101111111101100000000000001
000000000000000001000011111111101010111100000010000000
000001000010001111100011111000000000000000000000000000
000000000000000001000111100111000000000010000000000000
000000000010000000000000001001100000100000010000000000
000000000000000000000000000001101000000000000000000000
000000000100000000000111000001101010000010010000000000
000000000000000000000100001101111000100100000000000000
000000000000000000000011101011111011111001010110000000
000000000000000000000100001111101110110000001000100000
110000000000001001100110010000001000100000000000000000
000000000000010101000010000101011001010000000000000000

.logic_tile 7 10
000000000000000111000000001101111000101000010100000000
000000000000000000000010110001101011111000100000000000
111000000000001101000000000000000000000000000000000000
100000000000001011100010110000000000000000000000000000
110000000000000101000111011101001100000001010000000000
110000000000000000100110010111111110000000100000000000
000000000000000101100000010011000001101001010100000000
000000000000000000100011010111001011111001110000000000
000000000000001000000011110000001110110000000000000000
000000000000001011000010000000011101110000000000000000
000000000000000000000000001001100000101001010100000000
000000001100000000000000001101100000000000000000000000
000000000000000101100010000111111010111110100100000000
000000000000000001100010000101010000010110100000000000
010000000000001001000000000001011001101000010100000000
110000000000001001000000000001101011110100010000000000

.logic_tile 8 10
000000000000000000000110000001101010000011100000000000
000000000000000000000110100000111001000011100010000000
101000000000100001100010100001011001011111110010000000
000000000000110000100010100000111001011111110000000001
110000000000101101000000010000001100000100000100000000
010000000000001001000011000000000000000000000000000000
000001000000000011100110001000000000000000000100000000
000000000000000000000110000001000000000010000000000000
000000000000000001000000000000001000000100000100000100
000000000000000000000010100000010000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101011111101010001000000
000000000110000000000010001111001011111100110000100000

.logic_tile 9 10
000000000000001101100010000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
101001000000000000000000000101000000000000000100000000
000000000100000000000000000000000000000001000000000100
010000000000000101000000000101100000000000000100000000
010000000000000000000000000000000000000001000000000000
000000100000001111100010100101111011010000110010000000
000011000000001011100110101001101100000011000010000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001010101100000000001011110000111010000000000
000000000000000000100000000001001111010111100010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000010010101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000000001000000100000000000
000000000000000000000011100000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000101100000011111100100000000
000000000000000000000000000000101101011111100000000010
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
010100000000000000
000000000000100000
000011110000000000
000000000000000000
010000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000011111001100111000000001
000000000000000000000000000000001101110011000000000000
000000000000010000000011100000001000001100111000000000
000000000000000000000100000000001100110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001101110011000010000000
000000000000000000000010100000001000001100111000000000
000000000000000101000010100000001101110011000010000000
000000000000000101000010100101001000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000001000000001000000000
000000000000001101000010110000001001000000000000001000
000000000000100101000000000000011001001100111000000000
000000000000010000100010110000011000110011000010100001
000000000000000000000010100000001001001100111000000001
000000000000000000000100000000001011110011000010000001
000000000001010000000010110001001000001100111000000001
000000000110100000000111100000000000110011000010000001
000000001100000000000000000000001000001100111010000000
000000000000000000000000000000001011110011000010000000
000000001010000000000000000001001000001100111010000000
000000000000001101000000000000100000110011000010000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000010000010
000000000000000000000000000011101000001100110000000000
000000000000000000000000000000000000110011000000000000

.ramb_tile 3 11
010000000001000000000000000000000000000000
001000010000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000001010000000000010011000000000000000000000000
000000000000100101000011110001100000111111110000000000
111000000000000000000000000101011010001000010000000000
000001000000000000000000000011001101100001000000000000
010000000000000111100000000111111111011010010000000000
010000001110000000100010110000011011011010010000000000
000000000000000101000010100011100000000000000100100000
000000000000000000000000000000000000000001000001000100
000000000000000111100111100011101010101000000000000000
000000000000000000100111110111110000000000000000000000
000000000000001000000011100111001101011010010000000000
000000000010000111000100000000111110011010010000000000
000000000000000001100010011000001110010101010100000000
000000000000000000000011100011010000101010100000000000
110000000000000000000000000101100001011001100000000000
000000000000001111000011110000001111011001100000000000

.logic_tile 5 11
000000000000001000000111111111011000000010010000000000
000000000000000101000011101111011010011000000000000000
101000000000000101000110110000000000000000000100000000
000000000000000000000010101011000000000010000000000010
000000000000001101000000000101101000001010000000000000
000000000000000001100000000001111001010000010000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000010110011000000000010000000000000
000000000000000000000111000111100000000000000100000000
000000000000001101000000000000100000000001000000000000
000000000000000011100000001011011010100000000000000000
000000000000000000000000000001011010000000000000000000
000000001000101000000000000000000001000000100100000000
000000000000011001000000000000001001000000000000000000
000000000000000111100111110111100001100110010000000000
000000000000000000100110000000001001100110010000000000

.logic_tile 6 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000000000000011100110100011000000000000000000000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000000001111000010111110000000000
000000000000000000000000000000010000010111110010000000
000000000000000000000010000000001100001100110000000000
000000000000000000000000000000001001001100110000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000100111100110001101011100011111110100000000
000000000001010000000110000101111010101011111000100000
101010000000001001100110000111111101101111110100000000
000000000000000101100000000001011001001111110000000000
110000000000001001100000010001001110001111110100000000
110000000000001001100010010101101101101111110000000000
000000000000001101000000011000000000100000010000000000
000000000000000001100010010111001010010000100000000000
000000000000001000000011101111011111010111100000000000
000000000000001011000110010011111110000111010000000000
000000000000000001000010101001001011010110110100000000
000000000000001011000010010101101011111111110000000000
000000000000101101000110001011011100101111110100000000
000010000001010101000110100111101110001111110000000000
010000000000000101100000011011001011110110100000000000
010000000000000101000010100001001110110100010000000000

.logic_tile 8 11
000000000000000000000000000011011000010111100000000000
000000000000000000000010111111001001000111010000000000
101000000000001001100000000011000000000000000100000000
000000000000001011000000000000100000000001000000000000
010000000000000000000010000000011010000100000100000000
110000000000100000000100000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000001000011101111000000000010000000000000
000001000100000111000000000000000001000000100100000000
000011100000000001100010000000001100000000000000000000
000000000000000000000000001101111000000000000000000000
000000000000000001000010001101000000010100000000000000
000000000000000000000110000000000000000000100100000000
000000000000100000000010000000001100000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 9 11
000000000000000000000011110000000000001111000000000001
000000000000000000000011110000001101001111000000100000
101000001011010011100111001000011101110111010000000001
000000000000000101100100001011011001111011100000000000
010000000000000101100010111000001100000001010000000000
110000000000000000000010100011000000000010100000000000
000001000000000101100011101011101101011111110000000000
000000101010000000000000001011111001000000110000000000
000000000000000001100000011101001110010111100000000000
000000000000000000100010110101111001000111010010000000
000000000000000000000110000001111110001111110000000000
000000000000000001000010000011001110000110100010000000
000000000000000001100000000011001111000111010000000000
000000000000001001000010110101011011101011010010000000
000000000001000101000000000111001101100010100100000001
000000000000100000100000001001011000100001010000000000

.ramb_tile 10 11
010000000110000000000000000000000000000000
001000010000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010100001010000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000011111100100000000
000000000000000111000011101011001100101111010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
010000000000001000000000001000000000011111100100000000
010000000000000111000000000111001110101111010001000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000100010
000100000000000000
100000000000000000
100000000000000001
000010000000010010
000001010000110000
001100000000000000
000001110000000000
000000000000000000
000100000000000000
000000000010000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001011000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000100000000000000000000001001111000000000000
001000000001000000000000000000001000001111000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000010000000011100000000110000100000
111000000000000000000100000000001111000000110000000001
000000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000110000100
001000000000000000000000001101000000000010000000000010
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010001000000000101000000000000000000000000000100000000
001010100010000000000000001101000000000010000000000010
111000000000000101000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
110000000000000000000010100000011000000100000100000001
111000000000000000000010100000000000000000000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000010
000000001100000000000000001001100000000000000100000000
001000000000000000000000001001100000111111110000100000
000000000000000000000000010000000000000000100100000000
001000000000000000000010000000001000000000000010000010
000000000000000000000111001000000000010110100100000001
001000000000000000000000001011000000101001010010000010
110010100001010000000000000000000000000000000100000000
001001000000000000000000001101000000000010000000000010

.ramt_tile 3 12
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000001000000000001101001010000000010000000000
001000000000001111000000000101101000000000000000000000
111000000000000111100000000101000001011001100100000000
000000000000000000100000000000001100011001100000000000
010000000000000111100011100111011011011000000000000000
111000000000001101100010101011011110000010010000000000
000000000000000101000000001000000001011001100100000000
001000000000000000000010001011001000100110010000000000
000000000000000000000000010111111100101010100100000000
001000000000000000000011100000010000101010100000000000
000000000000000011100011101111100000000000000000000000
001000000000000000100100000111100000111111110000000000
000000000000000000000000000111011100010101010100000000
001000000000001111000011100000100000010101010000000000
110000000000001001100110100000000000000000000000000000
001000000000000111000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000011110000100000100000000
001000000000000000000000000000000000000000000000000000
111000000000000011100000001011000000000000000000000000
000000000000100000100000001111000000111111110000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000111000000000000000100000000
001000000000000000000000000000000000000001000000100000
000010000000000000000000010000000000000000000000000000
001000000000001111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000100100000000
001000000000000001000000000000001101000000000000000000
000000000000001000000000010000000000000000000100000000
001000000000000101000010000111000000000010000000000000

.logic_tile 6 12
010000000000101000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
101000000000000000000000010001000000000000000100000000
000000000000000000000011000000000000000001000000000000
010000000001000000000011101000000000000000000100000000
111000000000100000000000001001000000000010000000000100
000001000000001000000000000011100000000000000000000000
001000000000000011000000000000000000000001000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000101000000000000000000000000000000000000000
001000000001010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000011101101100000100000010000000000
001000000000000000000010000001001010000000000000000100
101000000000001000000111110101100001001001000010000000
000000000000001011000011110000101001001001000000000000
010000000000000001000000001000000000000000000110000000
011000000000000000000000001001000000000010000000000010
000000000000000001100110000000000000000000000000000000
001000000000000001100010110000000000000000000000000000
000000000000000000000000001001111110101001010010000000
001000000000000000000000001101100000101011110000000000
000000000000000000000000011111111011000111010000000000
001000000000000000000010100111101011010111100000000000
000000000000000000000010001000001001111100010000000100
001000000000000000000000000101011011111100100000000000
110000000000001111000110100011101111001000000000000000
111000000000000101100100000000111010001000000000000000

.logic_tile 8 12
010000000000000011100111001001011010011111110000100000
001000000000000001100110001101011001001011110000000000
101000000000000000000000000011011100110110100000000000
000000000000000101000000000101101101111000100000000000
010000000000000011100110010001011010010100000000000000
111000000000000111000110000000010000010100000000000000
000000000000001001000010110011101110000011110000000000
001000000000001011000011001111111011100011110000100000
000000000000000000000010010001001000111111100000000000
001000000000000000000010100000011010111111100000000010
000000000000001000000000011000000000100000010000000000
001000000000000001000010001101001000010000100000000000
000000000000000000000010010000011010000100000100000000
001000000000000000000010110000000000000000000000000000
010000000000000000000000000001011001001111100000000000
111000000000000000000000000001001011011111110000000000

.logic_tile 9 12
010000000000000000000111011001111101000110100010000000
001000000000000000000010101011001010001111110000000000
101000000000000101100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000011100000001000000100000100000000
111010000000000000000100000000010000000000000000000100
000000000000100011100000001000000000000000000100000000
001000000000000000100000001001000000000010000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
001000000000000000100011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
110000000000000000000000000001000000100000010000000000
001000000000000000000000000000101111100000010000100000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000111100000010
000000001100000000
000000000100000000
000000000100000001
000010000101010001
000001010101010000
000000000100000000
000000000100000000
000010000000000000
000001010000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
100100000100001000
000000000100000000
000000000100000000
000000000100000000
100000000100000000
001100000100000000
000000000100000000
001000000000101000
000100000000000100
000000000000000100
000011110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000000000000010000000000000000001000000000
001000000000000000000010000000001100000000000000001000
111000000000001101000000000011100000000000001000000000
000000000000000001100000000000001010000000000000000000
110000000000000000000000001011101000010010000100000000
111000000000000101000010111111001001010110100000000000
000000000000000000000000001001011001010000110000000000
001000000000000000000000001111101000110000110000000000
000000000000001000000000011101011100000001110100000000
001000000000000101000011001111001100000011100000000000
000000000000000101100000000001101101110100000000000100
001000000000000011000000001111011111111100000000000000
000000000000000000000111010111101010000010100100000000
001000000000000000000010000000110000000010100000000000
110000000000000000000110011011011000000000000000000000
001000000000000000000010001111101111100000000000000000

.logic_tile 2 13
110000000000000111000110100000011010000011110000000000
001000000000001001000000000000010000000011110000000000
111000000000000001100010111101011000111011000000000000
000000000001010000000111001001111010110011000000000010
010000000000001000000010100001100000000000000100100000
001000000000000011000100001011000000010110100000000010
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000001101110010100000100000000
001000000110000000000011110000000000010100000000100010
000000000000000000000000000111000000000110000000000000
001000000000000000000000000000101001000110000000000000
000000000000000000000111000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
110000000000000000000000000001000000111001110010000001
001000000000000000000000000000001000111001110000100000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000111101001000001001111000000000000
001000000000000000000110111001101011110000110000000000
101000000000000000000000010000001000000100000100000000
000000000000000101000011110000010000000000000000000010
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000000000010
000000000000000000000110000111011101101011100000000000
001000000000000000000110100111011110111010100000100000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001001000000000000000010001101000000000010000000000000
000000000000000001000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000100100000000
001000000000000000000000000000001110000000000000000000
101000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
001000000000000001000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100110010000001110000100000100000000
001000000000000000100110000000010000000000000000100010
000000000000000000000000001000000000000000000100000000
001000000000000000000000000001000000000010000000000010

.logic_tile 6 13
010000000000000000000000010000000000010110100000000000
001000000000000000000011011001000000101001010010000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000000101100000000000000100000100
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000001000000000010000000000000000000000000000
001000000000000011000011000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000100000000001000010000000
000010000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
001000000000000000000100001101000000000010000010000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000110000111100000000000000100000000
001000000000000000000100000000100000000001000000000000
101000000000000101000011101101011000011110100000100000
000000000000000101000000000001101110101110000000000000
110000000000000000000110100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000111000000001111110000000000000100
001000000000000000000000000000001000110000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000010001101000000000010000000000000
000000100000000101100000001001111100000111010000000000
001001000000001001000010100001011001101011010000100000
000000000000000001100110000000000000000000100100000000
001000000000001001100000000000001101000000000000000000
000000000000100001000000001111111101010111110000000000
001000000000000000000010001001001100101111010000100000

.logic_tile 9 13
010010100000000011100010101101001001010110100000000000
001000000000000001100000001011111100100001010010000100
101000000000000000000000000001011011010110110000000001
000000000000000000000000001011001011011111110000000000
010000000000000000000111000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000101000000010000000000000000000100000000
001000000000000000100011010001000000000010000000000000
000000000000000000000110000000011111000011000000000000
001000000000000000000000000000001101000011000000000100
000010100000001000000000000000000001000000100100000000
001001000000000111000011110000001111000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
001000000000000111000010110000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000001110100000000
000000001100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000000000010101000000000000000000100000000
000000000000000000000011110101000000000010000000000000
111000000000000101000000000111001101111110000000000000
000000000000000000000000001001111000111100000010000000
010000000000000000000000000101100000111111110000000000
010000000000000000000000000011000000000000000000000010
000000000000001001100000001011001111100110010001000000
000000000000000001000000000111001010100100010000000000
000000000000001000000000010111000000000000000100000000
000000000000000001000011110000100000000001000000000000
000000000000000000000000000011000001010000100000000000
000000000000000000000000000000001010010000100000000000
000000000000000001100110010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
110000000000001000000000001011001100111111110000000000
000000000000001001000000000101100000101011110000100000

.logic_tile 2 14
100000000000000000000010110001000000000000001000000000
000000000000000111000111010000100000000000000000001000
111000000000001011100010100111101010001100111000000000
000000000000000001100100000000011010110011000000000000
110000000000000101000010101000001000110011000000000000
110000001000000111000100001011001000001100110000000000
000000000000000000000000000001111100101000000010000000
000000000000000000000000000000010000101000000000000000
000000000000000000000000010001111000000110100100000000
000000000000000000000010000101101110001001000000000000
000000000110000000000000010001100000010110100000000000
000000000000000000000010000000000000010110100000000000
000000000000000001100110100001111000000110000100000000
000000000000000000000100001011101010001011000000000000
110000000000000001100110000111101000000010100100000000
000000000000000000000000000000110000000010100010000000

.ramt_tile 3 14
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000001000011000010101010100000000
110000000000000000000000000101000000101010100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000100

.logic_tile 6 14
000000000000100000000110000000000001000000001000000000
000000000001010000000011110000001110000000000000001000
101000000000000000000000010001100000000000001000000000
000000000000000101000010000000100000000000000000000000
010000000000000000000000011101001000000001011100000000
010000000000000000000010001101100000010100000000000000
000000001110010000000110001000001000001000010100000000
000000000000100000000000001011001001000100100000000000
000000000000000000000000001000011100111101010000000000
000000000000000000000000000001010000111110100000100000
000000000000000000000110000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001000011101011000000100000000
000000000000000000000000000111011001100100000000000000
010000000000000001100000000001111110011111110000000000
010100000000000000000000001001101011111111110001000000

.logic_tile 7 14
000000000000100000000000000001100000000000000100000100
000000000001010000000011110000100000000001000000000000
101000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010001000010101000011110000010100000000000
110000000000000000000000000011000000000001010000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000001000000000111000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000001001000000000000000000000001000000000000

.logic_tile 9 14
000000000000001000000000010011111011011001010100100000
000000000000000101000010101101101000011010100000000000
101000000000001000000000001011001001111001010100100001
000000000000001011000000001011011010111001100000000000
110000000000000000000110100111111010010100000100000000
110000000000000000000000000001000000010110100000000011
000000000000000101100110101001011101011100100100100000
000000000000000101000000001011101010001100000010000000
000000000000001000000000001011111011111100000000000000
000000000000001001000000000001101010100100000000000000
000000000000001000000010011000011011101101010100000000
000000000000001001000010010111011010011110100010000000
000000000000000000000011101011111011011001010100000000
000000000000000000000000001011101000011010100010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.io_tile 13 14
000000111000000010
000100001000001000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001111000000010
000000001000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000010000100000100000
000000000000000000000000000101001010100000010000000010
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001110110110000000000
000000000000000000000000000101101011110000110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
100000000000000101100010101101111010111111110000000100
000000000000000000000000001001010000010111110000000000
111010000000000000000010110000000000000000000000000000
000001000000000111000011010000000000000000000000000000
010000001100000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000010100000000001001111000000000000
000000000000000011000011100000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000001000000010110100000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000011010101001000000000000
000000000000000000000000000101011001010110000010000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111101000000100100000110
000000000000000000000000000000011100000000100000000001
000000000000010001000010010000000000000000000000000000
000000000000101111000011100000000000000000000000000000
000000000000000000000000001011111100101011110000000000
000000000000000000000000001011010000101001010001000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000011010000100000100000100
000000000000000000000000000000010000000000000010000000
101001000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001000000000000000011100000011000000100000100100000
110010100000000000000100000000000000000000000000000001
000000000000000000000111100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001011000000000010000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000010010000001100000100000100000000
000000001010000000000010110000010000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000100000000000000101001011010100110110000000
000000000001010000000011110000101000010100110000100000
101000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000100000001011100110100000000000000000000000000000
010001000000000011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001010101001000100000000
000000000000000000000000001101011010111111100001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000001010000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000001000001110010000000000000100
000000000000000000000000000011011100100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101100001000000000000100
000000000000000000000000000000001111001000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000011100000000111100000000000000110100101
000000000000001001000000000000000000000001001010000100
010000000000000001100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100001000000
010000001010000011100000000000001011111111000000000000
010000000000000000000000000000001100111111000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000001
000000000000000000
011000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000010000000000010
000001110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000011001000000
000100001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000001000
100000000000000000
000000000000000001
000000000000001100
000000000000000100
001100011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000001100000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
010001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 r_counter[0]_$glb_clk
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 41 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 42 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 43 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 44 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 45 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 50 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 51 i_smi_a1_SB_LUT4_I1_O[0]
.sym 52 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 53 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 54 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 81 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 180 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 181 w_rx_24_fifo_pull
.sym 218 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 221 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 293 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 294 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 295 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 296 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 297 lvds_rx_09_inst.o_fifo_data[12]
.sym 298 i_smi_a1_SB_LUT4_I1_O[1]
.sym 324 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 329 lvds_rx_09_inst.o_fifo_data[14]
.sym 366 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 405 w_smi_data_output[3]
.sym 406 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 407 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 408 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 409 w_smi_data_output[1]
.sym 410 w_smi_data_output[2]
.sym 411 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 412 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 439 smi_ctrl_ins.int_cnt_24[4]
.sym 449 w_smi_data_output[7]
.sym 464 lvds_rx_09_inst.o_fifo_data[10]
.sym 471 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 481 io_smi_data[6]$SB_IO_OUT
.sym 483 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 485 lvds_clock
.sym 521 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 522 w_rx_24_fifo_data[9]
.sym 524 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 526 w_rx_24_fifo_data[7]
.sym 532 i_smi_a1_SB_LUT4_I1_O[2]
.sym 546 w_rx_09_fifo_pulled_data[1]
.sym 552 i_smi_a3$SB_IO_IN
.sym 557 w_rx_09_fifo_pulled_data[17]
.sym 565 w_smi_data_output[3]
.sym 578 i_smi_a2_SB_LUT4_I1_O[2]
.sym 580 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 594 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 595 w_rx_09_fifo_pulled_data[25]
.sym 599 i_smi_a3$SB_IO_IN
.sym 633 w_rx_24_fifo_data[12]
.sym 634 w_rx_24_fifo_data[10]
.sym 635 w_rx_24_fifo_data[2]
.sym 636 w_rx_24_fifo_data[6]
.sym 637 w_rx_24_fifo_data[4]
.sym 638 w_rx_24_fifo_data[14]
.sym 639 w_rx_24_fifo_data[8]
.sym 640 w_rx_24_fifo_data[11]
.sym 668 w_rx_24_fifo_data[9]
.sym 687 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 746 w_rx_24_fifo_data[13]
.sym 747 w_rx_24_fifo_data[20]
.sym 749 w_rx_24_fifo_data[16]
.sym 752 w_rx_24_fifo_data[18]
.sym 753 w_rx_24_fifo_data[15]
.sym 757 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 783 $PACKER_VCC_NET
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 860 w_rx_24_fifo_data[19]
.sym 861 w_rx_24_fifo_data[17]
.sym 862 w_rx_24_fifo_data[27]
.sym 863 w_rx_24_fifo_data[21]
.sym 864 w_rx_24_fifo_data[31]
.sym 865 w_rx_24_fifo_data[23]
.sym 866 w_rx_24_fifo_data[29]
.sym 867 w_rx_24_fifo_data[25]
.sym 915 w_rx_24_fifo_data[15]
.sym 940 lvds_clock
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 961 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 974 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 976 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 977 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 978 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 979 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 1007 rx_24_fifo.rd_addr[5]
.sym 1031 w_rx_24_fifo_data[23]
.sym 1049 w_rx_24_fifo_data[19]
.sym 1051 w_rx_24_fifo_data[17]
.sym 1054 i_smi_a3$SB_IO_IN
.sym 1089 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 1090 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 1091 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 1092 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 1093 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 1094 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 1108 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1163 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1188 $PACKER_VCC_NET
.sym 1202 lvds_rx_24_inst.r_phase_count[1]
.sym 1204 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1206 rx_24_fifo.wr_addr[7]
.sym 1234 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 1236 w_lvds_rx_09_d1
.sym 1246 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 1253 $PACKER_VCC_NET
.sym 1259 $PACKER_VCC_NET
.sym 1280 w_lvds_rx_09_d0
.sym 1283 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1318 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 1319 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 1320 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 1321 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 1322 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 1323 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 1353 rx_24_fifo.wr_addr[7]
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1424 $PACKER_VCC_NET
.sym 1430 lvds_rx_24_inst.r_state_if[1]
.sym 1431 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1432 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1433 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1434 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1435 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 1437 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 1462 w_lvds_rx_24_d0
.sym 1474 w_lvds_rx_24_d1
.sym 1481 $PACKER_VCC_NET
.sym 1506 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 1510 i_smi_a3$SB_IO_IN
.sym 1545 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 1549 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 1557 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1601 i_smi_a1_SB_LUT4_I1_O[2]
.sym 1880 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 1881 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 1882 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 1883 smi_ctrl_ins.int_cnt_09[4]
.sym 1884 smi_ctrl_ins.int_cnt_09[5]
.sym 1885 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 1886 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 1891 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 1894 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 1935 i_smi_soe_se$rename$0
.sym 1936 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 1937 $PACKER_VCC_NET
.sym 1951 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 1954 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 1971 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 1972 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 1976 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 1981 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 1982 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 1983 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 1996 i_smi_soe_se$rename$0
.sym 1997 smi_ctrl_ins.int_cnt_09[4]
.sym 1998 smi_ctrl_ins.int_cnt_09[5]
.sym 2001 $nextpnr_ICESTORM_LC_19$O
.sym 2004 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 2007 $nextpnr_ICESTORM_LC_20$I3
.sym 2010 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2017 $nextpnr_ICESTORM_LC_20$I3
.sym 2020 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 2026 smi_ctrl_ins.int_cnt_09[5]
.sym 2032 smi_ctrl_ins.int_cnt_09[4]
.sym 2038 i_smi_soe_se$rename$0
.sym 2044 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2045 i_smi_soe_se$rename$0
.sym 2046 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 2047 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 2049 r_counter[0]_$glb_clk
.sym 2050 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2063 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 2065 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2066 io_smi_data[2]$SB_IO_OUT
.sym 2067 lvds_rx_09_inst.o_fifo_data[22]
.sym 2068 lvds_rx_09_inst.o_fifo_data[28]
.sym 2069 lvds_rx_09_inst.o_fifo_data[20]
.sym 2070 io_smi_data[1]$SB_IO_OUT
.sym 2080 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2084 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2086 io_pmod[2]$SB_IO_IN
.sym 2097 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2100 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2104 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 2111 i_smi_soe_se$rename$0
.sym 2117 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2121 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2122 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2127 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2128 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2129 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2135 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2136 w_rx_24_fifo_pull
.sym 2139 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2143 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2153 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2156 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2157 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 2158 i_smi_soe_se$rename$0
.sym 2159 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2160 $PACKER_VCC_NET
.sym 2163 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 2165 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 2166 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2170 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2172 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2184 $nextpnr_ICESTORM_LC_10$O
.sym 2186 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 2190 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 2192 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 2196 $nextpnr_ICESTORM_LC_11$I3
.sym 2199 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 2202 $nextpnr_ICESTORM_LC_11$COUT
.sym 2205 $PACKER_VCC_NET
.sym 2206 $nextpnr_ICESTORM_LC_11$I3
.sym 2209 i_smi_soe_se$rename$0
.sym 2210 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2212 $nextpnr_ICESTORM_LC_11$COUT
.sym 2215 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2221 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2228 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 2229 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2231 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 2232 r_counter[0]_$glb_clk
.sym 2233 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2234 lvds_rx_09_inst.o_fifo_data[16]
.sym 2235 lvds_rx_09_inst.o_fifo_data[26]
.sym 2236 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 2237 lvds_rx_09_inst.o_fifo_data[14]
.sym 2238 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 2239 lvds_rx_09_inst.o_fifo_data[24]
.sym 2240 lvds_rx_09_inst.o_fifo_data[30]
.sym 2241 lvds_rx_09_inst.o_fifo_data[18]
.sym 2249 io_smi_data[2]$SB_IO_OUT
.sym 2251 io_smi_data[1]$SB_IO_OUT
.sym 2261 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2264 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2266 w_smi_data_output[1]
.sym 2267 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2268 w_smi_data_output[2]
.sym 2273 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2274 w_rx_24_fifo_pull
.sym 2275 lvds_rx_09_inst.o_fifo_data[12]
.sym 2287 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 2289 i_smi_soe_se$rename$0
.sym 2291 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2298 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2299 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2300 $PACKER_VCC_NET
.sym 2316 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2319 $nextpnr_ICESTORM_LC_12$O
.sym 2322 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 2325 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 2328 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2331 $nextpnr_ICESTORM_LC_13$I3
.sym 2334 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2337 $nextpnr_ICESTORM_LC_13$COUT
.sym 2339 $PACKER_VCC_NET
.sym 2341 $nextpnr_ICESTORM_LC_13$I3
.sym 2344 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2346 i_smi_soe_se$rename$0
.sym 2347 $nextpnr_ICESTORM_LC_13$COUT
.sym 2366 smi_ctrl_ins.r_fifo_24_pull_SB_DFFESR_Q_E
.sym 2367 r_counter[0]_$glb_clk
.sym 2368 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2369 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 2370 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 2371 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2372 io_smi_data[0]$SB_IO_OUT
.sym 2373 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 2374 w_smi_data_output[7]
.sym 2375 w_smi_data_output[5]
.sym 2376 io_smi_data[6]$SB_IO_OUT
.sym 2383 i_smi_soe_se$rename$0
.sym 2384 $PACKER_VCC_NET
.sym 2385 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2387 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2388 $PACKER_VCC_NET
.sym 2391 w_rx_24_fifo_pull
.sym 2394 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2395 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2396 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 2397 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2398 w_rx_24_fifo_pull
.sym 2399 w_rx_09_fifo_pulled_data[9]
.sym 2401 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2406 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2409 i_smi_soe_se$rename$0
.sym 2423 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2425 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2426 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2431 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2432 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 2435 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2437 smi_ctrl_ins.int_cnt_24[4]
.sym 2438 i_smi_soe_se$rename$0
.sym 2440 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2442 lvds_rx_09_inst.o_fifo_data[10]
.sym 2443 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2454 $nextpnr_ICESTORM_LC_17$O
.sym 2457 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 2460 $nextpnr_ICESTORM_LC_18$I3
.sym 2463 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 2470 $nextpnr_ICESTORM_LC_18$I3
.sym 2474 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2476 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2481 smi_ctrl_ins.int_cnt_24[4]
.sym 2485 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 2486 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2487 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2488 i_smi_soe_se$rename$0
.sym 2493 lvds_rx_09_inst.o_fifo_data[10]
.sym 2494 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2497 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 2498 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2500 i_smi_soe_se$rename$0
.sym 2501 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2502 lvds_clock_buf
.sym 2503 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2504 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2505 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2506 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2507 w_smi_data_output[6]
.sym 2508 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2509 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 2510 w_smi_data_output[4]
.sym 2511 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 2518 lvds_rx_09_inst.o_fifo_data[31]
.sym 2521 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 2522 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 2531 w_rx_24_fifo_data[7]
.sym 2533 w_smi_data_output[4]
.sym 2535 i_smi_a2_SB_LUT4_I1_O[1]
.sym 2536 w_smi_data_output[5]
.sym 2539 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2540 w_rx_24_fifo_data[8]
.sym 2558 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2559 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 2560 w_rx_09_fifo_pulled_data[25]
.sym 2563 w_rx_09_fifo_pulled_data[1]
.sym 2564 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2565 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 2566 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2567 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 2568 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2570 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2571 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2572 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2575 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2576 w_rx_09_fifo_pulled_data[17]
.sym 2577 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2578 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 2579 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 2580 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 2581 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2583 w_rx_09_fifo_pulled_data[9]
.sym 2584 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 2585 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2586 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2588 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 2590 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2591 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 2592 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 2593 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2596 i_smi_a1_SB_LUT4_I1_O[2]
.sym 2597 i_smi_a1_SB_LUT4_I1_O[0]
.sym 2598 i_smi_a1_SB_LUT4_I1_O[1]
.sym 2599 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2603 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 2608 w_rx_09_fifo_pulled_data[17]
.sym 2609 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2610 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 2611 w_rx_09_fifo_pulled_data[1]
.sym 2614 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 2615 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2616 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2617 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2620 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 2621 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 2622 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 2623 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 2626 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 2627 w_rx_09_fifo_pulled_data[25]
.sym 2628 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2629 w_rx_09_fifo_pulled_data[9]
.sym 2633 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2634 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 2635 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2636 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 2637 r_counter[0]_$glb_clk
.sym 2639 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 2640 w_rx_24_fifo_data[3]
.sym 2641 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2642 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 2643 w_rx_24_fifo_data[5]
.sym 2644 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 2645 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2646 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 2653 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 2658 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 2659 w_rx_24_fifo_pull
.sym 2660 w_rx_09_fifo_data[1]
.sym 2663 w_rx_24_fifo_pulled_data[14]
.sym 2664 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 2665 lvds_rx_09_inst.o_fifo_data[10]
.sym 2666 w_rx_24_fifo_data[11]
.sym 2668 w_rx_24_fifo_data[12]
.sym 2670 w_rx_24_fifo_data[10]
.sym 2672 i_smi_a1_SB_LUT4_I1_O[3]
.sym 2673 rx_24_fifo.wr_addr_gray[6]
.sym 2675 w_rx_24_fifo_data[18]
.sym 2693 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 2697 w_rx_24_fifo_pull
.sym 2699 w_rx_24_fifo_data[7]
.sym 2700 i_smi_soe_se$rename$0
.sym 2712 w_rx_24_fifo_data[5]
.sym 2714 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2716 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2719 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2720 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 2721 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 2737 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 2738 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 2739 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 2740 i_smi_soe_se$rename$0
.sym 2743 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2745 w_rx_24_fifo_data[7]
.sym 2755 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 2757 w_rx_24_fifo_pull
.sym 2758 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2769 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2770 w_rx_24_fifo_data[5]
.sym 2771 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_buf
.sym 2773 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2775 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 2776 lvds_rx_09_inst.o_fifo_data[11]
.sym 2777 lvds_rx_09_inst.o_fifo_data[9]
.sym 2778 lvds_rx_09_inst.o_fifo_data[13]
.sym 2779 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 2780 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 2781 lvds_rx_09_inst.o_fifo_data[10]
.sym 2786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 2787 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 2788 lvds_rx_09_inst.o_fifo_data[12]
.sym 2789 $PACKER_VCC_NET
.sym 2796 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2799 rx_24_fifo.rd_addr_gray_wr[7]
.sym 2800 i_smi_a2_SB_LUT4_I1_O[2]
.sym 2804 w_rx_24_fifo_data[0]
.sym 2805 w_rx_24_fifo_data[20]
.sym 2807 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2808 w_rx_24_fifo_data[1]
.sym 2809 w_rx_24_fifo_data[16]
.sym 2810 w_rx_24_fifo_pull
.sym 2818 w_rx_24_fifo_data[27]
.sym 2819 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 2827 w_rx_24_fifo_data[12]
.sym 2830 w_rx_24_fifo_data[9]
.sym 2833 w_rx_24_fifo_data[8]
.sym 2839 w_rx_24_fifo_data[4]
.sym 2842 w_rx_24_fifo_data[0]
.sym 2844 w_rx_24_fifo_data[10]
.sym 2845 w_rx_24_fifo_data[2]
.sym 2846 w_rx_24_fifo_data[6]
.sym 2851 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2861 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2863 w_rx_24_fifo_data[10]
.sym 2867 w_rx_24_fifo_data[8]
.sym 2868 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2872 w_rx_24_fifo_data[0]
.sym 2873 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2878 w_rx_24_fifo_data[4]
.sym 2880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2886 w_rx_24_fifo_data[2]
.sym 2887 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2891 w_rx_24_fifo_data[12]
.sym 2892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2897 w_rx_24_fifo_data[6]
.sym 2899 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2902 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2904 w_rx_24_fifo_data[9]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2907 lvds_clock_buf
.sym 2908 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 2909 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 2910 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 2911 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2912 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 2913 w_rx_24_fifo_pull
.sym 2914 w_rx_24_fifo_data[14]
.sym 2915 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 2916 rx_24_fifo.wr_addr_gray_rd[6]
.sym 2917 $PACKER_VCC_NET
.sym 2920 $PACKER_VCC_NET
.sym 2921 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2922 lvds_rx_09_inst.o_fifo_data[7]
.sym 2923 rx_24_fifo.wr_addr[7]
.sym 2927 w_rx_24_fifo_data[2]
.sym 2928 i_smi_soe_se$rename$0
.sym 2929 w_rx_24_fifo_data[6]
.sym 2930 lvds_rx_09_inst.o_fifo_data[8]
.sym 2931 w_rx_24_fifo_data[4]
.sym 2935 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 2936 w_rx_24_fifo_data[25]
.sym 2937 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2939 w_rx_24_fifo_pull
.sym 2943 w_rx_24_fifo_data[20]
.sym 2949 rx_24_fifo.wr_addr[7]
.sym 2967 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2973 w_rx_24_fifo_data[16]
.sym 2975 w_rx_24_fifo_data[14]
.sym 2977 w_rx_24_fifo_data[11]
.sym 2978 w_rx_24_fifo_data[13]
.sym 2992 w_rx_24_fifo_data[18]
.sym 2996 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2997 w_rx_24_fifo_data[11]
.sym 3001 w_rx_24_fifo_data[18]
.sym 3003 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3014 w_rx_24_fifo_data[14]
.sym 3015 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3032 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3033 w_rx_24_fifo_data[16]
.sym 3039 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3040 w_rx_24_fifo_data[13]
.sym 3041 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3042 lvds_clock_buf
.sym 3043 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3044 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 3045 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3048 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 3049 w_rx_24_fifo_data[29]
.sym 3050 w_rx_24_fifo_data[31]
.sym 3051 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 3056 w_rx_24_fifo_data[13]
.sym 3057 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 3059 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 3060 i_smi_a2_SB_LUT4_I1_O[1]
.sym 3062 rx_24_fifo.rd_addr[6]
.sym 3065 w_rx_24_fifo_data[8]
.sym 3074 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3077 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3083 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3085 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3104 w_rx_24_fifo_data[15]
.sym 3107 w_rx_24_fifo_data[27]
.sym 3108 w_rx_24_fifo_data[21]
.sym 3110 w_rx_24_fifo_data[23]
.sym 3113 w_rx_24_fifo_data[19]
.sym 3119 w_rx_24_fifo_data[29]
.sym 3121 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3122 w_rx_24_fifo_data[17]
.sym 3128 w_rx_24_fifo_data[25]
.sym 3132 w_rx_24_fifo_data[17]
.sym 3133 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3136 w_rx_24_fifo_data[15]
.sym 3138 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3142 w_rx_24_fifo_data[25]
.sym 3143 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3148 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3149 w_rx_24_fifo_data[19]
.sym 3154 w_rx_24_fifo_data[29]
.sym 3157 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3160 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3163 w_rx_24_fifo_data[21]
.sym 3167 w_rx_24_fifo_data[27]
.sym 3169 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3173 w_rx_24_fifo_data[23]
.sym 3174 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3176 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3177 lvds_clock_buf
.sym 3178 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3179 w_rx_24_fifo_data[22]
.sym 3180 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3181 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 3182 w_rx_24_fifo_data[30]
.sym 3183 w_rx_24_fifo_data[24]
.sym 3184 w_rx_24_fifo_data[26]
.sym 3185 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 3186 w_rx_24_fifo_data[28]
.sym 3191 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 3192 w_rx_24_fifo_data[18]
.sym 3197 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 3199 w_rx_24_fifo_data[21]
.sym 3203 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3205 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3209 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3210 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3211 rx_24_fifo.wr_addr[7]
.sym 3212 rx_24_fifo.wr_addr_gray[6]
.sym 3233 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3234 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3240 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3241 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3245 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3252 w_lvds_rx_09_d0
.sym 3253 w_lvds_rx_09_d1
.sym 3256 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3258 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3260 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3261 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3265 w_lvds_rx_09_d0
.sym 3266 w_lvds_rx_09_d1
.sym 3267 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3268 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3280 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3283 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3285 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3289 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3290 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3292 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3298 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3311 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3312 lvds_clock_buf
.sym 3313 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3315 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3316 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3317 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 3318 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 3319 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 3320 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3321 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3327 w_rx_24_fifo_pull
.sym 3328 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3329 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 3330 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3331 w_rx_24_fifo_data[27]
.sym 3332 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3333 rx_24_fifo.rd_addr[7]
.sym 3334 $PACKER_VCC_NET
.sym 3336 rx_24_fifo.rd_addr[6]
.sym 3337 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3339 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3343 w_rx_24_fifo_data[0]
.sym 3344 i_smi_a2_SB_LUT4_I1_O[2]
.sym 3345 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3347 w_rx_24_fifo_data[1]
.sym 3378 rx_24_fifo.wr_addr[6]
.sym 3379 rx_24_fifo.wr_addr[7]
.sym 3383 rx_24_fifo.wr_addr[3]
.sym 3385 rx_24_fifo.wr_addr[5]
.sym 3386 rx_24_fifo.wr_addr[4]
.sym 3388 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3390 rx_24_fifo.wr_addr[2]
.sym 3396 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3399 $nextpnr_ICESTORM_LC_3$O
.sym 3401 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3405 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3408 rx_24_fifo.wr_addr[2]
.sym 3409 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3411 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3414 rx_24_fifo.wr_addr[3]
.sym 3415 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3417 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3420 rx_24_fifo.wr_addr[4]
.sym 3421 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3423 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3426 rx_24_fifo.wr_addr[5]
.sym 3427 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3429 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3431 rx_24_fifo.wr_addr[6]
.sym 3433 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3437 rx_24_fifo.wr_addr[7]
.sym 3439 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3449 rx_24_fifo.wr_addr[3]
.sym 3451 rx_24_fifo.wr_addr[5]
.sym 3452 rx_24_fifo.wr_addr[4]
.sym 3453 rx_24_fifo.wr_addr_gray[6]
.sym 3454 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 3455 rx_24_fifo.wr_addr[0]
.sym 3456 rx_24_fifo.wr_addr[2]
.sym 3462 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3463 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3466 rx_24_fifo.wr_addr[6]
.sym 3467 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3469 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3471 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3475 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3477 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3478 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3484 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3487 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3488 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3489 rx_24_fifo.wr_addr[7]
.sym 3506 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3513 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3517 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3523 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3529 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3537 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3549 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3550 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3559 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3581 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3582 lvds_clock_buf
.sym 3583 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3584 lvds_rx_24_inst.r_phase_count[0]
.sym 3585 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3586 w_rx_24_fifo_data[0]
.sym 3588 w_rx_24_fifo_data[1]
.sym 3589 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3591 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3597 rx_24_fifo.wr_addr[0]
.sym 3600 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3609 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3610 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3612 $PACKER_VCC_NET
.sym 3613 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3618 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3622 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3626 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3639 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 3641 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3642 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3645 lvds_rx_24_inst.r_phase_count[1]
.sym 3647 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3653 lvds_rx_24_inst.r_phase_count[0]
.sym 3655 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3657 $PACKER_VCC_NET
.sym 3658 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3663 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 3664 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3667 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3668 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3669 $nextpnr_ICESTORM_LC_4$O
.sym 3672 lvds_rx_24_inst.r_phase_count[0]
.sym 3675 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3677 $PACKER_VCC_NET
.sym 3678 lvds_rx_24_inst.r_phase_count[1]
.sym 3682 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3683 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3684 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 3685 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3688 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3689 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 3690 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3691 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3694 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3695 lvds_rx_24_inst.r_phase_count[1]
.sym 3696 lvds_rx_24_inst.r_phase_count[0]
.sym 3697 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 3700 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 3701 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3702 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3703 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3707 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3709 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3712 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 3713 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 3714 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 3715 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 3716 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3720 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3721 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3722 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3723 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 3724 lvds_rx_09_inst.r_phase_count[1]
.sym 3725 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 3726 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3745 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3751 w_rx_24_fifo_full
.sym 3753 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 3774 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3775 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 3777 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3784 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3785 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3788 lvds_rx_24_inst.r_state_if[1]
.sym 3790 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3797 w_lvds_rx_24_d1
.sym 3798 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3799 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3800 w_lvds_rx_24_d0
.sym 3805 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3811 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 3812 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3813 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3814 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3817 lvds_rx_24_inst.r_state_if[1]
.sym 3818 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3823 w_lvds_rx_24_d0
.sym 3824 lvds_rx_24_inst.r_state_if[1]
.sym 3825 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3826 w_lvds_rx_24_d1
.sym 3830 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3836 lvds_rx_24_inst.r_state_if[1]
.sym 3837 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3847 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3848 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3850 lvds_rx_24_inst.r_state_if[1]
.sym 3851 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3852 lvds_clock_buf
.sym 3853 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 3854 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 3857 lvds_rx_09_inst.r_phase_count[0]
.sym 3859 w_rx_24_fifo_push
.sym 3861 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3869 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3870 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3871 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3888 i_smi_a2_SB_LUT4_I1_O[2]
.sym 3909 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3915 lvds_rx_24_inst.r_state_if[1]
.sym 3919 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3921 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3946 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3948 lvds_rx_24_inst.r_state_if[1]
.sym 3970 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3971 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3972 i_smi_a1_SB_LUT4_I1_O[2]
.sym 3989 i_smi_a1_SB_LUT4_I1_O[3]
.sym 3992 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4006 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 4012 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4146 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4156 i_smi_a1$SB_IO_IN
.sym 4157 o_shdn_tx_lna$SB_IO_OUT
.sym 4250 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4251 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4281 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 4282 $PACKER_VCC_NET
.sym 4283 io_pmod[2]$SB_IO_IN
.sym 4284 smi_ctrl_ins.int_cnt_09[5]
.sym 4285 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 4288 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4290 $PACKER_VCC_NET
.sym 4291 smi_ctrl_ins.int_cnt_09[4]
.sym 4294 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 4299 smi_ctrl_ins.int_cnt_09[4]
.sym 4303 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4305 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4306 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 4309 i_smi_soe_se$rename$0
.sym 4310 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4311 $nextpnr_ICESTORM_LC_1$O
.sym 4314 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4317 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 4319 smi_ctrl_ins.int_cnt_09[4]
.sym 4320 $PACKER_VCC_NET
.sym 4321 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4324 $PACKER_VCC_NET
.sym 4325 smi_ctrl_ins.int_cnt_09[5]
.sym 4327 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 4331 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 4332 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4333 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 4336 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4338 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 4339 i_smi_soe_se$rename$0
.sym 4342 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4344 i_smi_soe_se$rename$0
.sym 4345 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 4348 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4349 smi_ctrl_ins.int_cnt_09[4]
.sym 4350 io_pmod[2]$SB_IO_IN
.sym 4351 smi_ctrl_ins.int_cnt_09[5]
.sym 4355 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 4356 i_smi_soe_se$rename$0
.sym 4357 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4358 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E
.sym 4359 r_counter[0]_$glb_clk
.sym 4360 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 4381 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4382 $PACKER_VCC_NET
.sym 4393 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4418 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4419 rx_09_fifo.wr_addr[0]
.sym 4421 lvds_rx_09_inst.o_fifo_data[28]
.sym 4422 w_rx_09_fifo_pulled_data[8]
.sym 4427 rx_09_fifo.wr_addr[2]
.sym 4428 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4431 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4442 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 4443 lvds_rx_09_inst.o_fifo_data[26]
.sym 4448 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 4453 i_smi_soe_se$rename$0
.sym 4454 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4456 lvds_rx_09_inst.o_fifo_data[20]
.sym 4457 lvds_rx_09_inst.o_fifo_data[18]
.sym 4460 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4462 i_smi_a3$SB_IO_IN
.sym 4464 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 4468 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4470 w_smi_data_output[1]
.sym 4472 w_smi_data_output[2]
.sym 4475 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 4477 i_smi_soe_se$rename$0
.sym 4487 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 4488 i_smi_a1_SB_LUT4_I1_O[0]
.sym 4489 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 4490 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4493 w_smi_data_output[2]
.sym 4496 i_smi_a3$SB_IO_IN
.sym 4499 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4500 lvds_rx_09_inst.o_fifo_data[20]
.sym 4507 lvds_rx_09_inst.o_fifo_data[26]
.sym 4508 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4511 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4513 lvds_rx_09_inst.o_fifo_data[18]
.sym 4519 w_smi_data_output[1]
.sym 4520 i_smi_a3$SB_IO_IN
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4522 lvds_clock_buf
.sym 4523 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[16]
.sym 4525 w_rx_09_fifo_pulled_data[17]
.sym 4526 w_rx_09_fifo_pulled_data[18]
.sym 4527 w_rx_09_fifo_pulled_data[19]
.sym 4528 w_rx_09_fifo_pulled_data[20]
.sym 4529 w_rx_09_fifo_pulled_data[21]
.sym 4530 w_rx_09_fifo_pulled_data[22]
.sym 4531 w_rx_09_fifo_pulled_data[23]
.sym 4532 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 4548 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 4549 w_rx_09_fifo_pulled_data[0]
.sym 4553 w_rx_09_fifo_pulled_data[2]
.sym 4555 w_rx_09_fifo_pulled_data[23]
.sym 4559 w_rx_09_fifo_pulled_data[17]
.sym 4565 w_rx_09_fifo_pulled_data[0]
.sym 4568 lvds_rx_09_inst.o_fifo_data[14]
.sym 4569 lvds_rx_09_inst.o_fifo_data[22]
.sym 4570 lvds_rx_09_inst.o_fifo_data[28]
.sym 4571 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4573 lvds_rx_09_inst.o_fifo_data[16]
.sym 4578 lvds_rx_09_inst.o_fifo_data[24]
.sym 4580 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4581 w_rx_09_fifo_pulled_data[24]
.sym 4584 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4588 w_rx_09_fifo_pulled_data[8]
.sym 4589 w_rx_09_fifo_pulled_data[16]
.sym 4595 lvds_rx_09_inst.o_fifo_data[12]
.sym 4599 lvds_rx_09_inst.o_fifo_data[14]
.sym 4600 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4605 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4607 lvds_rx_09_inst.o_fifo_data[24]
.sym 4610 w_rx_09_fifo_pulled_data[0]
.sym 4611 w_rx_09_fifo_pulled_data[16]
.sym 4612 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4613 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4617 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4618 lvds_rx_09_inst.o_fifo_data[12]
.sym 4622 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4623 w_rx_09_fifo_pulled_data[8]
.sym 4624 w_rx_09_fifo_pulled_data[24]
.sym 4625 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4629 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4631 lvds_rx_09_inst.o_fifo_data[22]
.sym 4634 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4635 lvds_rx_09_inst.o_fifo_data[28]
.sym 4640 lvds_rx_09_inst.o_fifo_data[16]
.sym 4641 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4644 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4645 lvds_clock_buf
.sym 4646 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 4647 w_rx_09_fifo_pulled_data[24]
.sym 4648 w_rx_09_fifo_pulled_data[25]
.sym 4649 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4650 w_rx_09_fifo_pulled_data[27]
.sym 4651 w_rx_09_fifo_pulled_data[28]
.sym 4652 w_rx_09_fifo_pulled_data[29]
.sym 4653 w_rx_09_fifo_pulled_data[30]
.sym 4654 w_rx_09_fifo_pulled_data[31]
.sym 4658 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 4659 rx_09_fifo.wr_addr[6]
.sym 4660 i_smi_soe_se$rename$0
.sym 4662 rx_09_fifo.wr_addr[7]
.sym 4663 w_smi_data_output[5]
.sym 4664 $PACKER_VCC_NET
.sym 4667 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 4668 rx_09_fifo.wr_addr[4]
.sym 4669 rx_09_fifo.wr_addr[3]
.sym 4670 w_smi_data_output[4]
.sym 4671 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 4672 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 4673 w_rx_09_fifo_pulled_data[19]
.sym 4674 rx_09_fifo.rd_addr[3]
.sym 4676 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 4678 rx_09_fifo.rd_addr[4]
.sym 4680 w_rx_09_fifo_pulled_data[12]
.sym 4681 io_pmod[5]$SB_IO_IN
.sym 4688 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4689 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4690 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4691 w_smi_data_output[6]
.sym 4692 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4693 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4694 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4695 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4696 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 4697 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4698 w_rx_09_fifo_pulled_data[18]
.sym 4699 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4700 w_rx_09_fifo_pulled_data[20]
.sym 4704 w_rx_09_fifo_pulled_data[12]
.sym 4705 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4706 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 4708 w_rx_09_fifo_pulled_data[4]
.sym 4710 w_rx_09_fifo_pulled_data[15]
.sym 4711 w_rx_09_fifo_pulled_data[31]
.sym 4712 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 4713 w_rx_09_fifo_pulled_data[2]
.sym 4714 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4716 w_rx_09_fifo_pulled_data[28]
.sym 4718 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4719 i_smi_a3$SB_IO_IN
.sym 4721 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4722 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4723 w_rx_09_fifo_pulled_data[15]
.sym 4724 w_rx_09_fifo_pulled_data[31]
.sym 4727 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4728 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4729 w_rx_09_fifo_pulled_data[18]
.sym 4730 w_rx_09_fifo_pulled_data[2]
.sym 4733 w_rx_09_fifo_pulled_data[4]
.sym 4734 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4735 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4736 w_rx_09_fifo_pulled_data[20]
.sym 4739 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4740 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4741 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4742 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4745 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4746 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4747 w_rx_09_fifo_pulled_data[12]
.sym 4748 w_rx_09_fifo_pulled_data[28]
.sym 4751 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4752 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 4753 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 4754 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4757 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 4758 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 4759 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4760 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4765 w_smi_data_output[6]
.sym 4766 i_smi_a3$SB_IO_IN
.sym 4767 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 4768 r_counter[0]_$glb_clk
.sym 4770 w_rx_09_fifo_pulled_data[0]
.sym 4771 w_rx_09_fifo_pulled_data[1]
.sym 4772 w_rx_09_fifo_pulled_data[2]
.sym 4773 w_rx_09_fifo_pulled_data[3]
.sym 4774 w_rx_09_fifo_pulled_data[4]
.sym 4775 w_rx_09_fifo_pulled_data[5]
.sym 4776 w_rx_09_fifo_pulled_data[6]
.sym 4777 w_rx_09_fifo_pulled_data[7]
.sym 4781 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4782 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 4785 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4786 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 4789 i_smi_a1_SB_LUT4_I1_O[2]
.sym 4790 io_smi_data[0]$SB_IO_OUT
.sym 4791 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 4792 rx_09_fifo.rd_addr[3]
.sym 4794 $PACKER_VCC_NET
.sym 4795 $PACKER_VCC_NET
.sym 4796 w_rx_09_fifo_pulled_data[15]
.sym 4798 w_rx_24_fifo_push
.sym 4799 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4800 lvds_rx_09_inst.o_fifo_data[9]
.sym 4801 $PACKER_VCC_NET
.sym 4803 lvds_rx_09_inst.o_fifo_data[14]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4811 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 4813 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 4816 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4817 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4818 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 4819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 4820 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 4821 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4822 w_rx_09_fifo_pulled_data[27]
.sym 4823 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 4824 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4825 w_rx_09_fifo_pulled_data[23]
.sym 4826 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4827 w_rx_09_fifo_pulled_data[0]
.sym 4829 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4830 w_rx_09_fifo_pulled_data[3]
.sym 4831 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 4832 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4833 w_rx_09_fifo_pulled_data[19]
.sym 4834 i_smi_a1_SB_LUT4_I1_O[1]
.sym 4835 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4838 w_rx_09_fifo_pulled_data[11]
.sym 4839 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4840 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4841 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4842 w_rx_09_fifo_pulled_data[7]
.sym 4844 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4845 w_rx_09_fifo_pulled_data[3]
.sym 4846 w_rx_09_fifo_pulled_data[19]
.sym 4847 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4850 w_rx_09_fifo_pulled_data[23]
.sym 4851 w_rx_09_fifo_pulled_data[7]
.sym 4852 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4853 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 4856 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 4857 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 4858 i_smi_a1_SB_LUT4_I1_O[3]
.sym 4859 i_smi_a1_SB_LUT4_I1_O[1]
.sym 4862 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4863 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 4864 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 4865 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4868 w_rx_09_fifo_pulled_data[0]
.sym 4869 i_smi_a2_SB_LUT4_I1_O[2]
.sym 4871 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4874 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 4875 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 4876 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4877 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4880 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 4881 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 4882 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 4883 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 4886 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4887 w_rx_09_fifo_pulled_data[11]
.sym 4888 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 4889 w_rx_09_fifo_pulled_data[27]
.sym 4890 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 4891 r_counter[0]_$glb_clk
.sym 4893 w_rx_09_fifo_pulled_data[8]
.sym 4894 w_rx_09_fifo_pulled_data[9]
.sym 4895 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 4896 w_rx_09_fifo_pulled_data[11]
.sym 4897 w_rx_09_fifo_pulled_data[12]
.sym 4898 w_rx_09_fifo_pulled_data[13]
.sym 4899 w_rx_09_fifo_pulled_data[14]
.sym 4900 w_rx_09_fifo_pulled_data[15]
.sym 4905 rx_09_fifo.wr_addr[3]
.sym 4909 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 4911 rx_09_fifo.wr_addr[0]
.sym 4912 rx_09_fifo.wr_addr[4]
.sym 4913 rx_24_fifo.rd_addr_gray_wr[7]
.sym 4914 $PACKER_VCC_NET
.sym 4915 rx_09_fifo.wr_addr[6]
.sym 4916 rx_09_fifo.wr_addr[7]
.sym 4917 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4918 rx_09_fifo.wr_addr[2]
.sym 4919 rx_24_fifo.wr_addr[4]
.sym 4920 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 4921 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4922 w_rx_24_fifo_pulled_data[10]
.sym 4923 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4925 rx_24_fifo.wr_addr[3]
.sym 4926 w_rx_24_fifo_pulled_data[12]
.sym 4935 w_rx_24_fifo_data[3]
.sym 4936 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4937 w_rx_24_fifo_pulled_data[12]
.sym 4938 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4939 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4940 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4941 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4942 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 4945 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4946 w_rx_24_fifo_pulled_data[10]
.sym 4947 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4951 w_rx_24_fifo_pulled_data[14]
.sym 4955 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4956 w_rx_24_fifo_data[1]
.sym 4959 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4960 w_rx_24_fifo_pulled_data[2]
.sym 4962 w_rx_24_fifo_pulled_data[4]
.sym 4963 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 4964 w_rx_24_fifo_pulled_data[6]
.sym 4967 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 4968 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 4969 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4970 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4974 w_rx_24_fifo_data[1]
.sym 4976 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4979 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 4980 w_rx_24_fifo_pulled_data[6]
.sym 4981 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4982 w_rx_24_fifo_pulled_data[14]
.sym 4985 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 4986 i_smi_a2_SB_LUT4_I1_O[1]
.sym 4987 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 4988 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 4991 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4992 w_rx_24_fifo_data[3]
.sym 4997 w_rx_24_fifo_pulled_data[2]
.sym 4998 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 4999 w_rx_24_fifo_pulled_data[10]
.sym 5000 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5003 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5004 w_rx_24_fifo_pulled_data[4]
.sym 5005 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5006 w_rx_24_fifo_pulled_data[12]
.sym 5009 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5010 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5011 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5012 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5013 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5014 lvds_clock_buf
.sym 5015 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5016 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5017 w_rx_24_fifo_pulled_data[1]
.sym 5018 w_rx_24_fifo_pulled_data[2]
.sym 5019 w_rx_24_fifo_pulled_data[3]
.sym 5020 w_rx_24_fifo_pulled_data[4]
.sym 5021 w_rx_24_fifo_pulled_data[5]
.sym 5022 w_rx_24_fifo_pulled_data[6]
.sym 5023 w_rx_24_fifo_pulled_data[7]
.sym 5030 $PACKER_VCC_NET
.sym 5033 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 5035 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5037 w_rx_09_fifo_pulled_data[9]
.sym 5038 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 5039 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5041 w_rx_24_fifo_data[1]
.sym 5042 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 5044 w_rx_24_fifo_data[0]
.sym 5045 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 5046 rx_24_fifo.rd_addr[4]
.sym 5047 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 5048 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 5049 rx_24_fifo.wr_addr[5]
.sym 5050 rx_24_fifo.wr_addr[5]
.sym 5051 rx_24_fifo.wr_addr[2]
.sym 5059 lvds_rx_09_inst.o_fifo_data[8]
.sym 5060 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5061 lvds_rx_09_inst.o_fifo_data[7]
.sym 5062 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5063 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5066 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5071 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5072 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5074 w_rx_24_fifo_pulled_data[9]
.sym 5075 lvds_rx_09_inst.o_fifo_data[11]
.sym 5076 lvds_rx_09_inst.o_fifo_data[9]
.sym 5078 w_rx_24_fifo_pulled_data[13]
.sym 5082 w_rx_24_fifo_pulled_data[1]
.sym 5085 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5086 w_rx_24_fifo_pulled_data[5]
.sym 5096 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5097 w_rx_24_fifo_pulled_data[5]
.sym 5098 w_rx_24_fifo_pulled_data[13]
.sym 5099 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5103 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5105 lvds_rx_09_inst.o_fifo_data[9]
.sym 5108 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5109 lvds_rx_09_inst.o_fifo_data[7]
.sym 5116 lvds_rx_09_inst.o_fifo_data[11]
.sym 5117 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5120 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5121 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5122 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 5123 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5126 w_rx_24_fifo_pulled_data[1]
.sym 5127 w_rx_24_fifo_pulled_data[9]
.sym 5128 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5129 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5134 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5135 lvds_rx_09_inst.o_fifo_data[8]
.sym 5136 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5137 lvds_clock_buf
.sym 5138 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5139 w_rx_24_fifo_pulled_data[8]
.sym 5140 w_rx_24_fifo_pulled_data[9]
.sym 5141 w_rx_24_fifo_pulled_data[10]
.sym 5142 w_rx_24_fifo_pulled_data[11]
.sym 5143 w_rx_24_fifo_pulled_data[12]
.sym 5144 w_rx_24_fifo_pulled_data[13]
.sym 5145 w_rx_24_fifo_pulled_data[14]
.sym 5146 w_rx_24_fifo_pulled_data[15]
.sym 5147 io_pmod[6]$SB_IO_IN
.sym 5149 i_smi_a2_SB_LUT4_I1_O[2]
.sym 5152 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5155 w_rx_24_fifo_data[7]
.sym 5158 $PACKER_VCC_NET
.sym 5161 lvds_rx_09_inst.o_fifo_data[13]
.sym 5164 w_rx_24_fifo_push
.sym 5165 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5166 w_rx_24_fifo_pulled_data[25]
.sym 5167 rx_24_fifo.wr_addr[0]
.sym 5171 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5172 rx_24_fifo.wr_addr[0]
.sym 5180 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5182 w_rx_24_fifo_pulled_data[25]
.sym 5183 rx_24_fifo.wr_addr_gray[6]
.sym 5187 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5188 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 5189 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 5191 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5192 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5197 w_rx_24_fifo_pulled_data[17]
.sym 5200 w_rx_24_fifo_pulled_data[30]
.sym 5202 i_smi_a2_SB_LUT4_I1_O[2]
.sym 5203 rx_24_fifo.wr_addr_gray_rd[6]
.sym 5207 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5209 w_rx_24_fifo_data[14]
.sym 5210 w_rx_24_fifo_pulled_data[22]
.sym 5211 w_rx_24_fifo_pull
.sym 5213 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 5214 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5215 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 5216 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 5221 rx_24_fifo.wr_addr_gray_rd[6]
.sym 5225 w_rx_24_fifo_pulled_data[30]
.sym 5226 w_rx_24_fifo_pulled_data[22]
.sym 5227 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5228 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5232 i_smi_a2_SB_LUT4_I1_O[0]
.sym 5233 i_smi_a2_SB_LUT4_I1_O[1]
.sym 5234 i_smi_a2_SB_LUT4_I1_O[2]
.sym 5239 w_rx_24_fifo_pull
.sym 5246 w_rx_24_fifo_data[14]
.sym 5249 w_rx_24_fifo_pulled_data[25]
.sym 5250 w_rx_24_fifo_pulled_data[17]
.sym 5251 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5252 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5257 rx_24_fifo.wr_addr_gray[6]
.sym 5260 r_counter[0]_$glb_clk
.sym 5262 w_rx_24_fifo_pulled_data[16]
.sym 5263 w_rx_24_fifo_pulled_data[17]
.sym 5264 w_rx_24_fifo_pulled_data[18]
.sym 5265 w_rx_24_fifo_pulled_data[19]
.sym 5266 w_rx_24_fifo_pulled_data[20]
.sym 5267 w_rx_24_fifo_pulled_data[21]
.sym 5268 w_rx_24_fifo_pulled_data[22]
.sym 5269 w_rx_24_fifo_pulled_data[23]
.sym 5275 w_rx_24_fifo_pulled_data[14]
.sym 5276 w_rx_24_fifo_data[12]
.sym 5278 rx_24_fifo.wr_addr[7]
.sym 5282 w_rx_24_fifo_data[10]
.sym 5284 w_rx_24_fifo_data[11]
.sym 5286 w_rx_24_fifo_pulled_data[30]
.sym 5289 w_rx_24_fifo_push
.sym 5293 $PACKER_VCC_NET
.sym 5295 $PACKER_VCC_NET
.sym 5308 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5309 w_rx_24_fifo_data[29]
.sym 5311 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5312 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5315 w_rx_24_fifo_data[31]
.sym 5321 w_rx_24_fifo_pulled_data[18]
.sym 5323 w_rx_24_fifo_pulled_data[20]
.sym 5324 w_rx_24_fifo_pulled_data[21]
.sym 5329 w_rx_24_fifo_pulled_data[26]
.sym 5331 w_rx_24_fifo_pulled_data[28]
.sym 5332 w_rx_24_fifo_pulled_data[29]
.sym 5336 w_rx_24_fifo_pulled_data[29]
.sym 5337 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5338 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5339 w_rx_24_fifo_pulled_data[21]
.sym 5342 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5360 w_rx_24_fifo_pulled_data[20]
.sym 5361 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5362 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5363 w_rx_24_fifo_pulled_data[28]
.sym 5367 w_rx_24_fifo_data[29]
.sym 5373 w_rx_24_fifo_data[31]
.sym 5378 w_rx_24_fifo_pulled_data[26]
.sym 5379 w_rx_24_fifo_pulled_data[18]
.sym 5380 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 5381 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 5383 lvds_clock_buf
.sym 5385 w_rx_24_fifo_pulled_data[24]
.sym 5386 w_rx_24_fifo_pulled_data[25]
.sym 5387 w_rx_24_fifo_pulled_data[26]
.sym 5388 w_rx_24_fifo_pulled_data[27]
.sym 5389 w_rx_24_fifo_pulled_data[28]
.sym 5390 w_rx_24_fifo_pulled_data[29]
.sym 5391 w_rx_24_fifo_pulled_data[30]
.sym 5392 w_rx_24_fifo_pulled_data[31]
.sym 5397 w_rx_24_fifo_data[20]
.sym 5399 w_rx_24_fifo_data[23]
.sym 5401 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 5403 w_rx_24_fifo_data[16]
.sym 5405 $PACKER_VCC_NET
.sym 5409 rx_24_fifo.wr_addr[3]
.sym 5410 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5413 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 5415 rx_24_fifo.wr_addr[4]
.sym 5416 rx_24_fifo.wr_addr[7]
.sym 5418 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5419 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5420 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5427 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5430 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5432 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5437 w_rx_24_fifo_data[20]
.sym 5438 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5439 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5440 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5441 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5444 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 5447 w_rx_24_fifo_data[26]
.sym 5449 w_rx_24_fifo_data[28]
.sym 5450 w_rx_24_fifo_data[22]
.sym 5451 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5452 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5454 w_rx_24_fifo_data[24]
.sym 5455 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5456 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5459 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5461 w_rx_24_fifo_data[20]
.sym 5465 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5466 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5467 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5468 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 5471 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5472 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5473 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5474 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5477 w_rx_24_fifo_data[28]
.sym 5478 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5484 w_rx_24_fifo_data[22]
.sym 5485 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5489 w_rx_24_fifo_data[24]
.sym 5490 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5495 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5496 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5498 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5501 w_rx_24_fifo_data[26]
.sym 5502 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5505 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5506 lvds_clock_buf
.sym 5507 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5521 w_rx_24_fifo_pull
.sym 5522 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5523 rx_24_fifo.rd_addr[0]
.sym 5524 w_rx_24_fifo_data[25]
.sym 5525 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 5526 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 5527 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5529 rx_24_fifo.rd_addr[5]
.sym 5533 rx_24_fifo.wr_addr[0]
.sym 5534 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5535 rx_24_fifo.wr_addr[2]
.sym 5536 w_rx_24_fifo_data[0]
.sym 5537 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 5538 rx_24_fifo.rd_addr[4]
.sym 5540 w_rx_24_fifo_data[1]
.sym 5541 rx_24_fifo.wr_addr[5]
.sym 5542 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5549 rx_24_fifo.wr_addr[3]
.sym 5551 rx_24_fifo.wr_addr[5]
.sym 5554 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5555 rx_24_fifo.wr_addr[0]
.sym 5560 rx_24_fifo.wr_addr[4]
.sym 5563 rx_24_fifo.wr_addr[6]
.sym 5564 rx_24_fifo.wr_addr[2]
.sym 5569 rx_24_fifo.wr_addr[7]
.sym 5581 $nextpnr_ICESTORM_LC_9$O
.sym 5584 rx_24_fifo.wr_addr[0]
.sym 5587 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5590 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5591 rx_24_fifo.wr_addr[0]
.sym 5593 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5596 rx_24_fifo.wr_addr[2]
.sym 5597 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 5599 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5601 rx_24_fifo.wr_addr[3]
.sym 5603 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 5605 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5608 rx_24_fifo.wr_addr[4]
.sym 5609 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 5611 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5613 rx_24_fifo.wr_addr[5]
.sym 5615 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 5617 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5619 rx_24_fifo.wr_addr[6]
.sym 5621 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 5625 rx_24_fifo.wr_addr[7]
.sym 5627 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 5645 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 5646 $PACKER_VCC_NET
.sym 5647 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5649 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5651 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5652 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 5653 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 5656 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5658 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5659 rx_24_fifo.wr_addr[0]
.sym 5663 w_rx_24_fifo_push
.sym 5673 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5676 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 5677 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 5678 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5679 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5682 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5683 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5694 rx_24_fifo.wr_addr[0]
.sym 5699 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5705 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 5720 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 5724 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 5729 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 5730 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5737 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5741 rx_24_fifo.wr_addr[0]
.sym 5747 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5751 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5752 lvds_clock_buf
.sym 5753 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5766 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 5768 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5771 w_rx_24_fifo_full
.sym 5775 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5776 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5784 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5788 w_rx_24_fifo_push
.sym 5795 w_rx_24_fifo_push
.sym 5796 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5798 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 5800 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 5801 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5802 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5803 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5806 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5809 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5813 w_lvds_rx_24_d1
.sym 5819 w_lvds_rx_24_d0
.sym 5822 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5831 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 5834 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5835 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5836 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5837 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5840 w_lvds_rx_24_d1
.sym 5841 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 5853 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 5855 w_lvds_rx_24_d0
.sym 5859 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 5860 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 5871 w_rx_24_fifo_push
.sym 5872 i_smi_a1_SB_LUT4_I1_O[2]
.sym 5874 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5875 lvds_clock_buf
.sym 5876 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 5897 $PACKER_VCC_NET
.sym 5918 $PACKER_VCC_NET
.sym 5920 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5921 lvds_rx_09_inst.r_phase_count[0]
.sym 5922 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5923 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5925 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5926 $PACKER_VCC_NET
.sym 5927 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5929 lvds_rx_09_inst.r_phase_count[0]
.sym 5936 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5940 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5943 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5945 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5947 lvds_rx_09_inst.r_phase_count[1]
.sym 5949 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5950 $nextpnr_ICESTORM_LC_2$O
.sym 5952 lvds_rx_09_inst.r_phase_count[0]
.sym 5956 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5958 lvds_rx_09_inst.r_phase_count[1]
.sym 5959 $PACKER_VCC_NET
.sym 5960 lvds_rx_09_inst.r_phase_count[0]
.sym 5963 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5965 $PACKER_VCC_NET
.sym 5966 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5970 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5972 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 5975 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5976 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5977 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5978 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5982 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 5987 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5988 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 5989 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5990 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 5994 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 5996 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5997 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 5998 lvds_clock_buf
.sym 5999 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 6018 i_smi_a1_SB_LUT4_I1_O[2]
.sym 6042 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 6044 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6045 w_rx_24_fifo_full
.sym 6047 i_smi_a1_SB_LUT4_I1_O[2]
.sym 6048 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6052 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 6053 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6055 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 6056 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6074 i_smi_a1_SB_LUT4_I1_O[2]
.sym 6075 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6077 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 6094 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6104 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 6105 w_rx_24_fifo_full
.sym 6116 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6118 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6119 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 6120 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 6121 lvds_clock_buf
.sym 6122 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 6135 o_shdn_tx_lna$SB_IO_OUT
.sym 6141 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 6154 w_rx_24_fifo_push
.sym 6180 i_smi_a3$SB_IO_IN
.sym 6184 i_smi_a1$SB_IO_IN
.sym 6190 i_smi_a2$SB_IO_IN
.sym 6197 i_smi_a1$SB_IO_IN
.sym 6199 i_smi_a3$SB_IO_IN
.sym 6200 i_smi_a2$SB_IO_IN
.sym 6216 i_smi_a1$SB_IO_IN
.sym 6217 i_smi_a2$SB_IO_IN
.sym 6218 i_smi_a3$SB_IO_IN
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6256 i_smi_a1_SB_LUT4_I1_O[2]
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6308 o_shdn_tx_lna$SB_IO_OUT
.sym 6316 i_smi_a1$SB_IO_IN
.sym 6347 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 6348 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 6349 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 6350 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 6351 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6352 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 6353 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 6357 w_rx_09_fifo_pulled_data[8]
.sym 6422 rx_09_fifo.rd_addr_gray_wr[4]
.sym 6423 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 6424 io_smi_data[7]$SB_IO_OUT
.sym 6425 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 6426 rx_09_fifo.rd_addr_gray_wr[7]
.sym 6427 rx_09_fifo.rd_addr_gray_wr[0]
.sym 6428 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 6468 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 6481 rx_09_fifo.rd_addr[7]
.sym 6512 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6513 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 6514 io_smi_data[6]$SB_IO_OUT
.sym 6516 w_smi_data_output[7]
.sym 6517 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 6560 lvds_rx_09_inst.o_fifo_data[17]
.sym 6561 lvds_rx_09_inst.o_fifo_data[27]
.sym 6562 lvds_rx_09_inst.o_fifo_data[29]
.sym 6563 lvds_rx_09_inst.o_fifo_data[31]
.sym 6564 lvds_rx_09_inst.o_fifo_data[25]
.sym 6565 lvds_rx_09_inst.o_fifo_data[23]
.sym 6566 lvds_rx_09_inst.o_fifo_data[21]
.sym 6567 lvds_rx_09_inst.o_fifo_data[19]
.sym 6598 rx_09_fifo.rd_addr[7]
.sym 6602 rx_09_fifo.rd_addr[4]
.sym 6606 rx_09_fifo.rd_addr[3]
.sym 6610 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6611 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 6614 i_smi_a3$SB_IO_IN
.sym 6616 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 6621 w_rx_09_fifo_pulled_data[25]
.sym 6622 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6624 w_rx_09_fifo_data[0]
.sym 6625 rx_09_fifo.wr_addr[5]
.sym 6631 rx_09_fifo.wr_addr[5]
.sym 6632 rx_09_fifo.wr_addr[4]
.sym 6634 rx_09_fifo.wr_addr[0]
.sym 6635 rx_09_fifo.wr_addr[3]
.sym 6636 $PACKER_VCC_NET
.sym 6637 lvds_rx_09_inst.o_fifo_data[18]
.sym 6638 lvds_rx_09_inst.o_fifo_data[16]
.sym 6641 rx_09_fifo.wr_addr[2]
.sym 6643 rx_09_fifo.wr_addr[6]
.sym 6644 rx_09_fifo.wr_addr[7]
.sym 6646 lvds_rx_09_inst.o_fifo_data[17]
.sym 6647 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6650 w_rx_09_fifo_push
.sym 6651 $PACKER_VCC_NET
.sym 6652 lvds_rx_09_inst.o_fifo_data[21]
.sym 6657 $PACKER_VCC_NET
.sym 6658 lvds_rx_09_inst.o_fifo_data[22]
.sym 6659 lvds_rx_09_inst.o_fifo_data[23]
.sym 6660 lvds_rx_09_inst.o_fifo_data[20]
.sym 6661 lvds_rx_09_inst.o_fifo_data[19]
.sym 6662 rx_09_fifo.rd_addr_gray[1]
.sym 6663 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 6664 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6665 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 6666 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6667 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 6668 rx_09_fifo.rd_addr_gray[6]
.sym 6669 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6670 $PACKER_VCC_NET
.sym 6671 $PACKER_VCC_NET
.sym 6672 $PACKER_VCC_NET
.sym 6673 $PACKER_VCC_NET
.sym 6674 $PACKER_VCC_NET
.sym 6675 $PACKER_VCC_NET
.sym 6676 $PACKER_VCC_NET
.sym 6677 $PACKER_VCC_NET
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 lvds_rx_09_inst.o_fifo_data[16]
.sym 6692 lvds_rx_09_inst.o_fifo_data[17]
.sym 6693 lvds_rx_09_inst.o_fifo_data[18]
.sym 6694 lvds_rx_09_inst.o_fifo_data[19]
.sym 6695 lvds_rx_09_inst.o_fifo_data[20]
.sym 6696 lvds_rx_09_inst.o_fifo_data[21]
.sym 6697 lvds_rx_09_inst.o_fifo_data[22]
.sym 6698 lvds_rx_09_inst.o_fifo_data[23]
.sym 6699 w_rx_09_fifo_push
.sym 6709 i_smi_a3$SB_IO_IN
.sym 6716 w_rx_09_fifo_push
.sym 6718 rx_09_fifo.rd_addr[0]
.sym 6719 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 6720 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6721 io_pmod[7]$SB_IO_IN
.sym 6723 rx_09_fifo.rd_addr[7]
.sym 6725 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 6726 w_rx_09_fifo_pulled_data[13]
.sym 6734 lvds_rx_09_inst.o_fifo_data[29]
.sym 6735 lvds_rx_09_inst.o_fifo_data[28]
.sym 6736 lvds_rx_09_inst.o_fifo_data[25]
.sym 6737 rx_09_fifo.rd_addr[3]
.sym 6741 lvds_rx_09_inst.o_fifo_data[27]
.sym 6742 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6743 rx_09_fifo.rd_addr[0]
.sym 6745 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6746 rx_09_fifo.rd_addr[7]
.sym 6749 lvds_rx_09_inst.o_fifo_data[26]
.sym 6750 lvds_rx_09_inst.o_fifo_data[31]
.sym 6752 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 6753 lvds_rx_09_inst.o_fifo_data[24]
.sym 6754 rx_09_fifo.rd_addr[4]
.sym 6758 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6759 $PACKER_VCC_NET
.sym 6760 $PACKER_VCC_NET
.sym 6761 $PACKER_VCC_NET
.sym 6762 lvds_rx_09_inst.o_fifo_data[30]
.sym 6763 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6764 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 6765 rx_09_fifo.rd_addr_gray_wr[1]
.sym 6766 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6767 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 6768 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 6769 rx_09_fifo.rd_addr_gray_wr[6]
.sym 6770 rx_09_fifo.rd_addr_gray_wr[2]
.sym 6771 rx_24_fifo.rd_addr_gray_wr[7]
.sym 6772 $PACKER_VCC_NET
.sym 6773 $PACKER_VCC_NET
.sym 6774 $PACKER_VCC_NET
.sym 6775 $PACKER_VCC_NET
.sym 6776 $PACKER_VCC_NET
.sym 6777 $PACKER_VCC_NET
.sym 6778 $PACKER_VCC_NET
.sym 6779 $PACKER_VCC_NET
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 6794 lvds_rx_09_inst.o_fifo_data[26]
.sym 6795 lvds_rx_09_inst.o_fifo_data[27]
.sym 6796 lvds_rx_09_inst.o_fifo_data[28]
.sym 6797 lvds_rx_09_inst.o_fifo_data[29]
.sym 6798 lvds_rx_09_inst.o_fifo_data[30]
.sym 6799 lvds_rx_09_inst.o_fifo_data[31]
.sym 6800 lvds_rx_09_inst.o_fifo_data[24]
.sym 6801 lvds_rx_09_inst.o_fifo_data[25]
.sym 6810 rx_09_fifo.wr_addr_gray[1]
.sym 6812 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6814 rx_09_fifo.wr_addr[2]
.sym 6816 rx_09_fifo.wr_addr[0]
.sym 6821 lvds_rx_09_inst.o_fifo_data[15]
.sym 6823 lvds_rx_09_inst.o_fifo_data[7]
.sym 6824 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 6828 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 6834 rx_09_fifo.wr_addr[4]
.sym 6835 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6836 $PACKER_VCC_NET
.sym 6837 io_pmod[6]$SB_IO_IN
.sym 6838 lvds_rx_09_inst.o_fifo_data[7]
.sym 6839 rx_09_fifo.wr_addr[3]
.sym 6840 io_pmod[5]$SB_IO_IN
.sym 6842 rx_09_fifo.wr_addr[5]
.sym 6843 rx_09_fifo.wr_addr[0]
.sym 6846 rx_09_fifo.wr_addr[7]
.sym 6847 rx_09_fifo.wr_addr[6]
.sym 6850 $PACKER_VCC_NET
.sym 6851 $PACKER_VCC_NET
.sym 6853 w_rx_09_fifo_data[0]
.sym 6854 w_rx_09_fifo_push
.sym 6858 lvds_rx_09_inst.o_fifo_data[6]
.sym 6859 io_pmod[7]$SB_IO_IN
.sym 6863 rx_09_fifo.wr_addr[2]
.sym 6864 io_pmod[4]$SB_IO_IN
.sym 6865 w_rx_09_fifo_data[1]
.sym 6866 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 6867 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 6868 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 6869 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 6870 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 6871 smi_ctrl_ins.int_cnt_24[5]
.sym 6872 smi_ctrl_ins.int_cnt_24[4]
.sym 6873 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 6874 $PACKER_VCC_NET
.sym 6875 $PACKER_VCC_NET
.sym 6876 $PACKER_VCC_NET
.sym 6877 $PACKER_VCC_NET
.sym 6878 $PACKER_VCC_NET
.sym 6879 $PACKER_VCC_NET
.sym 6880 $PACKER_VCC_NET
.sym 6881 $PACKER_VCC_NET
.sym 6882 rx_09_fifo.wr_addr[0]
.sym 6883 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6885 rx_09_fifo.wr_addr[2]
.sym 6886 rx_09_fifo.wr_addr[3]
.sym 6887 rx_09_fifo.wr_addr[4]
.sym 6888 rx_09_fifo.wr_addr[5]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 rx_09_fifo.wr_addr[7]
.sym 6893 lvds_clock_buf
.sym 6894 $PACKER_VCC_NET
.sym 6895 w_rx_09_fifo_data[0]
.sym 6896 w_rx_09_fifo_data[1]
.sym 6897 io_pmod[4]$SB_IO_IN
.sym 6898 io_pmod[5]$SB_IO_IN
.sym 6899 io_pmod[6]$SB_IO_IN
.sym 6900 io_pmod[7]$SB_IO_IN
.sym 6901 lvds_rx_09_inst.o_fifo_data[6]
.sym 6902 lvds_rx_09_inst.o_fifo_data[7]
.sym 6903 w_rx_09_fifo_push
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6909 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6911 w_smi_data_output[3]
.sym 6913 io_pmod[6]$SB_IO_IN
.sym 6918 rx_09_fifo.wr_addr[5]
.sym 6924 lvds_rx_09_inst.o_fifo_data[6]
.sym 6925 smi_ctrl_ins.int_cnt_24[4]
.sym 6926 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6929 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 6930 io_pmod[4]$SB_IO_IN
.sym 6931 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 6938 lvds_rx_09_inst.o_fifo_data[9]
.sym 6940 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 6941 lvds_rx_09_inst.o_fifo_data[14]
.sym 6942 rx_09_fifo.rd_addr[4]
.sym 6943 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6944 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6946 rx_09_fifo.rd_addr[3]
.sym 6947 rx_09_fifo.rd_addr[0]
.sym 6948 $PACKER_VCC_NET
.sym 6949 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6950 rx_09_fifo.rd_addr[7]
.sym 6951 $PACKER_VCC_NET
.sym 6952 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6954 lvds_rx_09_inst.o_fifo_data[11]
.sym 6956 lvds_rx_09_inst.o_fifo_data[13]
.sym 6957 lvds_rx_09_inst.o_fifo_data[8]
.sym 6959 lvds_rx_09_inst.o_fifo_data[10]
.sym 6961 lvds_rx_09_inst.o_fifo_data[15]
.sym 6962 lvds_rx_09_inst.o_fifo_data[12]
.sym 6963 $PACKER_VCC_NET
.sym 6968 lvds_rx_09_inst.o_fifo_data[6]
.sym 6969 lvds_rx_09_inst.o_fifo_data[15]
.sym 6970 lvds_rx_09_inst.o_fifo_data[7]
.sym 6972 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6973 lvds_rx_09_inst.o_fifo_data[8]
.sym 6974 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 6975 $io_pmod[5]$iobuf_i
.sym 6976 $PACKER_VCC_NET
.sym 6977 $PACKER_VCC_NET
.sym 6978 $PACKER_VCC_NET
.sym 6979 $PACKER_VCC_NET
.sym 6980 $PACKER_VCC_NET
.sym 6981 $PACKER_VCC_NET
.sym 6982 $PACKER_VCC_NET
.sym 6983 $PACKER_VCC_NET
.sym 6984 rx_09_fifo.rd_addr[0]
.sym 6985 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 6987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6988 rx_09_fifo.rd_addr[3]
.sym 6989 rx_09_fifo.rd_addr[4]
.sym 6990 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6991 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 6992 rx_09_fifo.rd_addr[7]
.sym 6995 r_counter[0]_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 6998 lvds_rx_09_inst.o_fifo_data[10]
.sym 6999 lvds_rx_09_inst.o_fifo_data[11]
.sym 7000 lvds_rx_09_inst.o_fifo_data[12]
.sym 7001 lvds_rx_09_inst.o_fifo_data[13]
.sym 7002 lvds_rx_09_inst.o_fifo_data[14]
.sym 7003 lvds_rx_09_inst.o_fifo_data[15]
.sym 7004 lvds_rx_09_inst.o_fifo_data[8]
.sym 7005 lvds_rx_09_inst.o_fifo_data[9]
.sym 7013 io_pmod[5]$SB_IO_IN
.sym 7021 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 7022 w_rx_24_fifo_data[17]
.sym 7023 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7026 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 7028 rx_24_fifo.rd_addr[5]
.sym 7031 w_rx_09_fifo_data[0]
.sym 7033 w_rx_09_fifo_push
.sym 7042 $PACKER_VCC_NET
.sym 7044 rx_24_fifo.wr_addr[4]
.sym 7045 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7046 $PACKER_VCC_NET
.sym 7049 $PACKER_VCC_NET
.sym 7050 rx_24_fifo.wr_addr[3]
.sym 7051 w_rx_24_fifo_push
.sym 7053 w_rx_24_fifo_data[7]
.sym 7054 w_rx_24_fifo_data[1]
.sym 7056 rx_24_fifo.wr_addr[2]
.sym 7057 rx_24_fifo.wr_addr[5]
.sym 7058 w_rx_24_fifo_data[5]
.sym 7059 w_rx_24_fifo_data[0]
.sym 7060 rx_24_fifo.wr_addr[6]
.sym 7062 w_rx_24_fifo_data[4]
.sym 7063 w_rx_24_fifo_data[3]
.sym 7064 rx_24_fifo.wr_addr[7]
.sym 7066 w_rx_24_fifo_data[2]
.sym 7067 rx_24_fifo.wr_addr[0]
.sym 7068 w_rx_24_fifo_data[6]
.sym 7070 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 7071 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 7072 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7074 rx_24_fifo.rd_addr[7]
.sym 7075 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7076 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 7077 rx_24_fifo.rd_addr[0]
.sym 7078 $PACKER_VCC_NET
.sym 7079 $PACKER_VCC_NET
.sym 7080 $PACKER_VCC_NET
.sym 7081 $PACKER_VCC_NET
.sym 7082 $PACKER_VCC_NET
.sym 7083 $PACKER_VCC_NET
.sym 7084 $PACKER_VCC_NET
.sym 7085 $PACKER_VCC_NET
.sym 7086 rx_24_fifo.wr_addr[0]
.sym 7087 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[0]
.sym 7100 w_rx_24_fifo_data[1]
.sym 7101 w_rx_24_fifo_data[2]
.sym 7102 w_rx_24_fifo_data[3]
.sym 7103 w_rx_24_fifo_data[4]
.sym 7104 w_rx_24_fifo_data[5]
.sym 7105 w_rx_24_fifo_data[6]
.sym 7106 w_rx_24_fifo_data[7]
.sym 7107 w_rx_24_fifo_push
.sym 7112 $PACKER_VCC_NET
.sym 7117 $PACKER_VCC_NET
.sym 7118 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 7122 $PACKER_VCC_NET
.sym 7124 w_rx_24_fifo_pulled_data[24]
.sym 7126 rx_24_fifo.wr_addr[6]
.sym 7127 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7128 w_rx_09_fifo_push
.sym 7129 w_rx_24_fifo_empty
.sym 7134 w_rx_24_fifo_data[9]
.sym 7140 w_rx_24_fifo_data[9]
.sym 7141 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7142 rx_24_fifo.rd_addr[4]
.sym 7143 w_rx_24_fifo_data[10]
.sym 7144 w_rx_24_fifo_pull
.sym 7145 w_rx_24_fifo_data[14]
.sym 7146 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 7147 w_rx_24_fifo_data[12]
.sym 7152 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7153 w_rx_24_fifo_data[11]
.sym 7156 w_rx_24_fifo_data[13]
.sym 7160 rx_24_fifo.rd_addr[6]
.sym 7161 $PACKER_VCC_NET
.sym 7162 w_rx_24_fifo_data[15]
.sym 7163 w_rx_24_fifo_data[8]
.sym 7166 rx_24_fifo.rd_addr[5]
.sym 7167 $PACKER_VCC_NET
.sym 7168 rx_24_fifo.rd_addr[7]
.sym 7169 $PACKER_VCC_NET
.sym 7171 rx_24_fifo.rd_addr[0]
.sym 7172 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7173 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 7174 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 7175 w_rx_09_fifo_data[1]
.sym 7176 w_rx_09_fifo_data[0]
.sym 7177 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 7179 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 7180 $PACKER_VCC_NET
.sym 7181 $PACKER_VCC_NET
.sym 7182 $PACKER_VCC_NET
.sym 7183 $PACKER_VCC_NET
.sym 7184 $PACKER_VCC_NET
.sym 7185 $PACKER_VCC_NET
.sym 7186 $PACKER_VCC_NET
.sym 7187 $PACKER_VCC_NET
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7191 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 7192 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7193 rx_24_fifo.rd_addr[4]
.sym 7194 rx_24_fifo.rd_addr[5]
.sym 7195 rx_24_fifo.rd_addr[6]
.sym 7196 rx_24_fifo.rd_addr[7]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[10]
.sym 7203 w_rx_24_fifo_data[11]
.sym 7204 w_rx_24_fifo_data[12]
.sym 7205 w_rx_24_fifo_data[13]
.sym 7206 w_rx_24_fifo_data[14]
.sym 7207 w_rx_24_fifo_data[15]
.sym 7208 w_rx_24_fifo_data[8]
.sym 7209 w_rx_24_fifo_data[9]
.sym 7215 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 7216 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7229 w_lvds_rx_09_d0
.sym 7231 w_lvds_rx_09_d1
.sym 7233 rx_24_fifo.wr_addr[6]
.sym 7242 rx_24_fifo.wr_addr[0]
.sym 7243 w_rx_24_fifo_data[16]
.sym 7244 rx_24_fifo.wr_addr[2]
.sym 7245 $PACKER_VCC_NET
.sym 7247 w_rx_24_fifo_data[20]
.sym 7248 rx_24_fifo.wr_addr[6]
.sym 7250 rx_24_fifo.wr_addr[5]
.sym 7251 w_rx_24_fifo_data[17]
.sym 7253 $PACKER_VCC_NET
.sym 7255 w_rx_24_fifo_push
.sym 7257 w_rx_24_fifo_data[23]
.sym 7258 w_rx_24_fifo_data[19]
.sym 7259 w_rx_24_fifo_data[18]
.sym 7260 rx_24_fifo.wr_addr[4]
.sym 7261 rx_24_fifo.wr_addr[7]
.sym 7264 w_rx_24_fifo_data[21]
.sym 7266 w_rx_24_fifo_data[22]
.sym 7270 rx_24_fifo.wr_addr[3]
.sym 7272 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7274 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 7275 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 7276 rx_24_fifo.rd_addr_gray_wr[3]
.sym 7277 rx_24_fifo.rd_addr_gray_wr[4]
.sym 7278 rx_24_fifo.rd_addr_gray_wr[6]
.sym 7279 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 7280 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 7281 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 7282 $PACKER_VCC_NET
.sym 7283 $PACKER_VCC_NET
.sym 7284 $PACKER_VCC_NET
.sym 7285 $PACKER_VCC_NET
.sym 7286 $PACKER_VCC_NET
.sym 7287 $PACKER_VCC_NET
.sym 7288 $PACKER_VCC_NET
.sym 7289 $PACKER_VCC_NET
.sym 7290 rx_24_fifo.wr_addr[0]
.sym 7291 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7293 rx_24_fifo.wr_addr[2]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.wr_addr[4]
.sym 7296 rx_24_fifo.wr_addr[5]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.wr_addr[7]
.sym 7301 lvds_clock_buf
.sym 7302 $PACKER_VCC_NET
.sym 7303 w_rx_24_fifo_data[16]
.sym 7304 w_rx_24_fifo_data[17]
.sym 7305 w_rx_24_fifo_data[18]
.sym 7306 w_rx_24_fifo_data[19]
.sym 7307 w_rx_24_fifo_data[20]
.sym 7308 w_rx_24_fifo_data[21]
.sym 7309 w_rx_24_fifo_data[22]
.sym 7310 w_rx_24_fifo_data[23]
.sym 7311 w_rx_24_fifo_push
.sym 7316 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 7319 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7320 rx_24_fifo.wr_addr[2]
.sym 7321 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 7322 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7325 rx_24_fifo.rd_addr[4]
.sym 7326 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 7347 w_rx_24_fifo_data[30]
.sym 7348 w_rx_24_fifo_pull
.sym 7349 w_rx_24_fifo_data[26]
.sym 7350 rx_24_fifo.rd_addr[0]
.sym 7351 w_rx_24_fifo_data[28]
.sym 7353 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 7354 rx_24_fifo.rd_addr[5]
.sym 7355 $PACKER_VCC_NET
.sym 7356 w_rx_24_fifo_data[24]
.sym 7357 $PACKER_VCC_NET
.sym 7358 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7359 w_rx_24_fifo_data[25]
.sym 7360 rx_24_fifo.rd_addr[6]
.sym 7361 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7362 rx_24_fifo.rd_addr[4]
.sym 7365 rx_24_fifo.rd_addr[7]
.sym 7366 w_rx_24_fifo_data[31]
.sym 7371 w_rx_24_fifo_data[27]
.sym 7373 w_rx_24_fifo_data[29]
.sym 7374 $PACKER_VCC_NET
.sym 7376 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 7377 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 7378 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 7379 rx_24_fifo.wr_addr[6]
.sym 7380 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 7381 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 7382 rx_24_fifo.wr_addr_gray[5]
.sym 7383 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 7384 $PACKER_VCC_NET
.sym 7385 $PACKER_VCC_NET
.sym 7386 $PACKER_VCC_NET
.sym 7387 $PACKER_VCC_NET
.sym 7388 $PACKER_VCC_NET
.sym 7389 $PACKER_VCC_NET
.sym 7390 $PACKER_VCC_NET
.sym 7391 $PACKER_VCC_NET
.sym 7392 rx_24_fifo.rd_addr[0]
.sym 7393 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 7395 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 7396 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 7397 rx_24_fifo.rd_addr[4]
.sym 7398 rx_24_fifo.rd_addr[5]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.rd_addr[7]
.sym 7403 r_counter[0]_$glb_clk
.sym 7404 $PACKER_VCC_NET
.sym 7405 w_rx_24_fifo_pull
.sym 7406 w_rx_24_fifo_data[26]
.sym 7407 w_rx_24_fifo_data[27]
.sym 7408 w_rx_24_fifo_data[28]
.sym 7409 w_rx_24_fifo_data[29]
.sym 7410 w_rx_24_fifo_data[30]
.sym 7411 w_rx_24_fifo_data[31]
.sym 7412 w_rx_24_fifo_data[24]
.sym 7413 w_rx_24_fifo_data[25]
.sym 7422 w_rx_24_fifo_push
.sym 7437 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 7478 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 7479 rx_24_fifo.wr_addr_gray[3]
.sym 7480 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 7481 rx_24_fifo.wr_addr_gray[1]
.sym 7482 rx_24_fifo.wr_addr_gray[0]
.sym 7483 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 7484 rx_24_fifo.wr_addr_gray[4]
.sym 7526 w_rx_24_fifo_push
.sym 7529 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 7534 rx_24_fifo.wr_addr[6]
.sym 7536 w_rx_09_fifo_push
.sym 7542 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 7580 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 7581 rx_24_fifo.wr_addr_gray_rd[2]
.sym 7582 rx_24_fifo.wr_addr_gray_rd[0]
.sym 7583 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 7585 rx_24_fifo.wr_addr_gray_rd[4]
.sym 7622 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 7628 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 7629 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 7632 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 7635 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 7640 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 7684 rx_24_fifo.wr_addr_gray[2]
.sym 7727 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 7732 rx_24_fifo.wr_addr[0]
.sym 7788 w_rx_09_fifo_push
.sym 7790 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 7826 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 7829 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 7836 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 7845 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 7928 w_rx_09_fifo_full
.sym 7944 w_rx_09_fifo_push
.sym 8037 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 8047 o_shdn_rx_lna$SB_IO_OUT
.sym 8088 i_smi_a3$SB_IO_IN
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8113 io_smi_data[6]$SB_IO_OUT
.sym 8118 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 8119 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 8120 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 8121 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8122 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 8123 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 8124 io_smi_data[7]$SB_IO_OUT
.sym 8125 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 8130 w_rx_09_fifo_push
.sym 8149 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 8165 rx_09_fifo.rd_addr[7]
.sym 8173 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8178 rx_09_fifo.rd_addr[0]
.sym 8179 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8181 rx_09_fifo.rd_addr[3]
.sym 8183 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8185 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8188 rx_09_fifo.rd_addr[4]
.sym 8192 $nextpnr_ICESTORM_LC_6$O
.sym 8195 rx_09_fifo.rd_addr[0]
.sym 8198 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 8201 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8202 rx_09_fifo.rd_addr[0]
.sym 8204 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 8206 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8208 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 8210 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 8213 rx_09_fifo.rd_addr[3]
.sym 8214 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 8216 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 8218 rx_09_fifo.rd_addr[4]
.sym 8220 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 8222 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 8224 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8226 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 8228 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 8231 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8232 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 8237 rx_09_fifo.rd_addr[7]
.sym 8238 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 8246 rx_09_fifo.rd_addr_gray[0]
.sym 8247 rx_09_fifo.rd_addr_gray[3]
.sym 8248 rx_09_fifo.rd_addr[0]
.sym 8249 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8250 rx_09_fifo.rd_addr[4]
.sym 8251 rx_09_fifo.rd_addr[3]
.sym 8252 rx_09_fifo.rd_addr_gray[4]
.sym 8253 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8269 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8276 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 8277 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8283 io_smi_data[1]$SB_IO_OUT
.sym 8285 io_smi_data[2]$SB_IO_OUT
.sym 8298 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 8300 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 8301 rx_09_fifo.wr_addr[0]
.sym 8310 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8312 lvds_rx_09_inst.o_fifo_data[31]
.sym 8313 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8326 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8328 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8334 rx_09_fifo.rd_addr[7]
.sym 8335 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8339 w_smi_data_output[7]
.sym 8343 i_smi_a3$SB_IO_IN
.sym 8345 rx_09_fifo.rd_addr_gray[4]
.sym 8347 rx_09_fifo.rd_addr_gray[0]
.sym 8351 rx_09_fifo.rd_addr_gray_wr[7]
.sym 8356 rx_09_fifo.rd_addr_gray[4]
.sym 8362 rx_09_fifo.rd_addr_gray_wr[0]
.sym 8368 i_smi_a3$SB_IO_IN
.sym 8370 w_smi_data_output[7]
.sym 8376 rx_09_fifo.rd_addr_gray_wr[7]
.sym 8382 rx_09_fifo.rd_addr[7]
.sym 8388 rx_09_fifo.rd_addr_gray[0]
.sym 8393 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8395 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 8403 lvds_clock_buf
.sym 8406 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 8407 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 8408 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8409 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8410 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 8411 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 8412 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 8417 rx_09_fifo.rd_addr[7]
.sym 8420 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8428 rx_09_fifo.rd_addr[0]
.sym 8431 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8432 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8435 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8438 rx_09_fifo.wr_addr[4]
.sym 8448 lvds_rx_09_inst.o_fifo_data[15]
.sym 8453 lvds_rx_09_inst.o_fifo_data[19]
.sym 8454 lvds_rx_09_inst.o_fifo_data[17]
.sym 8459 lvds_rx_09_inst.o_fifo_data[23]
.sym 8463 lvds_rx_09_inst.o_fifo_data[27]
.sym 8468 lvds_rx_09_inst.o_fifo_data[21]
.sym 8472 lvds_rx_09_inst.o_fifo_data[29]
.sym 8474 lvds_rx_09_inst.o_fifo_data[25]
.sym 8477 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8479 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8481 lvds_rx_09_inst.o_fifo_data[15]
.sym 8487 lvds_rx_09_inst.o_fifo_data[25]
.sym 8488 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8491 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8492 lvds_rx_09_inst.o_fifo_data[27]
.sym 8499 lvds_rx_09_inst.o_fifo_data[29]
.sym 8500 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8503 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8505 lvds_rx_09_inst.o_fifo_data[23]
.sym 8510 lvds_rx_09_inst.o_fifo_data[21]
.sym 8512 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8515 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8516 lvds_rx_09_inst.o_fifo_data[19]
.sym 8521 lvds_rx_09_inst.o_fifo_data[17]
.sym 8522 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8525 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 8526 lvds_clock_buf
.sym 8527 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 8528 rx_09_fifo.wr_addr[0]
.sym 8529 rx_09_fifo.wr_addr_gray[4]
.sym 8530 rx_09_fifo.wr_addr[6]
.sym 8531 rx_09_fifo.wr_addr_gray[2]
.sym 8532 rx_09_fifo.wr_addr_gray[0]
.sym 8533 rx_09_fifo.wr_addr_gray[1]
.sym 8534 rx_09_fifo.wr_addr[3]
.sym 8535 rx_09_fifo.wr_addr[2]
.sym 8544 lvds_rx_09_inst.o_fifo_data[15]
.sym 8551 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 8552 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 8553 rx_09_fifo.rd_addr_gray[2]
.sym 8554 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8556 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8558 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 8559 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 8561 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8563 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 8570 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8574 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8575 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8576 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8578 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 8580 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8582 w_rx_09_fifo_pulled_data[29]
.sym 8584 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 8585 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8587 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 8588 w_rx_09_fifo_pulled_data[13]
.sym 8590 w_rx_09_fifo_pulled_data[21]
.sym 8591 w_rx_09_fifo_pulled_data[22]
.sym 8592 w_rx_09_fifo_full
.sym 8595 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 8596 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8598 w_rx_09_fifo_pulled_data[5]
.sym 8599 w_rx_09_fifo_pulled_data[6]
.sym 8600 w_rx_09_fifo_push
.sym 8602 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 8608 w_rx_09_fifo_full
.sym 8609 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 8610 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 8611 w_rx_09_fifo_push
.sym 8615 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 8620 w_rx_09_fifo_pulled_data[13]
.sym 8621 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8622 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8623 w_rx_09_fifo_pulled_data[29]
.sym 8626 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8627 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8628 w_rx_09_fifo_pulled_data[22]
.sym 8629 w_rx_09_fifo_pulled_data[6]
.sym 8632 w_rx_09_fifo_pulled_data[21]
.sym 8633 w_rx_09_fifo_pulled_data[5]
.sym 8634 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8635 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 8638 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8640 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8647 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8648 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 8649 r_counter[0]_$glb_clk
.sym 8650 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 8651 rx_09_fifo.wr_addr[5]
.sym 8652 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8653 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8654 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 8655 rx_09_fifo.wr_addr[4]
.sym 8657 rx_09_fifo.wr_addr[7]
.sym 8658 w_rx_09_fifo_full
.sym 8666 io_pmod[4]$SB_IO_IN
.sym 8675 w_rx_24_fifo_pull
.sym 8678 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8682 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 8683 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8684 rx_24_fifo.rd_addr[7]
.sym 8685 rx_09_fifo.wr_addr[2]
.sym 8686 i_smi_soe_se$rename$0
.sym 8695 rx_24_fifo.rd_addr[7]
.sym 8697 rx_09_fifo.rd_addr_gray_wr[6]
.sym 8698 rx_09_fifo.rd_addr_gray[6]
.sym 8700 rx_09_fifo.rd_addr_gray[1]
.sym 8703 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8704 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8706 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8713 rx_09_fifo.rd_addr_gray[2]
.sym 8714 w_rx_09_fifo_pulled_data[30]
.sym 8717 rx_09_fifo.rd_addr_gray_wr[1]
.sym 8722 w_rx_09_fifo_pulled_data[14]
.sym 8728 rx_09_fifo.rd_addr_gray_wr[6]
.sym 8733 rx_09_fifo.rd_addr_gray[1]
.sym 8737 rx_09_fifo.rd_addr_gray_wr[1]
.sym 8743 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8749 w_rx_09_fifo_pulled_data[30]
.sym 8750 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8751 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8752 w_rx_09_fifo_pulled_data[14]
.sym 8758 rx_09_fifo.rd_addr_gray[6]
.sym 8764 rx_09_fifo.rd_addr_gray[2]
.sym 8767 rx_24_fifo.rd_addr[7]
.sym 8772 lvds_clock_buf
.sym 8775 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 8776 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 8777 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8778 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 8779 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 8780 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 8781 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8786 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 8788 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 8791 w_rx_09_fifo_push
.sym 8792 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8793 rx_09_fifo.wr_addr[5]
.sym 8794 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 8798 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8802 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 8806 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8808 rx_24_fifo.rd_addr[6]
.sym 8817 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 8819 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8820 smi_ctrl_ins.int_cnt_24[5]
.sym 8824 w_rx_24_fifo_empty
.sym 8825 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8828 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 8832 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8833 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8834 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 8836 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8837 smi_ctrl_ins.int_cnt_24[4]
.sym 8841 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8843 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8844 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 8845 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8846 i_smi_soe_se$rename$0
.sym 8848 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 8849 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8850 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 8851 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8856 smi_ctrl_ins.int_cnt_24[5]
.sym 8860 i_smi_soe_se$rename$0
.sym 8862 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8863 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8869 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8872 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 8873 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 8875 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8878 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8879 i_smi_soe_se$rename$0
.sym 8880 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8884 i_smi_soe_se$rename$0
.sym 8885 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8887 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8890 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8891 smi_ctrl_ins.int_cnt_24[4]
.sym 8892 smi_ctrl_ins.int_cnt_24[5]
.sym 8893 w_rx_24_fifo_empty
.sym 8894 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 8895 r_counter[0]_$glb_clk
.sym 8896 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 8899 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8900 rx_24_fifo.rd_addr[6]
.sym 8901 rx_24_fifo.rd_addr[7]
.sym 8902 rx_24_fifo.rd_addr[0]
.sym 8903 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8913 smi_ctrl_ins.int_cnt_24_SB_DFFESR_Q_E
.sym 8915 io_pmod[7]$SB_IO_IN
.sym 8918 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8920 w_rx_24_fifo_empty
.sym 8922 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8926 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8927 w_rx_09_fifo_data[1]
.sym 8931 w_rx_24_fifo_pull
.sym 8932 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 8938 lvds_rx_09_inst.o_fifo_data[6]
.sym 8940 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8941 w_rx_24_fifo_pulled_data[3]
.sym 8945 w_rx_09_fifo_data[1]
.sym 8948 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8950 io_pmod[6]$SB_IO_IN
.sym 8953 w_rx_24_fifo_pulled_data[7]
.sym 8954 lvds_rx_09_inst.o_fifo_data[13]
.sym 8958 io_pmod[7]$SB_IO_IN
.sym 8961 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8965 w_rx_24_fifo_pulled_data[11]
.sym 8968 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 8969 w_rx_24_fifo_pulled_data[15]
.sym 8972 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8974 io_pmod[6]$SB_IO_IN
.sym 8977 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8980 lvds_rx_09_inst.o_fifo_data[13]
.sym 8985 io_pmod[7]$SB_IO_IN
.sym 8986 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8995 w_rx_24_fifo_pulled_data[15]
.sym 8996 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 8997 w_rx_24_fifo_pulled_data[7]
.sym 8998 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9002 lvds_rx_09_inst.o_fifo_data[6]
.sym 9003 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9007 w_rx_24_fifo_pulled_data[11]
.sym 9008 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9009 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9010 w_rx_24_fifo_pulled_data[3]
.sym 9013 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9015 w_rx_09_fifo_data[1]
.sym 9017 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 9018 lvds_clock_buf
.sym 9019 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 9021 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9022 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9023 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 9024 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9025 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9026 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9027 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9031 w_rx_09_fifo_push
.sym 9044 io_pmod[7]$SB_IO_IN
.sym 9046 rx_24_fifo.rd_addr[6]
.sym 9048 rx_24_fifo.rd_addr[7]
.sym 9050 rx_24_fifo.rd_addr[0]
.sym 9053 w_rx_09_fifo_push
.sym 9055 $io_pmod[5]$iobuf_i
.sym 9063 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9065 rx_24_fifo.rd_addr[7]
.sym 9066 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9067 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9069 w_rx_24_fifo_pulled_data[8]
.sym 9071 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9074 rx_24_fifo.rd_addr[0]
.sym 9075 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9077 i_smi_a2_SB_LUT4_I1_O[0]
.sym 9079 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9082 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9083 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 9085 w_rx_24_fifo_pulled_data[16]
.sym 9086 w_rx_24_fifo_pulled_data[24]
.sym 9087 rx_24_fifo.wr_addr[7]
.sym 9094 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 9095 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9096 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 9097 i_smi_a2_SB_LUT4_I1_O[1]
.sym 9102 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9106 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9107 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9108 i_smi_a2_SB_LUT4_I1_O[0]
.sym 9109 w_rx_24_fifo_pulled_data[16]
.sym 9120 rx_24_fifo.rd_addr[7]
.sym 9126 rx_24_fifo.wr_addr[7]
.sym 9130 w_rx_24_fifo_pulled_data[24]
.sym 9131 w_rx_24_fifo_pulled_data[8]
.sym 9132 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9133 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9139 rx_24_fifo.rd_addr[0]
.sym 9141 r_counter[0]_$glb_clk
.sym 9143 rx_24_fifo.rd_addr_gray[5]
.sym 9144 rx_24_fifo.rd_addr_gray[6]
.sym 9145 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9146 rx_24_fifo.rd_addr_gray[4]
.sym 9147 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9148 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 9149 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9150 rx_24_fifo.rd_addr_gray[3]
.sym 9167 w_rx_09_fifo_data[0]
.sym 9174 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9185 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9189 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9190 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9191 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9192 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9193 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9195 w_rx_24_fifo_pulled_data[19]
.sym 9196 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9197 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9199 w_rx_24_fifo_pulled_data[23]
.sym 9202 w_lvds_rx_09_d0
.sym 9203 w_rx_24_fifo_pull
.sym 9204 w_lvds_rx_09_d1
.sym 9206 rx_24_fifo.rd_addr[6]
.sym 9208 rx_24_fifo.rd_addr[7]
.sym 9209 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 9211 w_rx_24_fifo_pulled_data[27]
.sym 9214 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9215 w_rx_24_fifo_pulled_data[31]
.sym 9217 w_rx_24_fifo_pulled_data[23]
.sym 9218 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9219 w_rx_24_fifo_pulled_data[31]
.sym 9220 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9223 rx_24_fifo.rd_addr[7]
.sym 9224 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9225 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9226 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9229 w_rx_24_fifo_pulled_data[19]
.sym 9230 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 9231 w_rx_24_fifo_pulled_data[27]
.sym 9232 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 9235 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9238 w_lvds_rx_09_d0
.sym 9241 w_lvds_rx_09_d1
.sym 9244 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 9247 w_rx_24_fifo_pull
.sym 9248 rx_24_fifo.rd_addr[6]
.sym 9249 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9250 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 9259 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 9260 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 9261 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9262 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9263 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 9264 lvds_clock_buf
.sym 9265 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 9266 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[2]
.sym 9268 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9269 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 9270 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 9271 w_rx_24_fifo_full
.sym 9272 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 9273 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[1]
.sym 9280 rx_24_fifo.rd_addr[5]
.sym 9297 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9309 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9314 rx_24_fifo.rd_addr_gray[3]
.sym 9316 rx_24_fifo.rd_addr_gray[6]
.sym 9318 rx_24_fifo.rd_addr_gray[4]
.sym 9330 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9332 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9334 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9335 rx_24_fifo.rd_addr_gray_wr[6]
.sym 9337 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9342 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9347 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9348 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9353 rx_24_fifo.rd_addr_gray[3]
.sym 9359 rx_24_fifo.rd_addr_gray[4]
.sym 9364 rx_24_fifo.rd_addr_gray[6]
.sym 9371 rx_24_fifo.rd_addr_gray_wr[3]
.sym 9377 rx_24_fifo.rd_addr_gray_wr[6]
.sym 9382 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9387 lvds_clock_buf
.sym 9389 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 9390 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 9391 rx_24_fifo.full_o_SB_LUT4_I0_O[0]
.sym 9392 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9393 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 9394 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 9395 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9396 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 9405 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9406 w_ioc[1]
.sym 9407 w_rx_24_fifo_empty
.sym 9414 rx_24_fifo.rd_addr_gray[5]
.sym 9415 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9417 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9423 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9430 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 9432 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9439 w_rx_24_fifo_push
.sym 9440 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 9443 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 9445 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9447 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9448 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9449 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9450 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 9453 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 9455 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9456 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 9457 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9458 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9460 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9463 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 9464 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9469 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9470 w_rx_24_fifo_push
.sym 9471 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9472 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 9476 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9477 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9478 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9482 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 9487 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9488 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 9490 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 9494 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9495 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9496 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9499 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 9502 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 9506 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 9507 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9509 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9510 lvds_clock_buf
.sym 9511 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 9512 rx_24_fifo.rd_addr_gray_wr[0]
.sym 9513 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 9514 rx_24_fifo.rd_addr_gray_wr[5]
.sym 9515 rx_24_fifo.rd_addr_gray_wr[2]
.sym 9518 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 9519 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 9536 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9537 w_rx_09_fifo_push
.sym 9538 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9540 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9541 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9544 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9553 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 9558 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9561 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9562 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9563 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 9564 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9566 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 9567 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9571 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9574 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 9576 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9577 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 9579 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 9581 rx_24_fifo.wr_addr[0]
.sym 9582 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9584 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 9586 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 9587 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 9588 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 9589 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 9593 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9594 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 9598 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9599 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 9600 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9601 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9604 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9606 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9611 rx_24_fifo.wr_addr[0]
.sym 9613 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9616 rx_24_fifo.wr_addr[0]
.sym 9617 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 9623 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 9625 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 9632 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9633 lvds_clock_buf
.sym 9634 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 9635 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9637 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9639 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 9641 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9642 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9661 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9678 rx_24_fifo.wr_addr_gray[2]
.sym 9679 rx_24_fifo.wr_addr[0]
.sym 9680 rx_24_fifo.wr_addr_gray[0]
.sym 9682 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9690 rx_24_fifo.wr_addr_gray[4]
.sym 9691 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 9698 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9700 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9701 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9704 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9709 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 9710 rx_24_fifo.wr_addr[0]
.sym 9711 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 9718 rx_24_fifo.wr_addr_gray[2]
.sym 9723 rx_24_fifo.wr_addr_gray[0]
.sym 9727 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9728 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9729 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 9730 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9739 rx_24_fifo.wr_addr_gray[4]
.sym 9756 r_counter[0]_$glb_clk
.sym 9761 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9765 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9773 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9783 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9785 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9789 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9804 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9812 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9826 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9844 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 9847 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 9878 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9879 lvds_clock_buf
.sym 9880 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 9927 w_rx_09_fifo_full
.sym 9933 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 9942 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9943 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9944 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9945 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9980 w_rx_09_fifo_full
.sym 9981 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9982 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 9991 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9992 i_smi_a1_SB_LUT4_I1_O[2]
.sym 9994 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10001 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 10002 lvds_clock_buf
.sym 10003 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 10026 o_shdn_rx_lna$SB_IO_OUT
.sym 10033 w_rx_09_fifo_push
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10199 o_ldo_2v8_en$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10216 io_smi_data[2]$SB_IO_OUT
.sym 10222 io_smi_data[1]$SB_IO_OUT
.sym 10226 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10228 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 10229 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10230 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10231 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 10232 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 10233 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10269 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10270 rx_09_fifo.rd_addr[0]
.sym 10272 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10273 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10278 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10279 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10282 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10283 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10285 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10286 io_smi_data[7]$SB_IO_OUT
.sym 10290 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 10292 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10293 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10294 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 10301 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10302 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 10303 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10304 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10307 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 10308 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10309 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10310 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 10314 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10316 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10321 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10322 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10325 rx_09_fifo.rd_addr[0]
.sym 10326 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10333 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10337 io_smi_data[7]$SB_IO_OUT
.sym 10343 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10345 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10348 lvds_clock_buf
.sym 10354 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 10355 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10356 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10357 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 10358 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 10359 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 10360 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10361 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10364 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10374 io_pmod[2]$SB_IO_IN
.sym 10375 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 10385 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 10389 rx_09_fifo.rd_addr[7]
.sym 10395 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10398 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10409 io_smi_data[0]$SB_IO_OUT
.sym 10410 rx_09_fifo.rd_addr[3]
.sym 10411 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 10415 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 10417 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 10419 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10433 rx_09_fifo.rd_addr[0]
.sym 10435 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10437 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10448 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10449 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 10450 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10451 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10457 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10460 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10466 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 10471 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10476 rx_09_fifo.rd_addr[0]
.sym 10482 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 10488 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10496 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10500 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 10502 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 10506 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10510 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 10511 r_counter[0]_$glb_clk
.sym 10512 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 10513 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10514 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10515 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 10516 rx_09_fifo.wr_addr_gray_rd[2]
.sym 10517 rx_09_fifo.wr_addr_gray_rd[3]
.sym 10518 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10519 rx_09_fifo.wr_addr_gray_rd[6]
.sym 10520 rx_09_fifo.wr_addr_gray_rd[0]
.sym 10529 rx_09_fifo.rd_addr_gray[3]
.sym 10534 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10535 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10537 rx_09_fifo.wr_addr[5]
.sym 10538 rx_09_fifo.wr_addr[3]
.sym 10539 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10540 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 10542 rx_09_fifo.wr_addr[0]
.sym 10543 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10544 rx_09_fifo.wr_addr_gray[3]
.sym 10546 rx_09_fifo.wr_addr[6]
.sym 10547 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 10548 rx_09_fifo.wr_addr_gray[6]
.sym 10555 rx_09_fifo.wr_addr[5]
.sym 10560 rx_09_fifo.wr_addr[3]
.sym 10562 rx_09_fifo.wr_addr[0]
.sym 10564 rx_09_fifo.wr_addr[6]
.sym 10567 rx_09_fifo.wr_addr[0]
.sym 10569 rx_09_fifo.wr_addr[2]
.sym 10570 rx_09_fifo.wr_addr[4]
.sym 10575 rx_09_fifo.wr_addr[7]
.sym 10582 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10586 $nextpnr_ICESTORM_LC_7$O
.sym 10588 rx_09_fifo.wr_addr[0]
.sym 10592 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 10595 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10596 rx_09_fifo.wr_addr[0]
.sym 10598 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 10601 rx_09_fifo.wr_addr[2]
.sym 10602 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 10604 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 10606 rx_09_fifo.wr_addr[3]
.sym 10608 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 10610 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 10613 rx_09_fifo.wr_addr[4]
.sym 10614 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 10616 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 10619 rx_09_fifo.wr_addr[5]
.sym 10620 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 10622 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 10624 rx_09_fifo.wr_addr[6]
.sym 10626 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 10631 rx_09_fifo.wr_addr[7]
.sym 10632 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 10636 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10637 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10638 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 10639 $io_pmod[2]$iobuf_i
.sym 10640 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 10641 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10642 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10643 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10652 $PACKER_VCC_NET
.sym 10656 io_smi_data[4]$SB_IO_OUT
.sym 10658 $PACKER_VCC_NET
.sym 10660 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 10661 rx_09_fifo.wr_addr[7]
.sym 10663 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10664 rx_09_fifo.wr_addr[3]
.sym 10665 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10667 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10668 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10669 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10670 rx_09_fifo.wr_addr_gray[4]
.sym 10679 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10680 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10683 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10685 rx_09_fifo.wr_addr[0]
.sym 10687 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 10699 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10702 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10706 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10708 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10713 rx_09_fifo.wr_addr[0]
.sym 10717 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10724 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10731 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10736 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10743 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10749 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10752 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 10756 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10757 lvds_clock_buf
.sym 10758 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 10759 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 10760 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10761 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10762 rx_09_fifo.wr_addr_gray[3]
.sym 10763 rx_09_fifo.wr_addr_gray[5]
.sym 10764 rx_09_fifo.wr_addr_gray[6]
.sym 10765 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 10766 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 10777 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10783 rx_09_fifo.wr_addr[4]
.sym 10784 rx_09_fifo.wr_addr[6]
.sym 10787 rx_09_fifo.wr_addr[7]
.sym 10790 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10792 rx_09_fifo.wr_addr[3]
.sym 10793 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10800 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10802 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10803 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10806 w_rx_09_fifo_push
.sym 10808 rx_09_fifo.wr_addr[0]
.sym 10811 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10812 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10814 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10815 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10824 w_rx_09_fifo_full
.sym 10825 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10830 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10835 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 10840 w_rx_09_fifo_push
.sym 10841 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10846 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10848 rx_09_fifo.wr_addr[0]
.sym 10851 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 10852 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10853 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10854 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 10859 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10871 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10877 w_rx_09_fifo_full
.sym 10879 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10880 lvds_clock_buf
.sym 10881 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 10882 w_rx_09_fifo_full
.sym 10883 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10884 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 10885 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 10886 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 10888 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10889 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 10898 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10916 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10925 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10928 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 10929 rx_09_fifo.wr_addr[7]
.sym 10931 rx_09_fifo.wr_addr[5]
.sym 10934 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10935 rx_09_fifo.wr_addr[4]
.sym 10936 rx_09_fifo.wr_addr[3]
.sym 10937 rx_09_fifo.wr_addr[2]
.sym 10944 rx_09_fifo.wr_addr[6]
.sym 10945 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 10947 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10955 $nextpnr_ICESTORM_LC_5$O
.sym 10958 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10961 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 10964 rx_09_fifo.wr_addr[2]
.sym 10965 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10967 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 10970 rx_09_fifo.wr_addr[3]
.sym 10971 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 10973 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 10976 rx_09_fifo.wr_addr[4]
.sym 10977 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 10979 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 10981 rx_09_fifo.wr_addr[5]
.sym 10983 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 10985 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 10988 rx_09_fifo.wr_addr[6]
.sym 10989 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 10994 rx_09_fifo.wr_addr[7]
.sym 10995 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 10998 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 10999 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 11000 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 11001 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 11006 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11008 $io_pmod[4]$iobuf_i
.sym 11017 rx_09_fifo.rd_addr_gray[2]
.sym 11018 io_pmod[7]$SB_IO_IN
.sym 11019 $io_pmod[5]$iobuf_i
.sym 11020 $PACKER_VCC_NET
.sym 11021 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11023 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 11027 w_rx_09_fifo_push
.sym 11033 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 11040 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11050 $PACKER_VCC_NET
.sym 11051 rx_24_fifo.rd_addr[0]
.sym 11058 $PACKER_VCC_NET
.sym 11060 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11061 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11064 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11067 smi_ctrl_ins.int_cnt_24[5]
.sym 11068 smi_ctrl_ins.int_cnt_24[4]
.sym 11072 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 11078 $nextpnr_ICESTORM_LC_0$O
.sym 11080 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 11084 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 11086 smi_ctrl_ins.int_cnt_24[4]
.sym 11087 $PACKER_VCC_NET
.sym 11092 smi_ctrl_ins.int_cnt_24[5]
.sym 11093 $PACKER_VCC_NET
.sym 11094 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 11097 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11103 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11111 rx_24_fifo.rd_addr[0]
.sym 11115 smi_ctrl_ins.int_cnt_24[4]
.sym 11116 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 11118 $PACKER_VCC_NET
.sym 11125 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 11128 w_tx_data_smi[2]
.sym 11129 w_tx_data_smi[1]
.sym 11130 w_tx_data_smi[0]
.sym 11132 w_tx_data_smi[3]
.sym 11135 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 11141 w_rx_09_fifo_data[0]
.sym 11143 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 11146 $PACKER_VCC_NET
.sym 11147 i_smi_soe_se$rename$0
.sym 11149 w_rx_24_fifo_pull
.sym 11153 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11154 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11158 rx_24_fifo.rd_addr[5]
.sym 11159 rx_24_fifo.rd_addr[0]
.sym 11160 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11162 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11174 rx_24_fifo.rd_addr[0]
.sym 11180 rx_24_fifo.rd_addr[6]
.sym 11181 rx_24_fifo.rd_addr[7]
.sym 11182 rx_24_fifo.rd_addr[0]
.sym 11183 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11194 rx_24_fifo.rd_addr[5]
.sym 11196 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11198 rx_24_fifo.rd_addr[4]
.sym 11200 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11201 $nextpnr_ICESTORM_LC_8$O
.sym 11203 rx_24_fifo.rd_addr[0]
.sym 11207 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11210 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11211 rx_24_fifo.rd_addr[0]
.sym 11213 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11216 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11217 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11219 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11221 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11223 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11225 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11228 rx_24_fifo.rd_addr[4]
.sym 11229 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11231 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11233 rx_24_fifo.rd_addr[5]
.sym 11235 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11237 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11240 rx_24_fifo.rd_addr[6]
.sym 11241 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11246 rx_24_fifo.rd_addr[7]
.sym 11247 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11252 rx_24_fifo.rd_addr[5]
.sym 11253 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 11254 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11255 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 11256 rx_24_fifo.rd_addr[4]
.sym 11258 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11265 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11274 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 11275 w_rx_24_fifo_empty
.sym 11277 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 11278 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11280 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11282 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11284 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11285 $PACKER_VCC_NET
.sym 11294 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11295 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11297 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11301 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11302 rx_24_fifo.rd_addr[0]
.sym 11304 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11306 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11307 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11310 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11326 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11328 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11333 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11334 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11337 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11340 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11343 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11345 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11351 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11352 rx_24_fifo.rd_addr[0]
.sym 11356 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 11358 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11363 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11367 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11369 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11371 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 11374 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 11376 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 11377 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 11378 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11379 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 11380 w_rx_24_fifo_empty
.sym 11381 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 11386 rx_24_fifo.rd_addr_gray[5]
.sym 11389 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11399 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11400 w_rx_24_fifo_full
.sym 11402 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11403 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11405 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11416 rx_24_fifo.rd_addr[5]
.sym 11417 rx_24_fifo.full_o_SB_LUT4_I0_O[0]
.sym 11418 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11419 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 11420 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 11421 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11422 rx_24_fifo.rd_addr[0]
.sym 11423 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11424 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 11425 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11426 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11427 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11428 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11429 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11433 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11435 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 11441 w_rx_24_fifo_push
.sym 11443 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11444 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11445 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11446 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11448 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11449 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 11450 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 11451 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11462 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11463 rx_24_fifo.rd_addr[0]
.sym 11466 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11467 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11468 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 11469 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11472 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 11473 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11474 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 11478 w_rx_24_fifo_push
.sym 11479 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 11480 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 11481 rx_24_fifo.full_o_SB_LUT4_I0_O[0]
.sym 11484 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 11485 rx_24_fifo.rd_addr[5]
.sym 11490 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 11491 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 11492 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11493 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 11495 lvds_clock_buf
.sym 11496 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 11500 spi_if_ins.r_tx_byte[1]
.sym 11501 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11502 w_smi_read_req
.sym 11503 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11506 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11509 w_ioc[0]
.sym 11511 $PACKER_VCC_NET
.sym 11514 w_ioc[2]
.sym 11517 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11520 w_rx_24_fifo_pull
.sym 11524 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11525 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11528 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 11529 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 11532 w_cs[0]
.sym 11538 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 11540 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 11541 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 11543 w_rx_24_fifo_full
.sym 11544 rx_24_fifo.wr_addr_gray[5]
.sym 11545 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 11546 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 11547 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 11552 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 11553 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 11554 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 11557 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11559 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11562 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 11567 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 11568 rx_24_fifo.wr_addr_gray_rd[5]
.sym 11569 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 11571 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 11572 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 11573 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 11574 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 11577 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11583 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 11584 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 11585 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 11586 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 11589 rx_24_fifo.wr_addr_gray_rd[0]
.sym 11596 rx_24_fifo.wr_addr_gray_rd[5]
.sym 11601 w_rx_24_fifo_full
.sym 11602 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 11603 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 11604 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 11609 rx_24_fifo.wr_addr_gray[5]
.sym 11614 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 11615 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 11618 r_counter[0]_$glb_clk
.sym 11621 rx_24_fifo.rd_addr_gray[2]
.sym 11622 rx_24_fifo.rd_addr_gray[1]
.sym 11623 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11624 rx_24_fifo.rd_addr_gray[0]
.sym 11633 io_pmod[2]$SB_IO_IN
.sym 11634 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 11635 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 11637 i_config[1]$SB_IO_IN
.sym 11645 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11647 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11653 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11666 rx_24_fifo.rd_addr_gray[5]
.sym 11677 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 11679 rx_24_fifo.rd_addr_gray_wr[5]
.sym 11685 rx_24_fifo.rd_addr_gray_wr[0]
.sym 11686 rx_24_fifo.rd_addr_gray[2]
.sym 11689 rx_24_fifo.rd_addr_gray[0]
.sym 11691 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 11697 rx_24_fifo.rd_addr_gray[0]
.sym 11700 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 11701 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 11707 rx_24_fifo.rd_addr_gray[5]
.sym 11713 rx_24_fifo.rd_addr_gray[2]
.sym 11732 rx_24_fifo.rd_addr_gray_wr[5]
.sym 11736 rx_24_fifo.rd_addr_gray_wr[0]
.sym 11741 lvds_clock_buf
.sym 11743 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11747 sys_ctrl_ins.reset_cmd
.sym 11755 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11762 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11767 rx_24_fifo.rd_addr_gray[1]
.sym 11789 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11792 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11809 rx_24_fifo.wr_addr_gray[3]
.sym 11810 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11811 rx_24_fifo.wr_addr_gray[1]
.sym 11819 rx_24_fifo.wr_addr_gray[3]
.sym 11831 rx_24_fifo.wr_addr_gray[1]
.sym 11844 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11856 rx_24_fifo.wr_addr_gray_rd[1]
.sym 11859 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11864 r_counter[0]_$glb_clk
.sym 11868 sys_ctrl_ins.reset_count[2]
.sym 11869 sys_ctrl_ins.reset_count[3]
.sym 11870 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11871 sys_ctrl_ins.reset_count[0]
.sym 11872 sys_ctrl_ins.reset_count[1]
.sym 11873 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11893 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11894 sys_ctrl_ins.reset_cmd
.sym 11926 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11927 rx_24_fifo.rd_addr_gray[1]
.sym 11961 rx_24_fifo.rd_addr_gray[1]
.sym 11984 rx_24_fifo.rd_addr_gray_wr[1]
.sym 11987 lvds_clock_buf
.sym 12113 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12118 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 12119 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 12140 $PACKER_GND_NET
.sym 12147 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12252 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12332 io_smi_data[0]$SB_IO_OUT
.sym 12333 io_smi_data[7]$SB_IO_OUT
.sym 12335 spi_if_ins.spi.SCKr[0]
.sym 12337 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12366 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12378 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12379 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12380 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12383 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12387 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12388 rx_09_fifo.rd_addr[7]
.sym 12389 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12390 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12393 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12394 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12397 rx_09_fifo.rd_addr[4]
.sym 12398 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12401 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12403 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12405 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12406 rx_09_fifo.rd_addr[3]
.sym 12407 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12410 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12411 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12412 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12413 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12425 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12428 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 12429 rx_09_fifo.rd_addr[7]
.sym 12430 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 12431 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 12434 rx_09_fifo.rd_addr[4]
.sym 12435 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12436 rx_09_fifo.rd_addr[3]
.sym 12441 rx_09_fifo.rd_addr[4]
.sym 12442 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 12449 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12452 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12453 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12454 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12455 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12457 r_counter[0]_$glb_clk
.sym 12463 io_smi_data[3]$SB_IO_OUT
.sym 12464 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 12465 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12466 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12467 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12468 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12469 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 12480 $PACKER_VCC_NET
.sym 12488 i_sck$SB_IO_IN
.sym 12492 io_smi_data[3]$SB_IO_OUT
.sym 12507 i_smi_a3$SB_IO_IN
.sym 12514 rx_09_fifo.wr_addr_gray[5]
.sym 12517 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 12518 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12520 rx_09_fifo.wr_addr_gray[1]
.sym 12524 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12529 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 12540 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 12541 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12542 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12543 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 12544 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12545 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12548 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 12549 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12550 rx_09_fifo.rd_addr[0]
.sym 12551 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 12552 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 12553 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12555 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 12556 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 12558 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12559 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12560 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12561 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 12563 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 12566 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12567 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12568 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12573 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 12574 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12575 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12576 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12580 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12587 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12591 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12592 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12593 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 12594 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 12597 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12598 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12599 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12600 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12603 rx_09_fifo.rd_addr[0]
.sym 12604 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 12605 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12609 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 12610 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 12611 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 12612 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 12615 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 12616 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 12617 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 12618 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 12620 r_counter[0]_$glb_clk
.sym 12625 spi_if_ins.spi.r_rx_byte[1]
.sym 12627 io_smi_data[5]$SB_IO_OUT
.sym 12628 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 12629 io_smi_data[4]$SB_IO_OUT
.sym 12634 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12635 rx_09_fifo.rd_addr[7]
.sym 12637 rx_09_fifo.wr_addr_gray[4]
.sym 12638 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12642 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 12644 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 12647 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12649 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12654 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 12656 w_smi_data_output[3]
.sym 12669 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12681 rx_09_fifo.wr_addr_gray[6]
.sym 12682 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12683 rx_09_fifo.wr_addr_gray[0]
.sym 12684 rx_09_fifo.wr_addr[7]
.sym 12686 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12690 rx_09_fifo.wr_addr_gray[2]
.sym 12692 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12693 rx_09_fifo.wr_addr_gray[3]
.sym 12699 rx_09_fifo.wr_addr[7]
.sym 12702 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12708 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12710 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12717 rx_09_fifo.wr_addr_gray[2]
.sym 12723 rx_09_fifo.wr_addr_gray[3]
.sym 12726 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12734 rx_09_fifo.wr_addr_gray[6]
.sym 12741 rx_09_fifo.wr_addr_gray[0]
.sym 12743 r_counter[0]_$glb_clk
.sym 12747 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12748 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 12749 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12750 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12751 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 12752 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12757 w_smi_data_output[4]
.sym 12758 i_smi_soe_se$rename$0
.sym 12762 $PACKER_VCC_NET
.sym 12763 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 12764 w_smi_data_output[5]
.sym 12765 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12770 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12789 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12791 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 12794 rx_09_fifo.wr_addr[0]
.sym 12795 io_pmod[2]$SB_IO_IN
.sym 12797 rx_09_fifo.rd_addr[3]
.sym 12801 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12802 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12805 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12806 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12807 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12808 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12811 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12812 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 12819 rx_09_fifo.rd_addr[3]
.sym 12820 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 12821 io_pmod[2]$SB_IO_IN
.sym 12822 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12825 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 12828 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12831 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12832 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12837 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12838 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12839 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12840 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12844 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12845 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12849 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 12852 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12857 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12858 rx_09_fifo.wr_addr[0]
.sym 12861 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 12863 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12866 r_counter[0]_$glb_clk
.sym 12867 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 12868 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12869 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12870 spi_if_ins.spi.r_tx_byte[6]
.sym 12871 spi_if_ins.spi.r_tx_byte[1]
.sym 12872 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 12873 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 12874 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 12875 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12885 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12888 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12889 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 12890 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 12891 io_pmod[2]$SB_IO_IN
.sym 12892 rx_09_fifo.wr_addr_gray[5]
.sym 12893 $PACKER_VCC_NET
.sym 12894 spi_if_ins.r_tx_byte[1]
.sym 12895 $io_pmod[2]$iobuf_i
.sym 12896 $PACKER_VCC_NET
.sym 12897 w_rx_09_fifo_full
.sym 12899 spi_if_ins.r_tx_byte[4]
.sym 12910 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12911 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12912 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12915 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12916 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12918 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12919 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12920 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12921 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12922 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12923 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12924 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12925 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12926 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12929 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12930 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12931 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 12935 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12936 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 12940 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12942 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 12943 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12944 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 12945 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 12948 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 12949 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12950 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12951 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12954 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 12960 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 12963 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12967 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12975 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 12978 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12979 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12980 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12981 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 12984 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12985 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12986 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12987 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 12988 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 12989 lvds_clock_buf
.sym 12990 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 12991 spi_if_ins.spi.r_tx_byte[7]
.sym 12992 spi_if_ins.spi.r_tx_byte[2]
.sym 12993 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12994 spi_if_ins.spi.r_tx_byte[5]
.sym 12996 spi_if_ins.spi.r_tx_byte[3]
.sym 13001 i_smi_a1_SB_LUT4_I1_O[2]
.sym 13005 spi_if_ins.w_rx_data[6]
.sym 13009 spi_if_ins.w_rx_data[0]
.sym 13012 $PACKER_VCC_NET
.sym 13015 spi_if_ins.r_tx_byte[6]
.sym 13021 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13023 w_rx_09_fifo_full
.sym 13024 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13026 $io_pmod[4]$iobuf_i
.sym 13032 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13033 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13034 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13035 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13036 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13037 w_rx_09_fifo_push
.sym 13038 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13039 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13040 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13041 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 13042 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13043 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13044 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13045 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 13046 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 13047 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13049 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13050 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13055 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 13058 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 13059 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13060 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13065 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 13066 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 13067 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 13068 w_rx_09_fifo_push
.sym 13072 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 13073 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13077 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13078 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 13079 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13080 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13083 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 13084 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13085 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 13086 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13089 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13090 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13091 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13092 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13101 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 13102 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13103 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 13104 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13107 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13109 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13112 lvds_clock_buf
.sym 13113 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 13115 spi_if_ins.r_tx_byte[0]
.sym 13117 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 13118 spi_if_ins.r_tx_byte[5]
.sym 13120 spi_if_ins.r_tx_byte[6]
.sym 13128 $PACKER_VCC_NET
.sym 13136 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13141 spi_if_ins.r_tx_byte[7]
.sym 13147 spi_if_ins.r_tx_byte[2]
.sym 13157 w_rx_24_fifo_pull
.sym 13159 w_rx_09_fifo_data[0]
.sym 13169 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13176 i_smi_a1_SB_LUT4_I1_O[2]
.sym 13194 i_smi_a1_SB_LUT4_I1_O[2]
.sym 13197 w_rx_24_fifo_pull
.sym 13206 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 13207 w_rx_09_fifo_data[0]
.sym 13234 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 13235 lvds_clock_buf
.sym 13236 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 13237 r_tx_data[0]
.sym 13238 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13239 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13240 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13249 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 13252 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 13256 $PACKER_VCC_NET
.sym 13257 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13261 spi_if_ins.r_tx_byte[3]
.sym 13271 w_tx_data_smi[1]
.sym 13281 w_rx_24_fifo_full
.sym 13282 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 13285 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 13286 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 13287 io_pmod[2]$SB_IO_IN
.sym 13291 rx_24_fifo.rd_addr[4]
.sym 13295 w_rx_09_fifo_full
.sym 13296 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13298 w_rx_24_fifo_empty
.sym 13313 w_rx_24_fifo_empty
.sym 13319 w_rx_09_fifo_full
.sym 13325 io_pmod[2]$SB_IO_IN
.sym 13336 w_rx_24_fifo_full
.sym 13353 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 13354 rx_24_fifo.rd_addr[4]
.sym 13355 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 13357 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13358 r_counter[0]_$glb_clk
.sym 13359 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 13360 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13361 spi_if_ins.r_tx_byte[7]
.sym 13362 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13363 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13364 spi_if_ins.r_tx_byte[2]
.sym 13366 spi_if_ins.r_tx_byte[3]
.sym 13367 spi_if_ins.r_tx_byte[4]
.sym 13373 io_pmod[2]$SB_IO_IN
.sym 13377 w_rx_24_fifo_full
.sym 13378 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13379 i_smi_a1_SB_LUT4_I1_O[2]
.sym 13384 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13385 w_rx_09_fifo_full
.sym 13386 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 13388 $io_pmod[2]$iobuf_i
.sym 13389 w_tx_data_smi[3]
.sym 13390 spi_if_ins.r_tx_byte[1]
.sym 13391 spi_if_ins.r_tx_byte[4]
.sym 13393 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13401 w_tx_data_smi[2]
.sym 13402 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13403 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 13408 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 13411 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13412 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 13420 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 13427 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13428 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13429 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13430 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 13432 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 13443 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 13446 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 13447 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 13448 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 13449 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 13452 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13458 w_tx_data_smi[2]
.sym 13459 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13461 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13464 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13479 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13480 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 13481 r_counter[0]_$glb_clk
.sym 13482 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 13483 r_tx_data[1]
.sym 13485 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 13486 r_tx_data[7]
.sym 13487 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13488 r_tx_data[4]
.sym 13489 r_tx_data[2]
.sym 13490 r_tx_data[3]
.sym 13497 w_cs[0]
.sym 13502 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13503 $PACKER_VCC_NET
.sym 13504 spi_if_ins.state_if[1]
.sym 13511 w_tx_data_io[0]
.sym 13514 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13516 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13524 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[2]
.sym 13525 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13526 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 13527 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 13528 w_rx_24_fifo_pull
.sym 13529 rx_24_fifo.rd_addr[4]
.sym 13530 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13531 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[1]
.sym 13532 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 13533 rx_24_fifo.rd_addr[5]
.sym 13534 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13535 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 13536 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 13537 w_ioc[0]
.sym 13538 w_ioc[2]
.sym 13539 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13547 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 13551 w_ioc[1]
.sym 13552 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13553 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 13554 w_rx_24_fifo_empty
.sym 13555 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 13557 rx_24_fifo.rd_addr[5]
.sym 13558 w_rx_24_fifo_empty
.sym 13559 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13560 rx_24_fifo.rd_addr[4]
.sym 13569 w_ioc[1]
.sym 13570 w_ioc[2]
.sym 13571 w_ioc[0]
.sym 13572 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13575 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 13581 w_rx_24_fifo_pull
.sym 13582 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[1]
.sym 13583 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[2]
.sym 13587 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13588 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13589 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13590 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 13593 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 13594 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 13595 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 13596 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 13599 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 13601 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 13602 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 13604 r_counter[0]_$glb_clk
.sym 13605 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 13606 w_tx_data_io[0]
.sym 13607 w_tx_data_io[2]
.sym 13608 w_tx_data_io[3]
.sym 13609 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13610 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 13611 w_tx_data_io[1]
.sym 13612 w_tx_data_io[4]
.sym 13613 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 13622 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13624 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13627 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13630 w_cs[0]
.sym 13631 w_rx_data[2]
.sym 13633 w_rx_data[1]
.sym 13637 i_smi_a1_SB_LUT4_I1_O[2]
.sym 13639 io_ctrl_ins.rf_mode[0]
.sym 13649 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13651 io_pmod[2]$SB_IO_IN
.sym 13653 w_rx_24_fifo_empty
.sym 13655 r_tx_data[1]
.sym 13664 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 13666 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13674 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13698 r_tx_data[1]
.sym 13705 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13711 io_pmod[2]$SB_IO_IN
.sym 13713 w_rx_24_fifo_empty
.sym 13718 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13719 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 13726 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13727 r_counter[0]_$glb_clk
.sym 13729 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13730 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13731 spi_if_ins.state_if[0]
.sym 13733 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13734 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 13735 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 13736 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13742 i_config[0]$SB_IO_IN
.sym 13743 w_smi_read_req
.sym 13759 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13762 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13770 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 13776 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13781 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 13782 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13790 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13810 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 13815 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 13822 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13828 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 13849 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I3_O
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 13855 io_ctrl_ins.debug_mode[1]
.sym 13856 io_ctrl_ins.rf_mode[0]
.sym 13858 io_ctrl_ins.debug_mode[0]
.sym 13867 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 13868 i_smi_a1_SB_LUT4_I1_O[2]
.sym 13873 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13875 spi_if_ins.state_if[0]
.sym 13877 w_rx_09_fifo_full
.sym 13881 o_ldo_2v8_en$SB_IO_OUT
.sym 13884 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 13895 w_cs[0]
.sym 13906 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13907 $PACKER_VCC_NET
.sym 13920 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13926 w_cs[0]
.sym 13951 $PACKER_VCC_NET
.sym 13972 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13974 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13975 w_tx_data_sys[0]
.sym 13987 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13988 io_ctrl_ins.debug_mode[0]
.sym 13995 $PACKER_VCC_NET
.sym 14001 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 14018 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14019 sys_ctrl_ins.reset_count[3]
.sym 14020 sys_ctrl_ins.reset_cmd
.sym 14022 sys_ctrl_ins.reset_count[1]
.sym 14026 sys_ctrl_ins.reset_count[2]
.sym 14031 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14039 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14045 sys_ctrl_ins.reset_count[0]
.sym 14048 $nextpnr_ICESTORM_LC_16$O
.sym 14051 sys_ctrl_ins.reset_count[0]
.sym 14054 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14056 sys_ctrl_ins.reset_count[1]
.sym 14060 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14061 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14062 sys_ctrl_ins.reset_count[2]
.sym 14064 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14067 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14069 sys_ctrl_ins.reset_count[3]
.sym 14070 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14073 sys_ctrl_ins.reset_cmd
.sym 14076 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14080 sys_ctrl_ins.reset_count[0]
.sym 14085 sys_ctrl_ins.reset_count[0]
.sym 14087 sys_ctrl_ins.reset_count[1]
.sym 14088 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14091 sys_ctrl_ins.reset_count[3]
.sym 14092 sys_ctrl_ins.reset_count[1]
.sym 14093 sys_ctrl_ins.reset_count[2]
.sym 14094 sys_ctrl_ins.reset_count[0]
.sym 14095 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14096 r_counter[0]_$glb_clk
.sym 14097 sys_ctrl_ins.reset_cmd
.sym 14098 o_led0$SB_IO_OUT
.sym 14100 o_ldo_2v8_en$SB_IO_OUT
.sym 14104 o_led1$SB_IO_OUT
.sym 14108 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14114 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 14117 $PACKER_GND_NET
.sym 14129 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14234 o_led1$SB_IO_OUT
.sym 14235 w_rx_data[1]
.sym 14243 w_rx_data[2]
.sym 14244 o_shdn_tx_lna$SB_IO_OUT
.sym 14250 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14266 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14267 sys_ctrl_ins.reset_cmd
.sym 14271 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14273 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 14283 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14291 $PACKER_GND_NET
.sym 14302 $PACKER_GND_NET
.sym 14332 sys_ctrl_ins.reset_cmd
.sym 14339 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14340 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14341 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 14342 r_counter[0]_$glb_clk
.sym 14343 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14356 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14388 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14399 i_smi_a1_SB_LUT4_I1_O[2]
.sym 14408 o_ldo_2v8_en$SB_IO_OUT
.sym 14414 i_smi_a1$SB_IO_IN
.sym 14418 i_sck$SB_IO_IN
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14436 i_sck$SB_IO_IN
.sym 14441 io_smi_data[3]$SB_IO_OUT
.sym 14446 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14448 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14449 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14457 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14462 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 14476 i_sck$SB_IO_IN
.sym 14488 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14495 i_sck$SB_IO_IN
.sym 14521 i_sck$SB_IO_IN
.sym 14531 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14566 r_counter[0]_$glb_clk
.sym 14574 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 14575 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 14576 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14577 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14578 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14579 rx_09_fifo.rd_addr_gray_wr[3]
.sym 14584 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14586 i_ss_SB_LUT4_I3_O
.sym 14616 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 14634 i_ss$SB_IO_IN
.sym 14637 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14649 spi_if_ins.spi.SCKr[0]
.sym 14653 rx_09_fifo.wr_addr_gray[5]
.sym 14655 i_smi_a3$SB_IO_IN
.sym 14663 rx_09_fifo.wr_addr_gray[4]
.sym 14666 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14675 rx_09_fifo.wr_addr_gray[1]
.sym 14678 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14679 w_smi_data_output[3]
.sym 14683 w_smi_data_output[3]
.sym 14684 i_smi_a3$SB_IO_IN
.sym 14689 spi_if_ins.spi.SCKr[0]
.sym 14695 rx_09_fifo.wr_addr_gray[1]
.sym 14702 rx_09_fifo.wr_addr_gray[4]
.sym 14706 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14713 rx_09_fifo.wr_addr_gray[5]
.sym 14719 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14729 r_counter[0]_$glb_clk
.sym 14731 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14732 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14734 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 14735 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 14736 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 14737 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14738 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14742 w_tx_data_sys[0]
.sym 14759 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14775 i_smi_a3$SB_IO_IN
.sym 14777 w_smi_data_output[4]
.sym 14780 w_smi_data_output[5]
.sym 14782 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 14783 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 14799 i_ss$SB_IO_IN
.sym 14802 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14825 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14835 w_smi_data_output[5]
.sym 14837 i_smi_a3$SB_IO_IN
.sym 14841 i_ss$SB_IO_IN
.sym 14842 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 14847 i_smi_a3$SB_IO_IN
.sym 14849 w_smi_data_output[4]
.sym 14851 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 14852 i_sck$SB_IO_IN_$glb_clk
.sym 14854 spi_if_ins.spi.r_rx_byte[7]
.sym 14855 spi_if_ins.spi.r_rx_byte[3]
.sym 14856 spi_if_ins.spi.r_rx_byte[2]
.sym 14857 spi_if_ins.spi.r_rx_byte[4]
.sym 14858 spi_if_ins.spi.r_rx_byte[0]
.sym 14859 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 14860 spi_if_ins.spi.r_rx_byte[5]
.sym 14861 spi_if_ins.spi.r_rx_byte[6]
.sym 14865 o_led0$SB_IO_OUT
.sym 14868 io_smi_data[5]$SB_IO_OUT
.sym 14869 i_smi_a3$SB_IO_IN
.sym 14876 i_mosi$SB_IO_IN
.sym 14879 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14881 spi_if_ins.spi.r_rx_byte[1]
.sym 14884 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14888 spi_if_ins.w_rx_data[1]
.sym 14897 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14901 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 14905 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14906 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14907 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 14908 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14911 $PACKER_VCC_NET
.sym 14913 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14914 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14916 $PACKER_VCC_NET
.sym 14923 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14924 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 14927 $nextpnr_ICESTORM_LC_15$O
.sym 14930 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14933 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14935 $PACKER_VCC_NET
.sym 14936 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14940 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14941 $PACKER_VCC_NET
.sym 14943 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14946 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14948 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14949 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 14952 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14953 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 14955 $PACKER_VCC_NET
.sym 14959 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14964 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14965 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 14966 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14967 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14970 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14972 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 14973 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14974 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14975 r_counter[0]_$glb_clk
.sym 14976 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 14977 spi_if_ins.w_rx_data[2]
.sym 14978 spi_if_ins.w_rx_data[6]
.sym 14979 spi_if_ins.w_rx_data[3]
.sym 14980 spi_if_ins.w_rx_data[1]
.sym 14981 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 14982 spi_if_ins.w_rx_data[4]
.sym 14983 spi_if_ins.w_rx_data[0]
.sym 14984 spi_if_ins.w_rx_data[5]
.sym 14991 $io_pmod[4]$iobuf_i
.sym 14993 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 14996 i_mosi$SB_IO_IN
.sym 14998 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15001 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15002 w_tx_data_io[6]
.sym 15004 w_ioc[3]
.sym 15005 r_tx_data[5]
.sym 15007 w_tx_data_io[5]
.sym 15008 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15012 spi_if_ins.w_rx_data[6]
.sym 15020 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15021 spi_if_ins.spi.r_tx_byte[5]
.sym 15022 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15023 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15026 spi_if_ins.spi.r_tx_byte[7]
.sym 15027 spi_if_ins.spi.r_tx_byte[2]
.sym 15028 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15029 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15030 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15031 spi_if_ins.spi.r_tx_byte[3]
.sym 15034 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15037 spi_if_ins.r_tx_byte[1]
.sym 15039 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15040 spi_if_ins.r_tx_byte[4]
.sym 15043 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15044 spi_if_ins.spi.r_tx_byte[6]
.sym 15045 spi_if_ins.spi.r_tx_byte[1]
.sym 15046 spi_if_ins.r_tx_byte[6]
.sym 15047 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15049 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15051 spi_if_ins.spi.r_tx_byte[2]
.sym 15052 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15053 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15054 spi_if_ins.spi.r_tx_byte[6]
.sym 15058 spi_if_ins.r_tx_byte[4]
.sym 15064 spi_if_ins.r_tx_byte[6]
.sym 15071 spi_if_ins.r_tx_byte[1]
.sym 15075 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15076 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15077 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15078 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15081 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15082 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15083 spi_if_ins.spi.r_tx_byte[7]
.sym 15084 spi_if_ins.spi.r_tx_byte[3]
.sym 15087 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15088 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15089 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15090 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15093 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15094 spi_if_ins.spi.r_tx_byte[1]
.sym 15095 spi_if_ins.spi.r_tx_byte[5]
.sym 15096 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15097 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15098 r_counter[0]_$glb_clk
.sym 15099 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15100 r_tx_data[5]
.sym 15103 r_tx_data[6]
.sym 15112 io_pmod[6]$SB_IO_IN
.sym 15120 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15126 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15130 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15134 spi_if_ins.w_rx_data[5]
.sym 15135 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15147 spi_if_ins.r_tx_byte[3]
.sym 15150 spi_if_ins.r_tx_byte[0]
.sym 15153 spi_if_ins.r_tx_byte[5]
.sym 15154 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15159 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15170 spi_if_ins.r_tx_byte[2]
.sym 15172 spi_if_ins.r_tx_byte[7]
.sym 15176 spi_if_ins.r_tx_byte[7]
.sym 15183 spi_if_ins.r_tx_byte[2]
.sym 15186 spi_if_ins.r_tx_byte[0]
.sym 15192 spi_if_ins.r_tx_byte[5]
.sym 15207 spi_if_ins.r_tx_byte[3]
.sym 15220 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15221 r_counter[0]_$glb_clk
.sym 15222 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15224 w_cs[1]
.sym 15225 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15227 w_cs[2]
.sym 15228 w_cs[3]
.sym 15243 spi_if_ins.r_tx_byte[3]
.sym 15245 io_pmod[5]$SB_IO_IN
.sym 15247 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15248 w_ioc[4]
.sym 15254 w_ioc[2]
.sym 15256 spi_if_ins.w_rx_data[6]
.sym 15258 w_cs[1]
.sym 15264 r_tx_data[0]
.sym 15266 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15270 w_ioc[2]
.sym 15272 w_ioc[4]
.sym 15274 w_ioc[3]
.sym 15275 r_tx_data[6]
.sym 15277 r_tx_data[5]
.sym 15286 w_ioc[1]
.sym 15304 r_tx_data[0]
.sym 15315 w_ioc[3]
.sym 15316 w_ioc[1]
.sym 15317 w_ioc[4]
.sym 15318 w_ioc[2]
.sym 15321 r_tx_data[5]
.sym 15333 r_tx_data[6]
.sym 15343 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15344 r_counter[0]_$glb_clk
.sym 15346 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15347 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15348 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15350 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15351 w_fetch
.sym 15352 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 15358 $PACKER_VCC_NET
.sym 15372 w_ioc[1]
.sym 15373 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15374 w_cs[2]
.sym 15376 w_cs[3]
.sym 15377 spi_if_ins.r_tx_byte[7]
.sym 15380 spi_if_ins.w_rx_data[1]
.sym 15388 w_cs[1]
.sym 15390 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15391 w_cs[2]
.sym 15400 w_cs[3]
.sym 15404 w_cs[0]
.sym 15405 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15409 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15412 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15415 w_tx_data_sys[0]
.sym 15420 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15421 w_tx_data_sys[0]
.sym 15422 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15423 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15426 w_cs[1]
.sym 15427 w_cs[2]
.sym 15428 w_cs[0]
.sym 15429 w_cs[3]
.sym 15432 w_cs[3]
.sym 15433 w_cs[1]
.sym 15434 w_cs[2]
.sym 15435 w_cs[0]
.sym 15438 w_cs[0]
.sym 15439 w_cs[2]
.sym 15440 w_cs[1]
.sym 15441 w_cs[3]
.sym 15466 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15467 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15469 w_ioc[4]
.sym 15470 w_cs[0]
.sym 15471 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15472 w_ioc[2]
.sym 15473 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15474 w_ioc[3]
.sym 15475 w_ioc[0]
.sym 15476 w_ioc[1]
.sym 15485 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15489 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15490 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15494 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15495 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15496 w_ioc[3]
.sym 15497 w_tx_data_io[7]
.sym 15499 w_fetch
.sym 15500 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15502 w_cs[1]
.sym 15503 w_tx_data_io[5]
.sym 15510 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15512 spi_if_ins.state_if[1]
.sym 15513 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15515 r_tx_data[4]
.sym 15516 r_tx_data[2]
.sym 15520 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15521 r_tx_data[7]
.sym 15525 r_tx_data[3]
.sym 15526 w_tx_data_io[0]
.sym 15528 w_tx_data_smi[0]
.sym 15534 spi_if_ins.state_if[0]
.sym 15536 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15537 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15543 spi_if_ins.state_if[1]
.sym 15546 spi_if_ins.state_if[0]
.sym 15552 r_tx_data[7]
.sym 15556 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15557 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 15561 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15562 w_tx_data_smi[0]
.sym 15563 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15564 w_tx_data_io[0]
.sym 15569 r_tx_data[2]
.sym 15579 r_tx_data[3]
.sym 15587 r_tx_data[4]
.sym 15589 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15590 r_counter[0]_$glb_clk
.sym 15592 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 15593 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15594 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 15595 io_ctrl_ins.pmod_dir_state[3]
.sym 15596 io_ctrl_ins.pmod_dir_state[4]
.sym 15597 io_ctrl_ins.pmod_dir_state[2]
.sym 15598 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 15599 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15603 o_led1$SB_IO_OUT
.sym 15612 w_rx_data[2]
.sym 15613 w_cs[0]
.sym 15614 w_rx_data[1]
.sym 15616 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15617 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 15620 spi_if_ins.state_if[0]
.sym 15621 w_fetch
.sym 15623 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15624 w_ioc[0]
.sym 15626 w_ioc[1]
.sym 15634 w_tx_data_smi[3]
.sym 15635 w_tx_data_io[3]
.sym 15637 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15638 w_tx_data_io[1]
.sym 15639 w_tx_data_io[4]
.sym 15642 w_tx_data_io[2]
.sym 15643 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15644 w_tx_data_smi[1]
.sym 15646 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15647 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15649 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15651 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 15652 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15657 w_tx_data_io[7]
.sym 15658 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15659 w_fetch
.sym 15660 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15661 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 15662 w_cs[1]
.sym 15666 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15667 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15668 w_tx_data_smi[1]
.sym 15669 w_tx_data_io[1]
.sym 15678 w_cs[1]
.sym 15679 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15680 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15681 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15684 w_tx_data_io[7]
.sym 15685 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15686 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15692 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 15693 w_fetch
.sym 15696 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15697 w_tx_data_io[4]
.sym 15702 w_tx_data_io[2]
.sym 15703 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 15705 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15708 w_tx_data_smi[3]
.sym 15709 w_tx_data_io[3]
.sym 15710 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 15711 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15712 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15713 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15714 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15715 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15716 io_ctrl_ins.o_pmod[5]
.sym 15717 i_button_SB_LUT4_I3_I1[0]
.sym 15718 io_ctrl_ins.o_pmod[3]
.sym 15719 io_ctrl_ins.o_pmod[0]
.sym 15720 i_button_SB_LUT4_I3_I1[2]
.sym 15721 io_ctrl_ins.o_pmod[1]
.sym 15722 io_ctrl_ins.o_pmod[4]
.sym 15736 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15739 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15741 w_rx_data[0]
.sym 15742 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 15743 io_ctrl_ins.pmod_dir_state[4]
.sym 15745 w_rx_data[5]
.sym 15746 w_cs[1]
.sym 15749 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15750 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15757 o_ldo_2v8_en$SB_IO_OUT
.sym 15758 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 15759 io_ctrl_ins.pmod_dir_state[3]
.sym 15760 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15761 io_ctrl_ins.pmod_dir_state[2]
.sym 15763 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 15764 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 15765 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15766 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 15768 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 15769 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 15770 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 15772 io_ctrl_ins.rf_mode[0]
.sym 15774 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15775 i_config[1]$SB_IO_IN
.sym 15776 o_led1$SB_IO_OUT
.sym 15777 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 15778 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 15779 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15780 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15781 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 15782 i_button_SB_LUT4_I3_I1[1]
.sym 15783 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15784 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 15785 i_button_SB_LUT4_I3_I1[2]
.sym 15786 io_ctrl_ins.o_pmod[1]
.sym 15789 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 15790 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 15791 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15792 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15795 o_ldo_2v8_en$SB_IO_OUT
.sym 15796 i_button_SB_LUT4_I3_I1[2]
.sym 15797 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 15798 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 15801 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15802 io_ctrl_ins.pmod_dir_state[3]
.sym 15803 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15804 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15807 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 15809 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 15813 o_led1$SB_IO_OUT
.sym 15814 i_button_SB_LUT4_I3_I1[1]
.sym 15815 i_button_SB_LUT4_I3_I1[2]
.sym 15816 io_ctrl_ins.o_pmod[1]
.sym 15819 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 15820 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 15821 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 15822 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15825 i_button_SB_LUT4_I3_I1[2]
.sym 15826 i_config[1]$SB_IO_IN
.sym 15827 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 15828 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 15831 io_ctrl_ins.pmod_dir_state[2]
.sym 15832 io_ctrl_ins.rf_mode[0]
.sym 15833 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 15834 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15835 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 15836 r_counter[0]_$glb_clk
.sym 15837 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15838 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 15839 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 15840 i_button_SB_LUT4_I3_I1[1]
.sym 15841 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 15842 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 15843 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 15844 w_load
.sym 15845 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15853 $io_pmod[2]$iobuf_i
.sym 15854 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15861 o_ldo_2v8_en$SB_IO_OUT
.sym 15864 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 15865 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15866 i_config[3]$SB_IO_IN
.sym 15873 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 15881 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15882 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15883 w_cs[0]
.sym 15885 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 15886 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15888 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15891 w_fetch
.sym 15892 i_button_SB_LUT4_I3_I1[2]
.sym 15893 io_ctrl_ins.debug_mode[0]
.sym 15894 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15901 w_load
.sym 15906 w_cs[1]
.sym 15907 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 15908 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15910 o_led0$SB_IO_OUT
.sym 15912 w_cs[0]
.sym 15913 w_fetch
.sym 15914 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 15919 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15920 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15924 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 15936 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15937 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15939 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 15942 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 15943 o_led0$SB_IO_OUT
.sym 15944 io_ctrl_ins.debug_mode[0]
.sym 15945 i_button_SB_LUT4_I3_I1[2]
.sym 15948 i_button_SB_LUT4_I3_I1[2]
.sym 15950 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15951 i_smi_a1_SB_LUT4_I1_O[2]
.sym 15955 w_load
.sym 15956 w_fetch
.sym 15957 w_cs[1]
.sym 15958 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15960 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15961 io_ctrl_ins.rf_pin_state[4]
.sym 15962 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 15964 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 15965 io_ctrl_ins.rf_pin_state[5]
.sym 15966 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15967 io_ctrl_ins.rf_pin_state[3]
.sym 15968 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 15991 i_button$SB_IO_IN
.sym 16002 w_rx_data[2]
.sym 16004 w_rx_data[1]
.sym 16013 w_rx_data[0]
.sym 16029 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16054 w_rx_data[1]
.sym 16059 w_rx_data[2]
.sym 16071 w_rx_data[0]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16083 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 16084 io_ctrl_ins.rf_pin_state[7]
.sym 16086 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16087 io_ctrl_ins.rf_pin_state[0]
.sym 16089 io_ctrl_ins.rf_mode[0]
.sym 16091 io_ctrl_ins.rf_pin_state[6]
.sym 16104 io_ctrl_ins.debug_mode[1]
.sym 16127 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16132 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16159 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16204 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16210 io_ctrl_ins.rf_pin_state[2]
.sym 16211 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16223 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16238 w_rx_data[0]
.sym 16253 w_rx_data[2]
.sym 16259 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16262 w_rx_data[0]
.sym 16263 w_rx_data[1]
.sym 16284 w_rx_data[0]
.sym 16296 w_rx_data[2]
.sym 16319 w_rx_data[1]
.sym 16327 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16329 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 16342 o_led0$SB_IO_OUT
.sym 16347 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16355 o_ldo_2v8_en$SB_IO_OUT
.sym 16358 i_config[3]$SB_IO_IN
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16478 i_button$SB_IO_IN
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16514 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16523 i_smi_a3$SB_IO_IN
.sym 16553 spi_if_ins.spi.r2_rx_done
.sym 16554 i_ss_SB_LUT4_I3_O
.sym 16557 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16558 spi_if_ins.spi.r3_rx_done
.sym 16571 spi_if_ins.w_rx_data[4]
.sym 16574 spi_if_ins.w_rx_data[0]
.sym 16597 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16599 i_ss$SB_IO_IN
.sym 16615 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16624 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16627 $nextpnr_ICESTORM_LC_14$O
.sym 16630 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16633 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 16635 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16640 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16643 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 16652 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16654 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16659 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16675 i_sck$SB_IO_IN_$glb_clk
.sym 16676 i_ss$SB_IO_IN
.sym 16683 rx_09_fifo.rd_addr[7]
.sym 16686 rx_09_fifo.rd_addr_gray[5]
.sym 16691 w_fetch
.sym 16692 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 16699 i_ss$SB_IO_IN
.sym 16706 io_pmod[2]$SB_IO_IN
.sym 16710 i_ss$SB_IO_IN
.sym 16729 io_smi_data[4]$SB_IO_OUT
.sym 16731 spi_if_ins.spi.r_rx_done
.sym 16733 i_ss_SB_LUT4_I3_O
.sym 16736 i_ss$SB_IO_IN
.sym 16764 rx_09_fifo.rd_addr_gray_wr[5]
.sym 16765 rx_09_fifo.rd_addr_gray_wr[3]
.sym 16768 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16770 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16771 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16779 rx_09_fifo.rd_addr_gray[5]
.sym 16789 rx_09_fifo.rd_addr_gray[3]
.sym 16804 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16805 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16806 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16809 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16810 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16811 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16817 rx_09_fifo.rd_addr_gray_wr[5]
.sym 16821 rx_09_fifo.rd_addr_gray_wr[3]
.sym 16828 rx_09_fifo.rd_addr_gray[5]
.sym 16834 rx_09_fifo.rd_addr_gray[3]
.sym 16838 lvds_clock_buf
.sym 16842 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 16844 spi_if_ins.spi.r_rx_done
.sym 16851 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 16863 rx_09_fifo.rd_addr[7]
.sym 16870 spi_if_ins.w_rx_data[1]
.sym 16872 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 16874 spi_if_ins.w_rx_data[4]
.sym 16881 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16882 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16886 i_mosi$SB_IO_IN
.sym 16895 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16896 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16899 i_ss_SB_LUT4_I3_O
.sym 16900 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16909 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16914 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16920 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16932 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16940 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16944 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16951 i_mosi$SB_IO_IN
.sym 16956 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16960 i_ss_SB_LUT4_I3_O
.sym 16961 i_sck$SB_IO_IN_$glb_clk
.sym 16967 rx_09_fifo.rd_addr_gray[2]
.sym 16968 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 16988 rx_09_fifo.rd_addr_gray[2]
.sym 16990 spi_if_ins.w_rx_data[5]
.sym 16992 spi_if_ins.w_rx_data[2]
.sym 16996 spi_if_ins.w_rx_data[3]
.sym 17004 i_mosi$SB_IO_IN
.sym 17005 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17006 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17011 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17012 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17015 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17016 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17017 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17033 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17037 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17043 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17050 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17055 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17061 i_mosi$SB_IO_IN
.sym 17070 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17073 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17081 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17083 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17084 i_sck$SB_IO_IN_$glb_clk
.sym 17093 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17096 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 17103 io_pmod[4]$SB_IO_IN
.sym 17106 i_ss$SB_IO_IN
.sym 17112 w_cs[1]
.sym 17119 $PACKER_VCC_NET
.sym 17127 spi_if_ins.spi.r_rx_byte[7]
.sym 17129 spi_if_ins.spi.r_rx_byte[2]
.sym 17130 spi_if_ins.spi.r_rx_byte[4]
.sym 17131 spi_if_ins.spi.r_rx_byte[0]
.sym 17133 spi_if_ins.spi.r_rx_byte[5]
.sym 17134 spi_if_ins.spi.r_rx_byte[1]
.sym 17136 spi_if_ins.spi.r_rx_byte[3]
.sym 17138 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17142 spi_if_ins.spi.r_rx_byte[6]
.sym 17160 spi_if_ins.spi.r_rx_byte[2]
.sym 17169 spi_if_ins.spi.r_rx_byte[6]
.sym 17174 spi_if_ins.spi.r_rx_byte[3]
.sym 17180 spi_if_ins.spi.r_rx_byte[1]
.sym 17184 spi_if_ins.spi.r_rx_byte[7]
.sym 17192 spi_if_ins.spi.r_rx_byte[4]
.sym 17198 spi_if_ins.spi.r_rx_byte[0]
.sym 17203 spi_if_ins.spi.r_rx_byte[5]
.sym 17206 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17207 r_counter[0]_$glb_clk
.sym 17212 int_miso
.sym 17225 spi_if_ins.w_rx_data[6]
.sym 17226 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17233 spi_if_ins.r_tx_data_valid
.sym 17238 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 17243 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17252 w_tx_data_io[5]
.sym 17254 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17255 w_tx_data_io[6]
.sym 17261 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17269 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17281 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17283 w_tx_data_io[5]
.sym 17285 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17286 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17301 w_tx_data_io[6]
.sym 17302 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 17329 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17330 i_glob_clock$SB_IO_IN_$glb_clk
.sym 17331 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17334 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17336 $PACKER_VCC_NET
.sym 17338 spi_if_ins.r_tx_data_valid
.sym 17344 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17346 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 17347 spi_if_ins.r_tx_byte[7]
.sym 17350 io_pmod[7]$SB_IO_IN
.sym 17353 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17357 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 17358 w_cs[0]
.sym 17363 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17364 w_rx_data[6]
.sym 17366 spi_if_ins.w_rx_data[4]
.sym 17367 spi_if_ins.w_rx_data[1]
.sym 17375 spi_if_ins.w_rx_data[6]
.sym 17377 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 17379 spi_if_ins.w_rx_data[5]
.sym 17391 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17401 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17413 spi_if_ins.w_rx_data[6]
.sym 17415 spi_if_ins.w_rx_data[5]
.sym 17419 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17430 spi_if_ins.w_rx_data[5]
.sym 17432 spi_if_ins.w_rx_data[6]
.sym 17437 spi_if_ins.w_rx_data[5]
.sym 17439 spi_if_ins.w_rx_data[6]
.sym 17452 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17453 r_counter[0]_$glb_clk
.sym 17454 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 17455 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 17457 w_rx_data[6]
.sym 17458 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 17459 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17460 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17461 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17462 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17467 w_tx_data_io[6]
.sym 17471 w_cs[1]
.sym 17477 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17479 w_rx_data[7]
.sym 17480 w_ioc[0]
.sym 17482 spi_if_ins.w_rx_data[5]
.sym 17483 $PACKER_VCC_NET
.sym 17484 spi_if_ins.w_rx_data[3]
.sym 17485 spi_if_ins.w_rx_data[2]
.sym 17486 w_cs[3]
.sym 17487 w_rx_data[0]
.sym 17489 w_rx_data[4]
.sym 17490 w_ioc[2]
.sym 17499 spi_if_ins.w_rx_data[5]
.sym 17500 w_cs[2]
.sym 17501 spi_if_ins.w_rx_data[6]
.sym 17503 w_ioc[1]
.sym 17507 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17509 w_fetch
.sym 17511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17515 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17516 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17517 i_smi_a1_SB_LUT4_I1_O[2]
.sym 17518 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17520 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17524 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17529 w_fetch
.sym 17530 w_ioc[1]
.sym 17531 w_cs[2]
.sym 17532 i_smi_a1_SB_LUT4_I1_O[2]
.sym 17535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17538 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17544 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17554 spi_if_ins.w_rx_data[6]
.sym 17556 spi_if_ins.w_rx_data[5]
.sym 17561 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17562 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17565 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17566 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17568 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17575 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17576 r_counter[0]_$glb_clk
.sym 17577 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17578 w_rx_data[1]
.sym 17579 w_rx_data[5]
.sym 17580 w_rx_data[0]
.sym 17581 w_rx_data[4]
.sym 17583 w_rx_data[3]
.sym 17584 w_rx_data[7]
.sym 17585 w_rx_data[2]
.sym 17592 w_fetch
.sym 17595 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17597 spi_if_ins.state_if[0]
.sym 17599 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17602 w_rx_data[6]
.sym 17606 w_ioc[0]
.sym 17607 w_rx_data[7]
.sym 17609 w_rx_data[2]
.sym 17611 w_rx_data[1]
.sym 17612 w_cs[1]
.sym 17613 w_rx_data[5]
.sym 17619 w_ioc[4]
.sym 17621 w_cs[1]
.sym 17623 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 17624 w_ioc[3]
.sym 17627 w_cs[2]
.sym 17628 w_cs[0]
.sym 17629 w_cs[3]
.sym 17630 w_ioc[2]
.sym 17633 spi_if_ins.w_rx_data[1]
.sym 17637 spi_if_ins.w_rx_data[4]
.sym 17644 spi_if_ins.w_rx_data[3]
.sym 17645 spi_if_ins.w_rx_data[2]
.sym 17646 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17647 spi_if_ins.w_rx_data[0]
.sym 17654 spi_if_ins.w_rx_data[4]
.sym 17661 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 17664 w_ioc[4]
.sym 17665 w_ioc[3]
.sym 17666 w_ioc[2]
.sym 17670 spi_if_ins.w_rx_data[2]
.sym 17676 w_cs[0]
.sym 17677 w_cs[2]
.sym 17678 w_cs[1]
.sym 17679 w_cs[3]
.sym 17683 spi_if_ins.w_rx_data[3]
.sym 17691 spi_if_ins.w_rx_data[0]
.sym 17696 spi_if_ins.w_rx_data[1]
.sym 17698 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 17699 r_counter[0]_$glb_clk
.sym 17702 io_ctrl_ins.pmod_dir_state[5]
.sym 17703 io_ctrl_ins.pmod_dir_state[6]
.sym 17704 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17705 io_ctrl_ins.pmod_dir_state[7]
.sym 17706 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 17722 w_rx_data[5]
.sym 17724 w_rx_data[0]
.sym 17725 w_rx_data[0]
.sym 17726 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 17727 w_rx_data[4]
.sym 17728 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17729 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17730 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17731 w_rx_data[3]
.sym 17732 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 17733 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 17735 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17736 io_ctrl_ins.pmod_dir_state[5]
.sym 17744 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17745 w_rx_data[4]
.sym 17747 w_rx_data[3]
.sym 17748 w_ioc[0]
.sym 17749 w_ioc[1]
.sym 17750 w_rx_data[1]
.sym 17751 w_cs[0]
.sym 17752 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 17755 w_cs[2]
.sym 17756 w_cs[3]
.sym 17757 w_rx_data[2]
.sym 17759 w_rx_data[0]
.sym 17760 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17772 w_cs[1]
.sym 17776 w_ioc[1]
.sym 17777 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17778 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 17782 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17783 w_ioc[1]
.sym 17784 w_ioc[0]
.sym 17790 w_rx_data[0]
.sym 17793 w_rx_data[3]
.sym 17802 w_rx_data[4]
.sym 17808 w_rx_data[2]
.sym 17814 w_rx_data[1]
.sym 17817 w_cs[1]
.sym 17818 w_cs[2]
.sym 17819 w_cs[3]
.sym 17820 w_cs[0]
.sym 17821 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17822 r_counter[0]_$glb_clk
.sym 17824 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17825 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 17826 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17827 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17828 i_button_SB_LUT4_I3_O[0]
.sym 17829 i_button_SB_LUT4_I3_O[1]
.sym 17830 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 17831 spi_if_ins.state_if[1]
.sym 17836 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 17839 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17843 i_config[3]$SB_IO_IN
.sym 17846 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17849 i_config[2]$SB_IO_IN
.sym 17850 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17855 w_cs[0]
.sym 17856 w_rx_data[6]
.sym 17859 w_rx_data[3]
.sym 17867 i_button_SB_LUT4_I3_I1[1]
.sym 17869 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17870 i_button_SB_LUT4_I3_I1[2]
.sym 17876 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17877 w_rx_data[7]
.sym 17878 w_ioc[0]
.sym 17879 w_ioc[1]
.sym 17881 w_rx_data[1]
.sym 17882 i_config[0]$SB_IO_IN
.sym 17883 w_rx_data[5]
.sym 17885 w_rx_data[0]
.sym 17887 w_rx_data[4]
.sym 17891 w_rx_data[3]
.sym 17892 io_ctrl_ins.o_pmod[3]
.sym 17898 io_ctrl_ins.o_pmod[3]
.sym 17899 i_config[0]$SB_IO_IN
.sym 17900 i_button_SB_LUT4_I3_I1[1]
.sym 17901 i_button_SB_LUT4_I3_I1[2]
.sym 17905 w_rx_data[5]
.sym 17913 w_rx_data[7]
.sym 17916 w_rx_data[3]
.sym 17924 w_rx_data[0]
.sym 17928 w_ioc[1]
.sym 17929 w_ioc[0]
.sym 17931 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17936 w_rx_data[1]
.sym 17941 w_rx_data[4]
.sym 17944 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 17949 io_ctrl_ins.rf_mode[2]
.sym 17950 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17954 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17960 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 17962 w_tx_data_io[5]
.sym 17966 w_tx_data_io[7]
.sym 17967 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17968 i_button$SB_IO_IN
.sym 17971 w_rx_data[7]
.sym 17972 io_ctrl_ins.mixer_en_state
.sym 17973 w_ioc[0]
.sym 17974 o_tr_vc1_b$SB_IO_OUT
.sym 17978 o_tr_vc1$SB_IO_OUT
.sym 17979 w_rx_data[0]
.sym 17980 w_ioc[0]
.sym 17981 w_rx_data[4]
.sym 17988 io_ctrl_ins.mixer_en_state
.sym 17989 w_ioc[0]
.sym 17990 o_tr_vc1_b$SB_IO_OUT
.sym 17991 w_ioc[1]
.sym 17992 io_ctrl_ins.o_pmod[0]
.sym 17996 io_ctrl_ins.pmod_dir_state[4]
.sym 17997 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 17998 i_button_SB_LUT4_I3_I1[1]
.sym 17999 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 18000 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 18001 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 18002 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18003 io_ctrl_ins.o_pmod[4]
.sym 18006 io_ctrl_ins.rf_mode[2]
.sym 18007 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18008 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18010 w_load
.sym 18014 w_fetch
.sym 18015 w_cs[0]
.sym 18021 io_ctrl_ins.o_pmod[4]
.sym 18022 w_ioc[0]
.sym 18023 o_tr_vc1_b$SB_IO_OUT
.sym 18024 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18027 io_ctrl_ins.pmod_dir_state[4]
.sym 18028 io_ctrl_ins.rf_mode[2]
.sym 18029 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18030 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18034 w_ioc[0]
.sym 18036 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18039 w_fetch
.sym 18040 w_load
.sym 18041 i_button_SB_LUT4_I3_I1[1]
.sym 18042 w_cs[0]
.sym 18046 w_ioc[0]
.sym 18047 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 18048 w_ioc[1]
.sym 18051 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18053 w_ioc[0]
.sym 18060 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 18063 w_ioc[0]
.sym 18064 io_ctrl_ins.mixer_en_state
.sym 18065 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18066 io_ctrl_ins.o_pmod[0]
.sym 18067 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 18068 r_counter[0]_$glb_clk
.sym 18069 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 18070 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18071 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 18073 io_ctrl_ins.o_pmod[6]
.sym 18074 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18075 io_ctrl_ins.o_pmod[2]
.sym 18089 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 18094 io_ctrl_ins.rf_mode[2]
.sym 18095 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18096 i_config[1]$SB_IO_IN
.sym 18097 w_rx_data[2]
.sym 18099 w_rx_data[6]
.sym 18103 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18104 w_rx_data[1]
.sym 18114 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18115 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18116 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 18118 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18122 io_ctrl_ins.debug_mode[1]
.sym 18126 w_rx_data[5]
.sym 18129 w_rx_data[3]
.sym 18131 o_shdn_tx_lna$SB_IO_OUT
.sym 18132 io_ctrl_ins.o_pmod[2]
.sym 18133 o_tr_vc2$SB_IO_OUT
.sym 18135 o_shdn_rx_lna$SB_IO_OUT
.sym 18136 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18138 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18140 w_ioc[0]
.sym 18141 w_rx_data[4]
.sym 18145 w_rx_data[4]
.sym 18150 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 18151 io_ctrl_ins.debug_mode[1]
.sym 18152 o_shdn_rx_lna$SB_IO_OUT
.sym 18153 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18164 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 18165 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18168 w_rx_data[5]
.sym 18174 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 18175 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 18176 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18177 o_tr_vc2$SB_IO_OUT
.sym 18182 w_rx_data[3]
.sym 18186 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 18187 w_ioc[0]
.sym 18188 io_ctrl_ins.o_pmod[2]
.sym 18189 o_shdn_tx_lna$SB_IO_OUT
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18193 io_ctrl_ins.mixer_en_state
.sym 18194 o_tr_vc1_b$SB_IO_OUT
.sym 18195 o_rx_h_tx_l$SB_IO_OUT
.sym 18196 o_tr_vc1$SB_IO_OUT
.sym 18197 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18198 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18199 o_tr_vc2$SB_IO_OUT
.sym 18217 o_shdn_tx_lna$SB_IO_OUT
.sym 18221 o_shdn_rx_lna$SB_IO_OUT
.sym 18243 w_rx_data[7]
.sym 18245 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18251 w_rx_data[0]
.sym 18254 io_ctrl_ins.rf_mode[2]
.sym 18259 w_rx_data[6]
.sym 18262 io_ctrl_ins.rf_mode[0]
.sym 18267 w_rx_data[7]
.sym 18279 io_ctrl_ins.rf_mode[2]
.sym 18282 io_ctrl_ins.rf_mode[0]
.sym 18287 w_rx_data[0]
.sym 18297 io_ctrl_ins.rf_mode[0]
.sym 18310 w_rx_data[6]
.sym 18313 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18316 o_shdn_rx_lna$SB_IO_OUT
.sym 18322 o_shdn_tx_lna$SB_IO_OUT
.sym 18329 o_tr_vc2$SB_IO_OUT
.sym 18345 i_config[2]$SB_IO_IN
.sym 18347 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18367 w_rx_data[2]
.sym 18375 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18376 w_rx_data[1]
.sym 18408 w_rx_data[2]
.sym 18417 w_rx_data[1]
.sym 18436 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18437 r_counter[0]_$glb_clk
.sym 18458 o_shdn_rx_lna$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18583 i_config[1]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18651 io_smi_data[4]$SB_IO_OUT
.sym 18684 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 18691 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18693 io_pmod[2]$SB_IO_IN
.sym 18695 i_ss$SB_IO_IN
.sym 18703 spi_if_ins.spi.r2_rx_done
.sym 18716 i_ss$SB_IO_IN
.sym 18719 spi_if_ins.spi.r_rx_done
.sym 18724 spi_if_ins.spi.r3_rx_done
.sym 18736 spi_if_ins.spi.r_rx_done
.sym 18745 i_ss$SB_IO_IN
.sym 18761 spi_if_ins.spi.r3_rx_done
.sym 18762 spi_if_ins.spi.r2_rx_done
.sym 18767 spi_if_ins.spi.r2_rx_done
.sym 18783 r_counter[0]_$glb_clk
.sym 18785 $io_pmod[3]$iobuf_i
.sym 18869 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18893 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 18895 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 18912 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18930 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 18945 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 18946 r_counter[0]_$glb_clk
.sym 18947 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 18963 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18980 $PACKER_VCC_NET
.sym 19002 i_ss$SB_IO_IN
.sym 19006 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 19007 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19016 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19037 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 19046 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19068 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19069 i_sck$SB_IO_IN_$glb_clk
.sym 19070 i_ss$SB_IO_IN
.sym 19097 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19101 int_miso
.sym 19114 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 19118 spi_if_ins.r_tx_data_valid
.sym 19123 i_ss$SB_IO_IN
.sym 19133 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 19172 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 19176 i_ss$SB_IO_IN
.sym 19178 spi_if_ins.r_tx_data_valid
.sym 19191 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 19192 r_counter[0]_$glb_clk
.sym 19193 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 19204 w_rx_data[2]
.sym 19214 spi_if_ins.r_tx_data_valid
.sym 19218 i_smi_soe_se$rename$0
.sym 19224 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19226 $PACKER_VCC_NET
.sym 19259 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19310 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19315 r_counter[0]_$glb_clk
.sym 19360 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19369 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19371 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19372 spi_if_ins.r_tx_byte[7]
.sym 19410 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19411 spi_if_ins.r_tx_byte[7]
.sym 19412 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19438 r_counter[0]_$glb_clk
.sym 19453 io_pmod[7]$SB_IO_IN
.sym 19460 $io_pmod[5]$iobuf_i
.sym 19464 $PACKER_VCC_NET
.sym 19469 spi_if_ins.w_rx_data[0]
.sym 19470 spi_if_ins.state_if[1]
.sym 19474 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19475 spi_if_ins.w_rx_data[6]
.sym 19495 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19508 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19510 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19511 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 19529 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 19551 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19560 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19561 r_counter[0]_$glb_clk
.sym 19562 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19578 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 19582 i_smi_soe_se$rename$0
.sym 19585 $PACKER_VCC_NET
.sym 19592 $PACKER_VCC_NET
.sym 19604 spi_if_ins.state_if[0]
.sym 19606 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19610 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 19614 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19615 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19616 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19622 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19623 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 19628 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 19630 spi_if_ins.state_if[1]
.sym 19634 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19635 spi_if_ins.w_rx_data[6]
.sym 19637 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19638 spi_if_ins.state_if[1]
.sym 19639 spi_if_ins.state_if[0]
.sym 19651 spi_if_ins.w_rx_data[6]
.sym 19655 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 19656 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19657 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19661 spi_if_ins.state_if[0]
.sym 19662 spi_if_ins.state_if[1]
.sym 19663 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19664 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19668 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19669 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 19670 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 19673 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19674 spi_if_ins.state_if[1]
.sym 19675 spi_if_ins.state_if[0]
.sym 19679 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 19681 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19682 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 19683 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19684 r_counter[0]_$glb_clk
.sym 19698 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 19702 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19715 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 19716 w_rx_data[2]
.sym 19717 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19718 w_rx_data[1]
.sym 19728 spi_if_ins.w_rx_data[3]
.sym 19729 spi_if_ins.w_rx_data[1]
.sym 19735 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19737 spi_if_ins.w_rx_data[2]
.sym 19738 spi_if_ins.w_rx_data[4]
.sym 19739 spi_if_ins.w_rx_data[0]
.sym 19742 spi_if_ins.w_rx_data[5]
.sym 19745 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19762 spi_if_ins.w_rx_data[1]
.sym 19769 spi_if_ins.w_rx_data[5]
.sym 19775 spi_if_ins.w_rx_data[0]
.sym 19781 spi_if_ins.w_rx_data[4]
.sym 19790 spi_if_ins.w_rx_data[3]
.sym 19797 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19802 spi_if_ins.w_rx_data[2]
.sym 19806 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19807 r_counter[0]_$glb_clk
.sym 19823 w_rx_data[3]
.sym 19833 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 19835 spi_if_ins.state_if[0]
.sym 19838 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 19840 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 19850 i_config[3]$SB_IO_IN
.sym 19851 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 19852 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 19853 spi_if_ins.state_if[0]
.sym 19859 w_rx_data[5]
.sym 19862 w_rx_data[6]
.sym 19863 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19864 w_rx_data[7]
.sym 19865 spi_if_ins.state_if[1]
.sym 19871 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19876 io_ctrl_ins.pmod_dir_state[6]
.sym 19879 i_button_SB_LUT4_I3_I1[2]
.sym 19890 w_rx_data[5]
.sym 19896 w_rx_data[6]
.sym 19901 spi_if_ins.state_if[0]
.sym 19902 spi_if_ins.state_if[1]
.sym 19903 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19904 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19908 w_rx_data[7]
.sym 19913 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 19914 i_config[3]$SB_IO_IN
.sym 19915 io_ctrl_ins.pmod_dir_state[6]
.sym 19916 i_button_SB_LUT4_I3_I1[2]
.sym 19929 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 19930 r_counter[0]_$glb_clk
.sym 19946 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 19952 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19956 $PACKER_VCC_NET
.sym 19962 spi_if_ins.state_if[1]
.sym 19975 i_button$SB_IO_IN
.sym 19976 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 19977 io_ctrl_ins.pmod_dir_state[7]
.sym 19978 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 19980 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19982 io_ctrl_ins.o_pmod[5]
.sym 19983 i_button_SB_LUT4_I3_I1[0]
.sym 19984 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19986 i_button_SB_LUT4_I3_I1[2]
.sym 19988 io_ctrl_ins.pmod_dir_state[5]
.sym 19990 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 19991 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 19993 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 19995 spi_if_ins.state_if[0]
.sym 19996 spi_if_ins.state_if[1]
.sym 19997 o_rx_h_tx_l$SB_IO_OUT
.sym 19998 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 19999 i_button_SB_LUT4_I3_I1[1]
.sym 20002 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 20008 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 20012 spi_if_ins.state_if[1]
.sym 20014 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 20015 spi_if_ins.state_if[0]
.sym 20018 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 20021 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20024 spi_if_ins.state_if[1]
.sym 20025 spi_if_ins.state_if[0]
.sym 20026 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 20027 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 20030 i_button_SB_LUT4_I3_I1[2]
.sym 20031 i_button_SB_LUT4_I3_I1[0]
.sym 20032 i_button$SB_IO_IN
.sym 20033 i_button_SB_LUT4_I3_I1[1]
.sym 20036 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20037 io_ctrl_ins.pmod_dir_state[7]
.sym 20038 o_rx_h_tx_l$SB_IO_OUT
.sym 20039 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 20042 io_ctrl_ins.o_pmod[5]
.sym 20043 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20044 io_ctrl_ins.pmod_dir_state[5]
.sym 20045 i_button_SB_LUT4_I3_I1[1]
.sym 20048 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 20049 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 20050 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 20051 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 20052 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 20053 r_counter[0]_$glb_clk
.sym 20069 i_button_SB_LUT4_I3_O[1]
.sym 20074 io_pmod[2]$SB_IO_IN
.sym 20077 i_button_SB_LUT4_I3_O[0]
.sym 20083 o_rx_h_tx_l$SB_IO_OUT
.sym 20086 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 20098 i_button_SB_LUT4_I3_I1[1]
.sym 20099 w_rx_data[4]
.sym 20101 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 20103 w_rx_data[3]
.sym 20107 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20109 i_config[2]$SB_IO_IN
.sym 20117 i_button_SB_LUT4_I3_I1[2]
.sym 20118 o_tr_vc1$SB_IO_OUT
.sym 20122 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 20129 o_tr_vc1$SB_IO_OUT
.sym 20130 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 20131 i_config[2]$SB_IO_IN
.sym 20132 i_button_SB_LUT4_I3_I1[2]
.sym 20144 w_rx_data[4]
.sym 20147 w_rx_data[3]
.sym 20172 i_button_SB_LUT4_I3_I1[1]
.sym 20173 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 20175 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20176 r_counter[0]_$glb_clk
.sym 20177 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 20195 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20203 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 20204 w_rx_data[2]
.sym 20205 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20206 w_rx_data[1]
.sym 20208 i_config[0]$SB_IO_IN
.sym 20209 o_tr_vc1_b$SB_IO_OUT
.sym 20219 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 20220 w_rx_data[6]
.sym 20222 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20229 io_ctrl_ins.rf_mode[2]
.sym 20230 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 20232 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20233 w_ioc[0]
.sym 20238 io_ctrl_ins.o_pmod[6]
.sym 20239 io_ctrl_ins.debug_mode[0]
.sym 20241 io_ctrl_ins.debug_mode[1]
.sym 20247 io_ctrl_ins.debug_mode[0]
.sym 20249 w_rx_data[2]
.sym 20252 io_ctrl_ins.debug_mode[1]
.sym 20253 io_ctrl_ins.rf_mode[2]
.sym 20254 io_ctrl_ins.debug_mode[0]
.sym 20255 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20258 io_ctrl_ins.o_pmod[6]
.sym 20259 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 20260 w_ioc[0]
.sym 20261 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20270 w_rx_data[6]
.sym 20278 io_ctrl_ins.debug_mode[1]
.sym 20279 io_ctrl_ins.debug_mode[0]
.sym 20284 w_rx_data[2]
.sym 20298 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 20299 r_counter[0]_$glb_clk
.sym 20313 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20342 io_ctrl_ins.rf_pin_state[7]
.sym 20344 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20346 io_ctrl_ins.rf_mode[2]
.sym 20353 io_ctrl_ins.rf_pin_state[0]
.sym 20354 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20355 io_ctrl_ins.rf_mode[0]
.sym 20357 io_ctrl_ins.rf_pin_state[6]
.sym 20358 io_ctrl_ins.rf_pin_state[4]
.sym 20362 io_ctrl_ins.rf_pin_state[5]
.sym 20364 io_ctrl_ins.rf_pin_state[3]
.sym 20365 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20369 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20370 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20375 io_ctrl_ins.rf_pin_state[0]
.sym 20376 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20377 io_ctrl_ins.rf_mode[2]
.sym 20378 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20381 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20382 io_ctrl_ins.rf_pin_state[4]
.sym 20383 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20384 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20387 io_ctrl_ins.rf_pin_state[7]
.sym 20388 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20390 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20393 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20394 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20395 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20396 io_ctrl_ins.rf_pin_state[5]
.sym 20399 io_ctrl_ins.rf_mode[2]
.sym 20400 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20401 io_ctrl_ins.rf_mode[0]
.sym 20402 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20405 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20408 io_ctrl_ins.rf_pin_state[6]
.sym 20411 io_ctrl_ins.rf_pin_state[3]
.sym 20412 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20413 io_ctrl_ins.rf_mode[2]
.sym 20414 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20421 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20422 r_counter[0]_$glb_clk
.sym 20438 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20444 o_tr_vc1$SB_IO_OUT
.sym 20449 o_rx_h_tx_l$SB_IO_OUT
.sym 20467 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20469 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20473 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20474 io_ctrl_ins.rf_mode[2]
.sym 20475 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20476 io_ctrl_ins.rf_pin_state[2]
.sym 20499 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20500 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20501 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20534 io_ctrl_ins.rf_pin_state[2]
.sym 20535 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20536 io_ctrl_ins.rf_mode[2]
.sym 20537 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20544 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20545 r_counter[0]_$glb_clk
.sym 20563 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20672 i_config[0]$SB_IO_IN
.sym 20690 o_led1$SB_IO_OUT
.sym 20695 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20757 io_smi_data[5]$SB_IO_OUT
.sym 20802 $io_pmod[3]$iobuf_i
.sym 20805 io_smi_data[5]$SB_IO_OUT
.sym 20842 i_mosi$SB_IO_IN
.sym 20902 i_ss_SB_LUT4_I3_O
.sym 20926 i_mosi$SB_IO_IN
.sym 20935 i_mosi$SB_IO_IN
.sym 21035 int_miso
.sym 21231 io_pmod[2]$SB_IO_IN
.sym 21235 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 21499 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 21546 i_smi_soe_se$rename$0
.sym 21558 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 21639 io_pmod[2]$SB_IO_IN
.sym 21702 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 21704 w_tx_data_io[6]
.sym 21749 $PACKER_VCC_NET
.sym 21804 w_tx_data_io[7]
.sym 21807 w_tx_data_io[5]
.sym 21845 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 21851 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 21945 w_smi_read_req
.sym 22106 $PACKER_GND_NET
.sym 22155 o_rx_h_tx_l$SB_IO_OUT
.sym 22257 $PACKER_GND_NET
.sym 22360 o_tr_vc1_b$SB_IO_OUT
.sym 22466 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 i_ss_SB_LUT4_I3_O
.sym 22527 int_miso
.sym 22528 i_ss_SB_LUT4_I3_O
.sym 22574 i_sck$SB_IO_IN
.sym 22575 int_miso
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22728 i_ss$SB_IO_IN
.sym 22972 io_smi_data[5]$SB_IO_OUT
.sym 23089 $io_pmod[4]$iobuf_i
.sym 23205 $io_pmod[7]$iobuf_i
.sym 23210 io_pmod[6]$SB_IO_IN
.sym 23223 io_pmod[4]$SB_IO_IN
.sym 23326 $io_pmod[6]$iobuf_i
.sym 23340 io_pmod[5]$SB_IO_IN
.sym 23354 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23470 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23501 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 23512 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23514 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23551 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 23564 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23565 r_counter[0]_$glb_clk
.sym 23566 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 23567 r_counter[0]
.sym 23592 w_tx_data_io[6]
.sym 23718 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 23733 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23745 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 23749 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 23760 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 23790 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 23801 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 23802 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 23810 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23811 r_counter[0]_$glb_clk
.sym 23812 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 23833 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 23856 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23858 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 23870 i_button_SB_LUT4_I3_O[0]
.sym 23872 i_button_SB_LUT4_I3_O[1]
.sym 23878 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 23882 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 23911 i_button_SB_LUT4_I3_O[1]
.sym 23913 i_button_SB_LUT4_I3_O[0]
.sym 23929 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 23931 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 23933 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23934 r_counter[0]_$glb_clk
.sym 23935 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 23950 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23951 $io_pmod[2]$iobuf_i
.sym 24187 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24214 $PACKER_GND_NET
.sym 24596 o_led0$SB_IO_OUT
.sym 24618 o_led0$SB_IO_OUT
.sym 24621 i_smi_a3$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25252 io_pmod[4]$SB_IO_IN
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25401 io_pmod[7]$SB_IO_IN
.sym 25482 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25488 io_pmod[5]$SB_IO_IN
.sym 25547 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25548 io_pmod[5]$SB_IO_IN
.sym 25551 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 25552 lvds_clock_buf
.sym 25553 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 25554 i_smi_soe_se$rename$0
.sym 25556 io_pmod[6]$SB_IO_IN
.sym 25564 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25568 io_pmod[7]$SB_IO_IN
.sym 25632 io_pmod[4]$SB_IO_IN
.sym 25649 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25691 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 25692 io_pmod[4]$SB_IO_IN
.sym 25706 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 25707 lvds_clock_buf
.sym 25708 i_smi_a1_SB_LUT4_I1_O[2]_$glb_sr
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25961 r_counter[0]
.sym 25971 r_counter[0]
.sym 26017 i_glob_clock$SB_IO_IN_$glb_clk
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26503 $PACKER_GND_NET
.sym 26743 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26776 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26813 o_tr_vc2$SB_IO_OUT
.sym 27305 $io_pmod[3]$iobuf_i
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27334 $io_pmod[4]$iobuf_i
.sym 27335 io_pmod[2]$SB_IO_IN
.sym 27367 io_pmod[6]$SB_IO_IN
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27386 $io_pmod[7]$iobuf_i
.sym 27390 $io_pmod[5]$iobuf_i
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27409 $io_pmod[3]$iobuf_i
.sym 27414 $io_pmod[6]$iobuf_i
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27455 io_pmod[2]$SB_IO_IN
.sym 27459 r_counter[0]
.sym 27460 $PACKER_VCC_NET
.sym 27477 r_counter[0]
.sym 27484 $PACKER_VCC_NET
.sym 27514 i_smi_a3$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27524 i_smi_a3$SB_IO_IN
.sym 27532 i_smi_a3$SB_IO_IN
.sym 27534 $io_pmod[2]$iobuf_i
.sym 27544 w_smi_read_req
.sym 27549 w_smi_read_req
.sym 27551 i_smi_a3$SB_IO_IN
.sym 27552 $PACKER_GND_NET
.sym 27559 $PACKER_GND_NET
.sym 27562 w_smi_read_req
.sym 27566 i_smi_a3$SB_IO_IN
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27593 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27625 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27653 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27654 o_tr_vc1_b$SB_IO_OUT
.sym 27683 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 27688 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 27693 $nextpnr_ICESTORM_LC_20$I3
.sym 27697 smi_ctrl_ins.r_fifo_09_pull_SB_DFFESR_Q_E
.sym 27701 smi_ctrl_ins.int_cnt_09[5]
.sym 27705 smi_ctrl_ins.int_cnt_09[4]
.sym 27706 i_smi_soe_se$rename$0
.sym 27710 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 27711 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I1[5]
.sym 27712 i_smi_soe_se$rename$0
.sym 27713 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27715 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[0]
.sym 27720 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 27724 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 27727 $PACKER_VCC_NET
.sym 27729 $nextpnr_ICESTORM_LC_11$I3
.sym 27731 i_smi_soe_se$rename$0
.sym 27732 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27733 $nextpnr_ICESTORM_LC_11$COUT
.sym 27737 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 27738 i_smi_a1_SB_LUT4_I1_O[0]
.sym 27744 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 27745 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27747 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 27752 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 27756 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 27759 $PACKER_VCC_NET
.sym 27761 $nextpnr_ICESTORM_LC_13$I3
.sym 27763 i_smi_soe_se$rename$0
.sym 27764 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27765 $nextpnr_ICESTORM_LC_13$COUT
.sym 27779 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 27784 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 27789 $nextpnr_ICESTORM_LC_18$I3
.sym 27792 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 27793 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27797 smi_ctrl_ins.int_cnt_24[4]
.sym 27798 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 27799 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_I1[5]
.sym 27800 i_smi_soe_se$rename$0
.sym 27801 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27804 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27805 lvds_rx_09_inst.o_fifo_data[10]
.sym 27807 i_smi_soe_se$rename$0
.sym 27808 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 27809 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27810 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 27811 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 27812 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 27813 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 27814 i_smi_a1_SB_LUT4_I1_O[0]
.sym 27815 i_smi_a1_SB_LUT4_I1_O[1]
.sym 27816 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27817 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27821 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27822 w_rx_09_fifo_pulled_data[1]
.sym 27823 w_rx_09_fifo_pulled_data[17]
.sym 27824 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 27825 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 27826 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 27827 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[1]
.sym 27828 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 27829 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1[3]
.sym 27830 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 27831 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 27832 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 27833 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 27834 w_rx_09_fifo_pulled_data[9]
.sym 27835 w_rx_09_fifo_pulled_data[25]
.sym 27836 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 27837 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 27839 i_smi_a2_SB_LUT4_I1_O[2]
.sym 27840 i_smi_a1_SB_LUT4_I1_O[3]
.sym 27841 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 27850 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 27851 i_smi_soe_se$rename$0
.sym 27852 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 27853 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 27856 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27857 w_rx_24_fifo_data[7]
.sym 27863 w_rx_24_fifo_pull
.sym 27864 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 27865 i_smi_a2_SB_LUT4_I1_O[2]
.sym 27872 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27873 w_rx_24_fifo_data[5]
.sym 27876 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27877 w_rx_24_fifo_data[10]
.sym 27880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27881 w_rx_24_fifo_data[8]
.sym 27884 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27885 w_rx_24_fifo_data[0]
.sym 27888 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27889 w_rx_24_fifo_data[4]
.sym 27892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27893 w_rx_24_fifo_data[2]
.sym 27896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27897 w_rx_24_fifo_data[12]
.sym 27900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27901 w_rx_24_fifo_data[6]
.sym 27904 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27905 w_rx_24_fifo_data[9]
.sym 27908 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27909 w_rx_24_fifo_data[11]
.sym 27912 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27913 w_rx_24_fifo_data[18]
.sym 27920 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27921 w_rx_24_fifo_data[14]
.sym 27932 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27933 w_rx_24_fifo_data[16]
.sym 27936 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27937 w_rx_24_fifo_data[13]
.sym 27940 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27941 w_rx_24_fifo_data[17]
.sym 27944 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27945 w_rx_24_fifo_data[15]
.sym 27948 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27949 w_rx_24_fifo_data[25]
.sym 27952 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27953 w_rx_24_fifo_data[19]
.sym 27956 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27957 w_rx_24_fifo_data[29]
.sym 27960 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27961 w_rx_24_fifo_data[21]
.sym 27964 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27965 w_rx_24_fifo_data[27]
.sym 27968 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27969 w_rx_24_fifo_data[23]
.sym 27970 w_lvds_rx_09_d1
.sym 27971 w_lvds_rx_09_d0
.sym 27972 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27973 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27978 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 27984 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27985 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27987 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27988 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27989 i_smi_a1_SB_LUT4_I1_O[2]
.sym 27990 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28003 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28008 rx_24_fifo.wr_addr[2]
.sym 28009 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28012 rx_24_fifo.wr_addr[3]
.sym 28013 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28016 rx_24_fifo.wr_addr[4]
.sym 28017 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28020 rx_24_fifo.wr_addr[5]
.sym 28021 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28024 rx_24_fifo.wr_addr[6]
.sym 28025 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28028 rx_24_fifo.wr_addr[7]
.sym 28029 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28037 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28044 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28045 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28050 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28067 lvds_rx_24_inst.r_phase_count[0]
.sym 28071 lvds_rx_24_inst.r_phase_count[1]
.sym 28072 $PACKER_VCC_NET
.sym 28074 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28075 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28076 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 28077 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28078 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28079 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28080 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28081 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28082 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28083 lvds_rx_24_inst.r_phase_count[1]
.sym 28084 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 28085 lvds_rx_24_inst.r_phase_count[0]
.sym 28086 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28087 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28088 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28089 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28092 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28093 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28094 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28095 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[1]
.sym 28096 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[2]
.sym 28097 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28098 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28102 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 28103 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28104 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28105 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28108 lvds_rx_24_inst.r_state_if[1]
.sym 28109 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28110 w_lvds_rx_24_d1
.sym 28111 w_lvds_rx_24_d0
.sym 28112 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28113 lvds_rx_24_inst.r_state_if[1]
.sym 28114 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28120 lvds_rx_24_inst.r_state_if[1]
.sym 28121 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28127 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28128 lvds_rx_24_inst.r_state_if[1]
.sym 28129 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28136 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28137 lvds_rx_24_inst.r_state_if[1]
.sym 28151 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28152 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28153 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28195 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28199 smi_ctrl_ins.int_cnt_09[4]
.sym 28200 $PACKER_VCC_NET
.sym 28201 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28203 smi_ctrl_ins.int_cnt_09[5]
.sym 28204 $PACKER_VCC_NET
.sym 28205 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 28207 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 28208 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28209 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28211 i_smi_soe_se$rename$0
.sym 28212 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 28213 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28215 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28216 i_smi_soe_se$rename$0
.sym 28217 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 28218 smi_ctrl_ins.int_cnt_09[4]
.sym 28219 smi_ctrl_ins.int_cnt_09[5]
.sym 28220 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28221 io_pmod[2]$SB_IO_IN
.sym 28223 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28224 i_smi_soe_se$rename$0
.sym 28225 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 28228 i_smi_soe_se$rename$0
.sym 28229 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 28234 smi_ctrl_ins.int_cnt_09_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 28235 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28236 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 28237 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28240 i_smi_a3$SB_IO_IN
.sym 28241 w_smi_data_output[2]
.sym 28244 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28245 lvds_rx_09_inst.o_fifo_data[20]
.sym 28248 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28249 lvds_rx_09_inst.o_fifo_data[26]
.sym 28252 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28253 lvds_rx_09_inst.o_fifo_data[18]
.sym 28256 i_smi_a3$SB_IO_IN
.sym 28257 w_smi_data_output[1]
.sym 28260 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28261 lvds_rx_09_inst.o_fifo_data[14]
.sym 28264 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28265 lvds_rx_09_inst.o_fifo_data[24]
.sym 28266 w_rx_09_fifo_pulled_data[0]
.sym 28267 w_rx_09_fifo_pulled_data[16]
.sym 28268 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28269 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28272 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28273 lvds_rx_09_inst.o_fifo_data[12]
.sym 28274 w_rx_09_fifo_pulled_data[8]
.sym 28275 w_rx_09_fifo_pulled_data[24]
.sym 28276 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28277 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28280 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28281 lvds_rx_09_inst.o_fifo_data[22]
.sym 28284 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28285 lvds_rx_09_inst.o_fifo_data[28]
.sym 28288 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28289 lvds_rx_09_inst.o_fifo_data[16]
.sym 28290 w_rx_09_fifo_pulled_data[15]
.sym 28291 w_rx_09_fifo_pulled_data[31]
.sym 28292 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28293 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28294 w_rx_09_fifo_pulled_data[2]
.sym 28295 w_rx_09_fifo_pulled_data[18]
.sym 28296 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28297 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28298 w_rx_09_fifo_pulled_data[4]
.sym 28299 w_rx_09_fifo_pulled_data[20]
.sym 28300 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28301 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28302 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28303 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28304 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 28305 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28306 w_rx_09_fifo_pulled_data[12]
.sym 28307 w_rx_09_fifo_pulled_data[28]
.sym 28308 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28309 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28310 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28311 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 28312 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28313 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 28314 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28315 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 28316 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28317 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 28320 i_smi_a3$SB_IO_IN
.sym 28321 w_smi_data_output[6]
.sym 28322 w_rx_09_fifo_pulled_data[3]
.sym 28323 w_rx_09_fifo_pulled_data[19]
.sym 28324 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28325 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28326 w_rx_09_fifo_pulled_data[7]
.sym 28327 w_rx_09_fifo_pulled_data[23]
.sym 28328 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28329 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28330 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28331 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 28332 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 28333 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28334 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28335 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 28336 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28337 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 28339 w_rx_09_fifo_pulled_data[0]
.sym 28340 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28341 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28342 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 28343 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28344 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28345 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 28346 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 28347 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 28348 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 28349 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 28350 w_rx_09_fifo_pulled_data[11]
.sym 28351 w_rx_09_fifo_pulled_data[27]
.sym 28352 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28353 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28354 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28355 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28356 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28357 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28360 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28361 w_rx_24_fifo_data[1]
.sym 28362 w_rx_24_fifo_pulled_data[14]
.sym 28363 w_rx_24_fifo_pulled_data[6]
.sym 28364 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28365 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28366 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28367 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 28368 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 28369 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28372 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28373 w_rx_24_fifo_data[3]
.sym 28374 w_rx_24_fifo_pulled_data[10]
.sym 28375 w_rx_24_fifo_pulled_data[2]
.sym 28376 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28377 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28378 w_rx_24_fifo_pulled_data[12]
.sym 28379 w_rx_24_fifo_pulled_data[4]
.sym 28380 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28381 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28382 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28383 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28384 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28385 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28390 w_rx_24_fifo_pulled_data[13]
.sym 28391 w_rx_24_fifo_pulled_data[5]
.sym 28392 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28393 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28396 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28397 lvds_rx_09_inst.o_fifo_data[9]
.sym 28400 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28401 lvds_rx_09_inst.o_fifo_data[7]
.sym 28404 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28405 lvds_rx_09_inst.o_fifo_data[11]
.sym 28406 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28407 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28408 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28409 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28410 w_rx_24_fifo_pulled_data[9]
.sym 28411 w_rx_24_fifo_pulled_data[1]
.sym 28412 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28413 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28416 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28417 lvds_rx_09_inst.o_fifo_data[8]
.sym 28418 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28419 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]
.sym 28420 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]
.sym 28421 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28422 rx_24_fifo.wr_addr_gray_rd[6]
.sym 28426 w_rx_24_fifo_pulled_data[30]
.sym 28427 w_rx_24_fifo_pulled_data[22]
.sym 28428 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28429 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28431 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28432 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28433 i_smi_a2_SB_LUT4_I1_O[2]
.sym 28437 w_rx_24_fifo_pull
.sym 28441 w_rx_24_fifo_data[14]
.sym 28442 w_rx_24_fifo_pulled_data[25]
.sym 28443 w_rx_24_fifo_pulled_data[17]
.sym 28444 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28445 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28446 rx_24_fifo.wr_addr_gray[6]
.sym 28450 w_rx_24_fifo_pulled_data[29]
.sym 28451 w_rx_24_fifo_pulled_data[21]
.sym 28452 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28453 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28454 rx_24_fifo.rd_addr_gray_wr[7]
.sym 28466 w_rx_24_fifo_pulled_data[28]
.sym 28467 w_rx_24_fifo_pulled_data[20]
.sym 28468 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28469 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28473 w_rx_24_fifo_data[29]
.sym 28477 w_rx_24_fifo_data[31]
.sym 28478 w_rx_24_fifo_pulled_data[26]
.sym 28479 w_rx_24_fifo_pulled_data[18]
.sym 28480 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28481 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28484 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28485 w_rx_24_fifo_data[20]
.sym 28486 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28487 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 28488 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 28489 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 28490 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28491 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28492 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 28493 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28496 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28497 w_rx_24_fifo_data[28]
.sym 28500 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28501 w_rx_24_fifo_data[22]
.sym 28504 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28505 w_rx_24_fifo_data[24]
.sym 28506 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28507 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28508 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28509 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28512 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28513 w_rx_24_fifo_data[26]
.sym 28515 rx_24_fifo.wr_addr[0]
.sym 28520 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28521 rx_24_fifo.wr_addr[0]
.sym 28524 rx_24_fifo.wr_addr[2]
.sym 28525 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28528 rx_24_fifo.wr_addr[3]
.sym 28529 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28532 rx_24_fifo.wr_addr[4]
.sym 28533 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28536 rx_24_fifo.wr_addr[5]
.sym 28537 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28540 rx_24_fifo.wr_addr[6]
.sym 28541 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28544 rx_24_fifo.wr_addr[7]
.sym 28545 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28546 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 28554 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 28558 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 28564 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28565 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28566 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28573 rx_24_fifo.wr_addr[0]
.sym 28574 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28581 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[0]
.sym 28582 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28583 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28584 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28585 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28588 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 28589 w_lvds_rx_24_d1
.sym 28596 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 28597 w_lvds_rx_24_d0
.sym 28600 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 28601 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28608 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28609 w_rx_24_fifo_push
.sym 28611 lvds_rx_09_inst.r_phase_count[0]
.sym 28615 lvds_rx_09_inst.r_phase_count[1]
.sym 28616 $PACKER_VCC_NET
.sym 28617 lvds_rx_09_inst.r_phase_count[0]
.sym 28618 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28620 $PACKER_VCC_NET
.sym 28621 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28624 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28625 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 28626 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28627 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28628 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28629 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28633 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 28634 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28635 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28636 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28637 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28640 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28641 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28643 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28644 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28645 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28657 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28664 w_rx_24_fifo_full
.sym 28665 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFNESR_D_Q[3]
.sym 28671 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28672 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28673 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28675 i_smi_a1$SB_IO_IN
.sym 28676 i_smi_a3$SB_IO_IN
.sym 28677 i_smi_a2$SB_IO_IN
.sym 28687 i_smi_a2$SB_IO_IN
.sym 28688 i_smi_a1$SB_IO_IN
.sym 28689 i_smi_a3$SB_IO_IN
.sym 28707 rx_09_fifo.rd_addr[0]
.sym 28712 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28713 rx_09_fifo.rd_addr[0]
.sym 28716 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28717 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 28720 rx_09_fifo.rd_addr[3]
.sym 28721 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 28724 rx_09_fifo.rd_addr[4]
.sym 28725 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 28728 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 28729 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 28732 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 28733 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 28736 rx_09_fifo.rd_addr[7]
.sym 28737 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 28738 rx_09_fifo.rd_addr_gray[4]
.sym 28742 rx_09_fifo.rd_addr_gray_wr[0]
.sym 28748 i_smi_a3$SB_IO_IN
.sym 28749 w_smi_data_output[7]
.sym 28750 rx_09_fifo.rd_addr_gray_wr[7]
.sym 28754 rx_09_fifo.rd_addr[7]
.sym 28758 rx_09_fifo.rd_addr_gray[0]
.sym 28764 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28765 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 28772 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28773 lvds_rx_09_inst.o_fifo_data[15]
.sym 28776 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28777 lvds_rx_09_inst.o_fifo_data[25]
.sym 28780 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28781 lvds_rx_09_inst.o_fifo_data[27]
.sym 28784 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28785 lvds_rx_09_inst.o_fifo_data[29]
.sym 28788 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28789 lvds_rx_09_inst.o_fifo_data[23]
.sym 28792 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28793 lvds_rx_09_inst.o_fifo_data[21]
.sym 28796 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28797 lvds_rx_09_inst.o_fifo_data[19]
.sym 28800 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28801 lvds_rx_09_inst.o_fifo_data[17]
.sym 28802 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28806 w_rx_09_fifo_push
.sym 28807 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28808 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 28809 w_rx_09_fifo_full
.sym 28810 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 28814 w_rx_09_fifo_pulled_data[13]
.sym 28815 w_rx_09_fifo_pulled_data[29]
.sym 28816 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28817 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28818 w_rx_09_fifo_pulled_data[6]
.sym 28819 w_rx_09_fifo_pulled_data[22]
.sym 28820 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28821 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28822 w_rx_09_fifo_pulled_data[5]
.sym 28823 w_rx_09_fifo_pulled_data[21]
.sym 28824 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28825 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 28828 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28829 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28830 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28834 rx_09_fifo.rd_addr_gray_wr[6]
.sym 28838 rx_09_fifo.rd_addr_gray[1]
.sym 28842 rx_09_fifo.rd_addr_gray_wr[1]
.sym 28846 rx_09_fifo.rd_addr_gray_wr[2]
.sym 28850 w_rx_09_fifo_pulled_data[14]
.sym 28851 w_rx_09_fifo_pulled_data[30]
.sym 28852 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 28853 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28854 rx_09_fifo.rd_addr_gray[6]
.sym 28858 rx_09_fifo.rd_addr_gray[2]
.sym 28862 rx_24_fifo.rd_addr[7]
.sym 28866 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28867 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28868 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28869 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28873 smi_ctrl_ins.int_cnt_24[5]
.sym 28875 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28876 i_smi_soe_se$rename$0
.sym 28877 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 28881 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28883 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28884 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 28885 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28887 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28888 i_smi_soe_se$rename$0
.sym 28889 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 28891 i_smi_soe_se$rename$0
.sym 28892 i_smi_a1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 28893 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28894 smi_ctrl_ins.int_cnt_24[4]
.sym 28895 smi_ctrl_ins.int_cnt_24[5]
.sym 28896 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28897 w_rx_24_fifo_empty
.sym 28900 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28901 io_pmod[6]$SB_IO_IN
.sym 28904 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28905 lvds_rx_09_inst.o_fifo_data[13]
.sym 28908 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28909 io_pmod[7]$SB_IO_IN
.sym 28914 w_rx_24_fifo_pulled_data[15]
.sym 28915 w_rx_24_fifo_pulled_data[7]
.sym 28916 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28917 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28920 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28921 lvds_rx_09_inst.o_fifo_data[6]
.sym 28922 w_rx_24_fifo_pulled_data[11]
.sym 28923 w_rx_24_fifo_pulled_data[3]
.sym 28924 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28925 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28928 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28929 w_rx_09_fifo_data[1]
.sym 28930 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28931 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28932 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28933 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_O[3]
.sym 28934 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28938 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28939 w_rx_24_fifo_pulled_data[16]
.sym 28940 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28941 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28949 rx_24_fifo.rd_addr[7]
.sym 28950 rx_24_fifo.wr_addr[7]
.sym 28954 w_rx_24_fifo_pulled_data[8]
.sym 28955 w_rx_24_fifo_pulled_data[24]
.sym 28956 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28957 smi_ctrl_ins.o_smi_data_out_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28961 rx_24_fifo.rd_addr[0]
.sym 28962 w_rx_24_fifo_pulled_data[31]
.sym 28963 w_rx_24_fifo_pulled_data[23]
.sym 28964 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28965 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28966 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 28967 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28968 rx_24_fifo.rd_addr[7]
.sym 28969 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28970 w_rx_24_fifo_pulled_data[27]
.sym 28971 w_rx_24_fifo_pulled_data[19]
.sym 28972 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 28973 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2[1]
.sym 28976 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28977 w_lvds_rx_09_d0
.sym 28980 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28981 w_lvds_rx_09_d1
.sym 28982 w_rx_24_fifo_pull
.sym 28983 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I1[0]
.sym 28984 rx_24_fifo.rd_addr[6]
.sym 28985 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I0_I3[3]
.sym 28990 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28991 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28992 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28993 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28994 rx_24_fifo.rd_addr_gray_wr[4]
.sym 29000 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29001 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29002 rx_24_fifo.rd_addr_gray[3]
.sym 29006 rx_24_fifo.rd_addr_gray[4]
.sym 29010 rx_24_fifo.rd_addr_gray[6]
.sym 29014 rx_24_fifo.rd_addr_gray_wr[3]
.sym 29018 rx_24_fifo.rd_addr_gray_wr[6]
.sym 29022 rx_24_fifo.rd_addr_gray_wr[2]
.sym 29028 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 29029 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 29030 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 29031 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 29032 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 29033 w_rx_24_fifo_push
.sym 29035 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29036 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29037 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29038 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29043 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 29044 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 29045 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 29047 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29048 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29049 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29052 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 29053 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29056 rx_24_fifo.rd_addr_gray_wr_r[3]
.sym 29057 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29058 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 29059 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 29060 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 29061 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 29064 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29065 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 29066 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 29067 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29068 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 29069 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 29072 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29073 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29076 rx_24_fifo.wr_addr[0]
.sym 29077 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29080 rx_24_fifo.wr_addr[0]
.sym 29081 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 29084 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 29085 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 29091 rx_24_fifo.wr_addr[0]
.sym 29092 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 29093 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29094 rx_24_fifo.wr_addr_gray[2]
.sym 29098 rx_24_fifo.wr_addr_gray[0]
.sym 29102 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29103 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29104 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29105 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29110 rx_24_fifo.wr_addr_gray[4]
.sym 29132 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29133 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 29171 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29172 w_rx_09_fifo_full
.sym 29173 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29179 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29180 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29181 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29218 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29219 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29220 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29221 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 29222 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29223 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29224 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29225 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29228 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29229 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29232 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29233 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29236 rx_09_fifo.rd_addr[0]
.sym 29237 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29238 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29245 io_smi_data[7]$SB_IO_OUT
.sym 29248 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29249 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29250 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29254 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29261 rx_09_fifo.rd_addr[0]
.sym 29262 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29266 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29270 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29276 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 29277 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 29278 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29283 rx_09_fifo.wr_addr[0]
.sym 29288 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29289 rx_09_fifo.wr_addr[0]
.sym 29292 rx_09_fifo.wr_addr[2]
.sym 29293 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 29296 rx_09_fifo.wr_addr[3]
.sym 29297 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 29300 rx_09_fifo.wr_addr[4]
.sym 29301 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 29304 rx_09_fifo.wr_addr[5]
.sym 29305 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 29308 rx_09_fifo.wr_addr[6]
.sym 29309 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 29312 rx_09_fifo.wr_addr[7]
.sym 29313 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 29317 rx_09_fifo.wr_addr[0]
.sym 29318 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29322 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29326 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29330 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29334 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29338 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29342 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29346 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29352 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29353 w_rx_09_fifo_push
.sym 29356 rx_09_fifo.wr_addr[0]
.sym 29357 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29358 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29359 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29360 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29361 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29362 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29370 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29377 w_rx_09_fifo_full
.sym 29379 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29384 rx_09_fifo.wr_addr[2]
.sym 29385 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29388 rx_09_fifo.wr_addr[3]
.sym 29389 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 29392 rx_09_fifo.wr_addr[4]
.sym 29393 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 29396 rx_09_fifo.wr_addr[5]
.sym 29397 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 29400 rx_09_fifo.wr_addr[6]
.sym 29401 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 29404 rx_09_fifo.wr_addr[7]
.sym 29405 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 29406 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29407 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29408 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 29409 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 29411 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29415 smi_ctrl_ins.int_cnt_24[4]
.sym 29416 $PACKER_VCC_NET
.sym 29419 smi_ctrl_ins.int_cnt_24[5]
.sym 29420 $PACKER_VCC_NET
.sym 29421 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[2]
.sym 29422 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29426 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29433 rx_24_fifo.rd_addr[0]
.sym 29435 smi_ctrl_ins.int_cnt_24[4]
.sym 29436 $PACKER_VCC_NET
.sym 29437 i_smi_a2_SB_LUT4_I1_O_SB_LUT4_I3_1_I2_SB_LUT4_O_I3[1]
.sym 29443 rx_24_fifo.rd_addr[0]
.sym 29448 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29449 rx_24_fifo.rd_addr[0]
.sym 29452 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 29453 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29456 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29457 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29460 rx_24_fifo.rd_addr[4]
.sym 29461 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29464 rx_24_fifo.rd_addr[5]
.sym 29465 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29468 rx_24_fifo.rd_addr[6]
.sym 29469 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29472 rx_24_fifo.rd_addr[7]
.sym 29473 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29476 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29477 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29480 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29481 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29484 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29485 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29488 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29489 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29492 rx_24_fifo.rd_addr[0]
.sym 29493 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29496 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29497 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29498 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29504 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29505 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29506 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29507 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29508 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29509 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29516 rx_24_fifo.rd_addr[0]
.sym 29517 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29518 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29519 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29520 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29521 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 29523 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 29524 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29525 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29526 rx_24_fifo.full_o_SB_LUT4_I0_O[0]
.sym 29527 rx_24_fifo.full_o_SB_LUT4_I0_O[1]
.sym 29528 w_rx_24_fifo_push
.sym 29529 rx_24_fifo.full_o_SB_LUT4_I0_O[3]
.sym 29532 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 29533 rx_24_fifo.rd_addr[5]
.sym 29534 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29535 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29536 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29537 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29538 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 29539 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 29540 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 29541 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[3]
.sym 29542 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29546 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 29547 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 29548 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 29549 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 29550 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29554 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29558 w_rx_24_fifo_full
.sym 29559 rx_24_fifo.full_o_SB_LUT4_I0_I1[1]
.sym 29560 rx_24_fifo.full_o_SB_LUT4_I0_I1[2]
.sym 29561 rx_24_fifo.full_o_SB_LUT4_I0_I1[3]
.sym 29562 rx_24_fifo.wr_addr_gray[5]
.sym 29568 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 29569 rx_24_fifo.full_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I2[1]
.sym 29570 rx_24_fifo.rd_addr_gray[0]
.sym 29576 rx_24_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 29577 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29578 rx_24_fifo.rd_addr_gray[5]
.sym 29582 rx_24_fifo.rd_addr_gray[2]
.sym 29594 rx_24_fifo.rd_addr_gray_wr[5]
.sym 29598 rx_24_fifo.rd_addr_gray_wr[0]
.sym 29602 rx_24_fifo.wr_addr_gray[3]
.sym 29610 rx_24_fifo.wr_addr_gray[1]
.sym 29618 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29626 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29630 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29646 rx_24_fifo.rd_addr_gray[1]
.sym 29662 rx_24_fifo.rd_addr_gray_wr[1]
.sym 29730 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29731 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29732 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 29733 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29738 rx_09_fifo.wr_addr_gray_rd[6]
.sym 29742 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29743 rx_09_fifo.rd_addr[7]
.sym 29744 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29745 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 29747 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29748 rx_09_fifo.rd_addr[3]
.sym 29749 rx_09_fifo.rd_addr[4]
.sym 29752 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29753 rx_09_fifo.rd_addr[4]
.sym 29754 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29758 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29759 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29760 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29761 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29762 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29763 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29764 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29765 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29766 rx_09_fifo.wr_addr_gray_rd[4]
.sym 29770 rx_09_fifo.wr_addr_gray_rd[3]
.sym 29774 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29775 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29776 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29777 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29778 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29779 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29780 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29781 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 29783 rx_09_fifo.rd_addr[0]
.sym 29784 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29789 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 29790 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[0]
.sym 29791 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[1]
.sym 29792 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[2]
.sym 29793 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I3_O[3]
.sym 29794 rx_09_fifo.wr_addr[7]
.sym 29798 rx_09_fifo.wr_addr_gray_rd[0]
.sym 29804 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29805 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29806 rx_09_fifo.wr_addr_gray[2]
.sym 29810 rx_09_fifo.wr_addr_gray[3]
.sym 29814 rx_09_fifo.wr_addr_gray_rd[2]
.sym 29818 rx_09_fifo.wr_addr_gray[6]
.sym 29822 rx_09_fifo.wr_addr_gray[0]
.sym 29826 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29827 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29828 rx_09_fifo.rd_addr[3]
.sym 29829 io_pmod[2]$SB_IO_IN
.sym 29832 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29833 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29836 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29837 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29838 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29839 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29840 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29841 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29844 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29845 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29848 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29849 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 29852 rx_09_fifo.wr_addr[0]
.sym 29853 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29856 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 29857 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29858 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29859 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29860 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29861 rx_09_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29862 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29863 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29864 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29865 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29866 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 29872 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29873 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29874 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29878 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 29882 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29883 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29884 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29885 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29886 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 29887 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29888 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29889 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29890 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29891 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 29892 w_rx_09_fifo_push
.sym 29893 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29896 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 29897 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29898 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29899 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29900 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29901 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29902 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29903 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29904 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 29905 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 29906 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29907 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29908 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29909 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29914 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 29915 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 29916 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 29917 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 29920 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29921 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29928 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29929 w_rx_24_fifo_pull
.sym 29936 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 29937 w_rx_09_fifo_data[0]
.sym 29954 w_rx_24_fifo_empty
.sym 29958 w_rx_09_fifo_full
.sym 29962 io_pmod[2]$SB_IO_IN
.sym 29970 w_rx_24_fifo_full
.sym 29983 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 29984 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29985 rx_24_fifo.rd_addr[4]
.sym 29990 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29994 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 29995 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 29996 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 29997 rx_24_fifo.empty_o_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 29998 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30003 w_tx_data_smi[2]
.sym 30004 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30005 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30006 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30014 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30018 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30019 rx_24_fifo.rd_addr[4]
.sym 30020 rx_24_fifo.rd_addr[5]
.sym 30021 w_rx_24_fifo_empty
.sym 30026 w_ioc[2]
.sym 30027 w_ioc[1]
.sym 30028 w_ioc[0]
.sym 30029 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 30033 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E[3]
.sym 30035 w_rx_24_fifo_pull
.sym 30036 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[1]
.sym 30037 smi_ctrl_ins.r_fifo_24_pull_SB_LUT4_I1_I2[2]
.sym 30038 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30039 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30040 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30041 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30042 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 30043 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30044 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 30045 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 30047 rx_24_fifo.empty_o_SB_LUT4_I3_O[0]
.sym 30048 rx_24_fifo.empty_o_SB_LUT4_I3_O[1]
.sym 30049 rx_24_fifo.empty_o_SB_LUT4_I3_O[2]
.sym 30062 r_tx_data[1]
.sym 30069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 30072 w_rx_24_fifo_empty
.sym 30073 io_pmod[2]$SB_IO_IN
.sym 30076 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 30077 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30086 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30090 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30097 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30098 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 30117 w_cs[0]
.sym 30130 $PACKER_VCC_NET
.sym 30147 sys_ctrl_ins.reset_count[0]
.sym 30152 sys_ctrl_ins.reset_count[1]
.sym 30154 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30156 sys_ctrl_ins.reset_count[2]
.sym 30157 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30158 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30160 sys_ctrl_ins.reset_count[3]
.sym 30161 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30164 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30165 sys_ctrl_ins.reset_cmd
.sym 30169 sys_ctrl_ins.reset_count[0]
.sym 30170 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30172 sys_ctrl_ins.reset_count[1]
.sym 30173 sys_ctrl_ins.reset_count[0]
.sym 30174 sys_ctrl_ins.reset_count[3]
.sym 30175 sys_ctrl_ins.reset_count[1]
.sym 30176 sys_ctrl_ins.reset_count[2]
.sym 30177 sys_ctrl_ins.reset_count[0]
.sym 30214 $PACKER_GND_NET
.sym 30237 sys_ctrl_ins.reset_cmd
.sym 30240 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30241 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 30242 i_sck$SB_IO_IN
.sym 30250 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30276 i_smi_a3$SB_IO_IN
.sym 30277 w_smi_data_output[3]
.sym 30278 spi_if_ins.spi.SCKr[0]
.sym 30282 rx_09_fifo.wr_addr_gray[1]
.sym 30286 rx_09_fifo.wr_addr_gray[4]
.sym 30290 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30294 rx_09_fifo.wr_addr_gray[5]
.sym 30298 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30318 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30328 i_smi_a3$SB_IO_IN
.sym 30329 w_smi_data_output[5]
.sym 30332 i_ss$SB_IO_IN
.sym 30333 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 30336 i_smi_a3$SB_IO_IN
.sym 30337 w_smi_data_output[4]
.sym 30339 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30343 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30344 $PACKER_VCC_NET
.sym 30347 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30348 $PACKER_VCC_NET
.sym 30349 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30351 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30352 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30353 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30355 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30356 $PACKER_VCC_NET
.sym 30357 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30361 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30362 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30363 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30364 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30365 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30367 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30368 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30369 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30370 spi_if_ins.spi.r_tx_byte[2]
.sym 30371 spi_if_ins.spi.r_tx_byte[6]
.sym 30372 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30373 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30374 spi_if_ins.r_tx_byte[4]
.sym 30378 spi_if_ins.r_tx_byte[6]
.sym 30382 spi_if_ins.r_tx_byte[1]
.sym 30386 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30387 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30388 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30389 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30390 spi_if_ins.spi.r_tx_byte[3]
.sym 30391 spi_if_ins.spi.r_tx_byte[7]
.sym 30392 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30393 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30394 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30395 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30396 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30397 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30398 spi_if_ins.spi.r_tx_byte[1]
.sym 30399 spi_if_ins.spi.r_tx_byte[5]
.sym 30400 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30401 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30402 spi_if_ins.r_tx_byte[7]
.sym 30406 spi_if_ins.r_tx_byte[2]
.sym 30410 spi_if_ins.r_tx_byte[0]
.sym 30414 spi_if_ins.r_tx_byte[5]
.sym 30422 spi_if_ins.r_tx_byte[3]
.sym 30438 r_tx_data[0]
.sym 30446 w_ioc[1]
.sym 30447 w_ioc[4]
.sym 30448 w_ioc[3]
.sym 30449 w_ioc[2]
.sym 30450 r_tx_data[5]
.sym 30458 r_tx_data[6]
.sym 30466 w_tx_data_sys[0]
.sym 30467 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 30468 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30469 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 30470 w_cs[0]
.sym 30471 w_cs[1]
.sym 30472 w_cs[2]
.sym 30473 w_cs[3]
.sym 30474 w_cs[0]
.sym 30475 w_cs[1]
.sym 30476 w_cs[3]
.sym 30477 w_cs[2]
.sym 30478 w_cs[0]
.sym 30479 w_cs[2]
.sym 30480 w_cs[3]
.sym 30481 w_cs[1]
.sym 30500 spi_if_ins.state_if[0]
.sym 30501 spi_if_ins.state_if[1]
.sym 30502 r_tx_data[7]
.sym 30508 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 30509 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30510 w_tx_data_smi[0]
.sym 30511 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30512 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30513 w_tx_data_io[0]
.sym 30514 r_tx_data[2]
.sym 30522 r_tx_data[3]
.sym 30526 r_tx_data[4]
.sym 30530 w_tx_data_smi[1]
.sym 30531 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30532 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30533 w_tx_data_io[1]
.sym 30538 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 30539 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 30540 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30541 w_cs[1]
.sym 30543 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30544 w_tx_data_io[7]
.sym 30545 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30548 io_ctrl_ins.i_cs_SB_LUT4_I3_O[0]
.sym 30549 w_fetch
.sym 30552 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30553 w_tx_data_io[4]
.sym 30555 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30556 w_tx_data_io[2]
.sym 30557 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[2]
.sym 30558 w_tx_data_smi[3]
.sym 30559 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30560 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30561 w_tx_data_io[3]
.sym 30562 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 30563 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30564 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 30565 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 30566 o_ldo_2v8_en$SB_IO_OUT
.sym 30567 i_button_SB_LUT4_I3_I1[2]
.sym 30568 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 30569 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 30570 io_ctrl_ins.pmod_dir_state[3]
.sym 30571 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30572 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30573 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30576 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 30577 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 30578 io_ctrl_ins.o_pmod[1]
.sym 30579 i_button_SB_LUT4_I3_I1[1]
.sym 30580 i_button_SB_LUT4_I3_I1[2]
.sym 30581 o_led1$SB_IO_OUT
.sym 30582 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 30583 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30584 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 30585 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 30586 i_config[1]$SB_IO_IN
.sym 30587 i_button_SB_LUT4_I3_I1[2]
.sym 30588 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30589 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30590 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30591 io_ctrl_ins.pmod_dir_state[2]
.sym 30592 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 30593 io_ctrl_ins.rf_mode[0]
.sym 30595 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 30596 w_cs[0]
.sym 30597 w_fetch
.sym 30600 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30601 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30602 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 30611 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 30612 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30613 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30614 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 30615 io_ctrl_ins.debug_mode[0]
.sym 30616 i_button_SB_LUT4_I3_I1[2]
.sym 30617 o_led0$SB_IO_OUT
.sym 30619 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30620 i_button_SB_LUT4_I3_I1[2]
.sym 30621 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30623 w_fetch
.sym 30624 w_load
.sym 30625 w_cs[1]
.sym 30638 w_rx_data[1]
.sym 30642 w_rx_data[2]
.sym 30650 w_rx_data[0]
.sym 30658 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30690 w_rx_data[0]
.sym 30698 w_rx_data[2]
.sym 30714 w_rx_data[1]
.sym 30755 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30760 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30764 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30765 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 30772 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30773 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30777 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30795 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30796 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30797 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30799 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30800 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30801 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30802 rx_09_fifo.rd_addr_gray_wr[5]
.sym 30806 rx_09_fifo.rd_addr_gray_wr[3]
.sym 30810 rx_09_fifo.rd_addr_gray[5]
.sym 30814 rx_09_fifo.rd_addr_gray[3]
.sym 30818 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30822 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30830 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30834 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30838 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30842 i_mosi$SB_IO_IN
.sym 30846 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30850 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30854 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30858 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30862 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30866 i_mosi$SB_IO_IN
.sym 30873 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30874 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30878 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30882 spi_if_ins.spi.r_rx_byte[2]
.sym 30886 spi_if_ins.spi.r_rx_byte[6]
.sym 30890 spi_if_ins.spi.r_rx_byte[3]
.sym 30894 spi_if_ins.spi.r_rx_byte[1]
.sym 30898 spi_if_ins.spi.r_rx_byte[7]
.sym 30902 spi_if_ins.spi.r_rx_byte[4]
.sym 30906 spi_if_ins.spi.r_rx_byte[0]
.sym 30910 spi_if_ins.spi.r_rx_byte[5]
.sym 30915 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30916 w_tx_data_io[5]
.sym 30917 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30928 smi_ctrl_ins.o_data_out_SB_LUT4_I1_O[0]
.sym 30929 w_tx_data_io[6]
.sym 30952 spi_if_ins.w_rx_data[6]
.sym 30953 spi_if_ins.w_rx_data[5]
.sym 30957 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 30964 spi_if_ins.w_rx_data[5]
.sym 30965 spi_if_ins.w_rx_data[6]
.sym 30968 spi_if_ins.w_rx_data[5]
.sym 30969 spi_if_ins.w_rx_data[6]
.sym 30978 i_smi_a1_SB_LUT4_I1_O[2]
.sym 30979 w_ioc[1]
.sym 30980 w_cs[2]
.sym 30981 w_fetch
.sym 30984 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30985 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30989 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 30996 spi_if_ins.w_rx_data[5]
.sym 30997 spi_if_ins.w_rx_data[6]
.sym 31000 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31001 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31003 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31004 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31005 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31010 spi_if_ins.w_rx_data[4]
.sym 31014 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 31019 w_ioc[2]
.sym 31020 w_ioc[4]
.sym 31021 w_ioc[3]
.sym 31022 spi_if_ins.w_rx_data[2]
.sym 31026 w_cs[0]
.sym 31027 w_cs[1]
.sym 31028 w_cs[2]
.sym 31029 w_cs[3]
.sym 31030 spi_if_ins.w_rx_data[3]
.sym 31034 spi_if_ins.w_rx_data[0]
.sym 31038 spi_if_ins.w_rx_data[1]
.sym 31043 w_ioc[1]
.sym 31044 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 31045 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31047 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 31048 w_ioc[0]
.sym 31049 w_ioc[1]
.sym 31050 w_rx_data[0]
.sym 31054 w_rx_data[3]
.sym 31058 w_rx_data[4]
.sym 31062 w_rx_data[2]
.sym 31066 w_rx_data[1]
.sym 31070 w_cs[1]
.sym 31071 w_cs[2]
.sym 31072 w_cs[3]
.sym 31073 w_cs[0]
.sym 31074 io_ctrl_ins.o_pmod[3]
.sym 31075 i_button_SB_LUT4_I3_I1[1]
.sym 31076 i_button_SB_LUT4_I3_I1[2]
.sym 31077 i_config[0]$SB_IO_IN
.sym 31078 w_rx_data[5]
.sym 31082 w_rx_data[7]
.sym 31086 w_rx_data[3]
.sym 31090 w_rx_data[0]
.sym 31095 w_ioc[0]
.sym 31096 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 31097 w_ioc[1]
.sym 31098 w_rx_data[1]
.sym 31102 w_rx_data[4]
.sym 31106 io_ctrl_ins.o_pmod[4]
.sym 31107 o_tr_vc1_b$SB_IO_OUT
.sym 31108 w_ioc[0]
.sym 31109 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31110 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31111 io_ctrl_ins.pmod_dir_state[4]
.sym 31112 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 31113 io_ctrl_ins.rf_mode[2]
.sym 31116 w_ioc[0]
.sym 31117 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31118 w_fetch
.sym 31119 w_load
.sym 31120 i_button_SB_LUT4_I3_I1[1]
.sym 31121 w_cs[0]
.sym 31123 w_ioc[1]
.sym 31124 w_ioc[0]
.sym 31125 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[1]
.sym 31128 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31129 w_ioc[0]
.sym 31130 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31134 io_ctrl_ins.o_pmod[0]
.sym 31135 io_ctrl_ins.mixer_en_state
.sym 31136 w_ioc[0]
.sym 31137 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31138 w_rx_data[4]
.sym 31142 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 31143 o_shdn_rx_lna$SB_IO_OUT
.sym 31144 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 31145 io_ctrl_ins.debug_mode[1]
.sym 31152 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 31153 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31154 w_rx_data[5]
.sym 31158 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 31159 o_tr_vc2$SB_IO_OUT
.sym 31160 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[0]
.sym 31161 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31162 w_rx_data[3]
.sym 31166 io_ctrl_ins.o_pmod[2]
.sym 31167 o_shdn_tx_lna$SB_IO_OUT
.sym 31168 w_ioc[0]
.sym 31169 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31170 w_rx_data[7]
.sym 31180 io_ctrl_ins.rf_mode[0]
.sym 31181 io_ctrl_ins.rf_mode[2]
.sym 31182 w_rx_data[0]
.sym 31193 io_ctrl_ins.rf_mode[0]
.sym 31198 w_rx_data[6]
.sym 31214 w_rx_data[2]
.sym 31218 w_rx_data[1]
.sym 31266 spi_if_ins.spi.r_rx_done
.sym 31273 i_ss$SB_IO_IN
.sym 31284 spi_if_ins.spi.r3_rx_done
.sym 31285 spi_if_ins.spi.r2_rx_done
.sym 31286 spi_if_ins.spi.r2_rx_done
.sym 31306 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 31318 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 31341 smi_ctrl_ins.r_fifo_09_pull_SB_LUT4_I3_O
.sym 31346 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31378 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 31384 i_ss$SB_IO_IN
.sym 31385 spi_if_ins.r_tx_data_valid
.sym 31422 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31439 spi_if_ins.r_tx_byte[7]
.sym 31440 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31441 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31469 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 31482 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31491 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31492 spi_if_ins.state_if[1]
.sym 31493 spi_if_ins.state_if[0]
.sym 31498 spi_if_ins.w_rx_data[6]
.sym 31503 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 31504 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31505 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31506 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31507 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31508 spi_if_ins.state_if[0]
.sym 31509 spi_if_ins.state_if[1]
.sym 31511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31512 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 31513 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 31515 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31516 spi_if_ins.state_if[0]
.sym 31517 spi_if_ins.state_if[1]
.sym 31519 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 31520 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 31521 spi_if_ins.state_if_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 31522 spi_if_ins.w_rx_data[1]
.sym 31526 spi_if_ins.w_rx_data[5]
.sym 31530 spi_if_ins.w_rx_data[0]
.sym 31534 spi_if_ins.w_rx_data[4]
.sym 31542 spi_if_ins.w_rx_data[3]
.sym 31546 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 31550 spi_if_ins.w_rx_data[2]
.sym 31558 w_rx_data[5]
.sym 31562 w_rx_data[6]
.sym 31566 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31567 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31568 spi_if_ins.state_if[0]
.sym 31569 spi_if_ins.state_if[1]
.sym 31570 w_rx_data[7]
.sym 31574 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31575 io_ctrl_ins.pmod_dir_state[6]
.sym 31576 i_button_SB_LUT4_I3_I1[2]
.sym 31577 i_config[3]$SB_IO_IN
.sym 31589 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31591 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31592 spi_if_ins.state_if[0]
.sym 31593 spi_if_ins.state_if[1]
.sym 31596 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31597 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31598 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31599 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31600 spi_if_ins.state_if[0]
.sym 31601 spi_if_ins.state_if[1]
.sym 31602 i_button_SB_LUT4_I3_I1[0]
.sym 31603 i_button_SB_LUT4_I3_I1[1]
.sym 31604 i_button_SB_LUT4_I3_I1[2]
.sym 31605 i_button$SB_IO_IN
.sym 31606 o_rx_h_tx_l$SB_IO_OUT
.sym 31607 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 31608 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31609 io_ctrl_ins.pmod_dir_state[7]
.sym 31610 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31611 io_ctrl_ins.pmod_dir_state[5]
.sym 31612 i_button_SB_LUT4_I3_I1[1]
.sym 31613 io_ctrl_ins.o_pmod[5]
.sym 31614 spi_if_ins.state_if_SB_DFFESR_Q_1_D[0]
.sym 31615 spi_if_ins.state_if_SB_DFFESR_Q_1_D[1]
.sym 31616 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 31617 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 31618 o_tr_vc1$SB_IO_OUT
.sym 31619 sys_ctrl_ins.o_data_out_SB_DFFE_Q_D[1]
.sym 31620 i_button_SB_LUT4_I3_I1[2]
.sym 31621 i_config[2]$SB_IO_IN
.sym 31626 w_rx_data[4]
.sym 31630 w_rx_data[3]
.sym 31648 i_button_SB_LUT4_I3_I1[1]
.sym 31649 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31650 io_ctrl_ins.debug_mode[0]
.sym 31651 io_ctrl_ins.rf_mode[2]
.sym 31652 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31653 io_ctrl_ins.debug_mode[1]
.sym 31654 io_ctrl_ins.o_pmod[6]
.sym 31655 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31656 w_ioc[0]
.sym 31657 io_ctrl_ins.i_cs_SB_LUT4_I3_I0[0]
.sym 31662 w_rx_data[6]
.sym 31668 io_ctrl_ins.debug_mode[0]
.sym 31669 io_ctrl_ins.debug_mode[1]
.sym 31670 w_rx_data[2]
.sym 31682 io_ctrl_ins.rf_pin_state[0]
.sym 31683 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31684 io_ctrl_ins.rf_mode[2]
.sym 31685 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31686 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31687 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31688 io_ctrl_ins.rf_pin_state[4]
.sym 31689 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31691 io_ctrl_ins.rf_pin_state[7]
.sym 31692 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31693 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31694 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31695 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31696 io_ctrl_ins.rf_pin_state[5]
.sym 31697 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31698 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31699 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31700 io_ctrl_ins.rf_mode[0]
.sym 31701 io_ctrl_ins.rf_mode[2]
.sym 31703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31704 io_ctrl_ins.rf_pin_state[6]
.sym 31705 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31706 io_ctrl_ins.rf_pin_state[3]
.sym 31707 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31708 io_ctrl_ins.rf_mode[2]
.sym 31709 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31715 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31716 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31717 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31738 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31739 io_ctrl_ins.rf_mode[2]
.sym 31740 io_ctrl_ins.rf_pin_state[2]
.sym 31741 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32022 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 32085 io_ctrl_ins.led0_state_SB_LUT4_I3_I0[1]
.sym 32092 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 32093 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 32116 i_button_SB_LUT4_I3_O[0]
.sym 32117 i_button_SB_LUT4_I3_O[1]
.sym 32128 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 32129 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 32480 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32481 io_pmod[5]$SB_IO_IN
.sym 32504 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 32505 io_pmod[4]$SB_IO_IN
.sym 32549 r_counter[0]
.sym 32729 o_rx_h_tx_l_b$SB_IO_OUT
