<!doctype html>
<html lang="en">

	<head>
		<meta charset="utf-8">

		<title>Projet système informatique</title>

		<meta name="description" content="Slide utilisant reveal.js">
		<meta name="author" content="David Livet - Jérémie Boutoille">

		<meta name="apple-mobile-web-app-capable" content="yes" />
		<meta name="apple-mobile-web-app-status-bar-style" content="black-translucent" />

		<meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, minimal-ui">

		<link rel="stylesheet" href="css/reveal.css">
		<link rel="stylesheet" href="css/theme/beige.css" id="theme">

		<!-- Code syntax highlighting -->
		<link rel="stylesheet" href="lib/css/zenburn.css">

		<!-- Printing and PDF exports -->
		<script>
			var link = document.createElement( 'link' );
			link.rel = 'stylesheet';
			link.type = 'text/css';
			link.href = window.location.search.match( /print-pdf/gi ) ? 'css/print/pdf.css' : 'css/print/paper.css';
			document.getElementsByTagName( 'head' )[0].appendChild( link );
		</script>

		<style type="text/css">
		body {
            background-image: url(./images/grid_masked_dark.png);
            background-attachment: fixed;
            background-position: center;
        }

        .reveal section img {
            background: none;
            border: none;
            text-decoration: none;
            box-shadow: none;
            vertical-align: middle;
        }

		</style>

		<!--[if lt IE 9]>
		<script src="lib/js/html5shiv.js"></script>
		<![endif]-->
	</head>

	<body>

		<div class="reveal">

			<!-- Any section element inside of this container is displayed as a slide -->
			<div class="slides">
				<section style="text-align: left;">
					<h1>Projet système info</h1>
					<h3></h3>
					<p>
						<small>David LIVET - Jérémie BOUTOILLE</small><br>
							<small>Juin 2015</small>
					</p>
				</section>

				<section>
					<h2>Agenda</h2>

					<p>Spécificités de notre :</p>

					<ol>
						<li>Compilateur</li>
						<li>Interpréteur</li>
						<li>Microprocesseur</li>
					</ol>

				</section>

				<section>
					<h1>Compilateur</h1>
				</section>

				<section>

					<section>
						<h2>Instruction manager</h2>
						<p class="fragment">
							Petite librairie pour gérer les instructions émises.<br/>
							Les instructions sont placées dans une liste chainée.
						</p>
					</section>

					<section>
						<h2>Instruction manager</h2>
					<pre><code data-trim class="c">
int main(int argc, char const *argv[])
{
	instr_manager_init();
	instr_emit_afc(1, 10);
	instr_emit_afc(2, 10);
	instr_emit_add(1, 1, 2);
	instr_emit_pri(1);
	instr_manager_print_textual();
	return 0;
}
					</code></pre>

						<pre class="fragment"><code data-trim class="x86asm">
afc [$1], 10
afc [$2], 10
add [$1], [$1], [$2]
pri [$1]
						</code></pre>

					</section>

				</section>

				<section>

					<section>
						<h2>Labels, conditions et boucles</h2>
					</section>

					<section>
						<h2>Labels</h2>
						<p class="fragment">Instruction &laquo;virtuelle&raquo;. Pas compilé, pas executé.</p>

						<pre class="fragment"><code data-trim class="c">
int label_ref = label_add("main");
instr_emit_label(label_ref);
instr_emit_afc(1, 10);
instr_emit_afc(2, 10);
instr_emit_add(1, 1, 2);
instr_emit_pri(1);
instr_emit_jmp(label_ref);
						</code></pre>

						<pre class="fragment"><code data-trim class="x86asm">
main:
	afc [$1], 10
	afc [$2], 10
	add [$1], [$1], [$2]
	pri [$1]
	jmp main
						</code></pre>

						<pre class="fragment"><code data-trim class="x86asm">
afc [$1], 10
afc [$2], 10
add [$1], [$1], [$2]
pri [$1]
jmp -4
						</code></pre>

					</section>

					<section>
						<h2>Conditions et boucles</h2>
						<p class="fragment">
							Utilisation des règles uniquement, <b>pas de liste !</b><br/>
						</p>

							<pre class="fragment"><code data-trim class="c">
If : tIF tPARENT_OPEN Condition tPARENT_CLOSE BlocOp
Else : tELSE BlocOp
IfElse : If
       | If Else
Condition : ExprArith ComparaisonOperator ExprArith
							</code></pre>
					</section>

                    <section>
                        <h2>Conditions et boucles</h2>
                        <p>
                            Utilisation des règles uniquement, <b>pas de liste !</b><br/>
                        </p>

                            <pre><code data-trim class="c">
If : tIF tPARENT_OPEN Condition tPARENT_CLOSE BlocOp
Else : tELSE BlocOp
IfElse : If
       | If Else
Condition : ExprArith ComparaisonOperator ExprArith
          {
             $$ = get_label();
             instr_emit_jmf(x, $$);
          }
                            </code></pre>
                    </section>

                    <section>
                        <h2>Conditions et boucles</h2>
                        <p>
                            Utilisation des règles uniquement, <b>pas de liste !</b><br/>
                        </p>
                            <pre><code data-trim class="c">
If : tIF tPARENT_OPEN Condition tPARENT_CLOSE BlocOp
   {
        $$ = get_label();
        instr_emit_jmp($$);
        instr_emit_label($3);
   }
Else : tELSE BlocOp
IfElse : If
       | If Else
Condition : ExprArith ComparaisonOperator ExprArith
          {
             $$ = get_label();
             instr_emit_jmf(x, $$);
          }
                            </code></pre>
                    </section>

                    <section>
                        <h2>Conditions et boucles</h2>
                        <p>
                            Utilisation des règles uniquement, <b>pas de liste !</b><br/>
                        </p>

                        <pre><code data-trim class="c">
If : tIF tPARENT_OPEN Condition tPARENT_CLOSE BlocOp
   {
        $$ = get_label();
        instr_emit_jmp($$);
        instr_emit_label($3);
   }
Else : tELSE BlocOp
IfElse : If { instr_emit_label($1); }
       | If Else { instr_emit_label($1); }
Condition : ExprArith ComparaisonOperator ExprArith
          {
             $$ = get_label();
             instr_emit_jmf(x, $$);
          }
                        </code></pre>

                        <pre class="fragment"><code data-trim class="c">
jmf ConditionLabel
    CorpsIf
jmp IfLabel
ConditionLabel
    CorpsElse
IfLabel
                        </code></pre>
                    </section>

					<section>
						<h2>Conditions et boucles</h2>
						<p>Même fonctionnement pour les boucles</p>
						<pre><code data-trim class="c">
BeginLabel
jmf ConditionLabel
	CorpsBoucle
	jmp BeginLabel
ConditionLabel
						</code></pre>
					</section>

				</section>


				<section>

					<section>
						<h2>Stack frame et fonctions</h2>
					</section>

					<section>
						<h2>Fonctions</h2>
						<ul>
							<li class="fragment">Table de symboles de fonctions</li>
							<li class="fragment">Un symbole de fonction contient :
								<ul>
									<li>Une table de symboles de paramètres</li>
									<li>Une table de symboles de variables locales</li>
									<li>Nom de la fonction</li>
								</ul>
							</li>
							<li class="fragment">Ajout de trois registres :
								<ul>
									<li><b>sp</b> : stack pointer</li>
									<li><b>bp</b> : base pointer</li>
									<li><b>rt</b> : retour de la fonction</li>
								</ul>
							</li>
							<li class="fragment">Variables locales adressées par rapport à <b>bp</b></li>
						</ul>
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img class="fragment" src="images/stack-1.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-2.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-3.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-4.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-5.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-6.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-7.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-8.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-9.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-10.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-11.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-12.svg">
					</section>

					<section data-transition="none">
						<h2>Stack frame</h2>
						<img src="images/stack-13.svg">
					</section>
				</section>


				<section>

                    <section>
                        <h1>Interpréteur</h1>
                    </section>

                    <section>
                        <h2>Fonctionnement</h2>
                        <ul>
                            <li class="fragment">Parse un fichier généré par le compilateur</li>
                            <li class="fragment">Emet les instructions lues dans l'instruction manager</li>
                            <li class="fragment">Interprète les instructions une à une</li>
                        </ul>
                    </section>

                    <section>
                        <h2>Démo</h2>
                        <a href="https://asciinema.org/a/5zpnrdxh33qibynuy6uyjpv9c" target="_blank"><img src="https://asciinema.org/a/5zpnrdxh33qibynuy6uyjpv9c.png" width="908"/></a>
                    </section>
				</section>

				<section>

                    <section>
					   <h1>Micro-processeur</h1>
                    </section>

                    <section>
                        <h2>Le projet</h2>
												<ul>
                            <li>Architecture en cores</li>
                            <li>Entièrement en ligne de commande</li>
                        </ul>
                    </section>

                    <section>
                        <h2>Gestion des aléas</h2>
												<ul>
                            <li >Lorsque 2 instructions consécutives sont dépendantes :

												</ul>
		                        <pre><code data-trim class="asm">
AFC R0 1
COP R0 R1
														 </code></pre>

														<ul>
                            <li>Controle : sur les pipeline 2 et 3</li>
                            <li>Action : injection de <code>NOP</code> sur le premier pipeline</li>
                        </ul>
                    </section>

                    <section>
                        <h2>Tests fonctionnels</h2>
												<p>Micro-processeur sans la gestion d'aléas</p>
												<pre><code data-trim class="vhdl">
signal words : word_list := (
		0 => x"06001000", -- AFC R0 0x10
		1 => x"00000000", -- NOP
		2 => x"00000000", -- NOP
		3 => x"08000000", -- STORE R0 @0
		4 => x"06010100", -- APC R1 0x01
		5 => x"00000000", -- NOP
		6 => x"00000000", -- NOP
		7 => x"01000001", -- ADD R0 R0 R1
		8 => x"09000000", -- PRI R0
		others => x"00000000");
												</code></pre>
                    </section>

                    <section>
                        <h2>Tests fonctionnels</h2>


												<img src="images/boubi.png">
                    </section>

                    <section>
                        <h2>Tests temporels</h2>

												<img src="images/bouba.png">
<pre><code>Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.759ns (frequency: 114.174MHz)
  Total number of paths / destination ports: 130282 / 3470
-------------------------------------------------------------------------
Delay:               8.759ns (Levels of Logic = 9)
  Source:            exmem/OP_out_6 (FF)
  Destination:       ram1/sortie_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: exmem/OP_out_6 to ram1/sortie_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.864  exmem/OP_out_6 (exmem/OP_out_6)
     LUT4:I0->O            3   0.203   0.651  out_exmem_OP[7]_GND_4_o_equal_22_o<7>11 (out_exmem_OP[7]_GND_4_o_equal_22_o<7>1)
     LUT5:I4->O          280   0.205   2.070  out_exmem_OP[7]_GND_4_o_equal_22_o<7>1 (out_exmem_OP[7]_GND_4_o_equal_22_o)
     LUT3:I2->O          512   0.205   2.195  Mmux_mux_ram_in11 (mux_ram_in<0>)
     LUT6:I4->O            1   0.203   0.000  ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_113 (ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_113)
     MUXF7:I1->O           1   0.140   0.000  ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_10_f7_1 (ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_10_f72)
     MUXF8:I1->O           1   0.152   0.827  ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_9_f8_0 (ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_9_f81)
     LUT6:I2->O            1   0.203   0.000  ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_4 (ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_4)
     MUXF7:I1->O           1   0.140   0.000  ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_3_f7 (ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_3_f7)
     MUXF8:I1->O           1   0.152   0.000  ram1/Mmux_addr[8]_X_12_o_wide_mux_1_OUT_2_f8 (ram1/addr[8]_X_12_o_wide_mux_1_OUT<0>)
     FDE:D                     0.102          ram1/sortie_0
    ----------------------------------------
    Total                      8.759ns (2.152ns logic, 6.607ns route)
                                       (24.6% logic, 75.4% route)
		</code></pre>
                    </section>

				</section>


				<section>
                    <section>
					   <h1>Ouverture</h1>
				    </section>

<!--                     <section>
                        <h2>Conclusion</h2>
                        <p>
                            Compilateur bien plus avancé que le microprocesseur.
                            Microprocesseur : terminer les aléas, faire les jumps, le rendre compatible avec les nouvelles instructions
                        </p>
                    </section> -->

                    <section>
                        <h2>Compilateur JIT</h2>
                        <p>L'instruction manager rapproche le compilateur d'un JIT</p>
                        <p>Essayer d'intégrer Nanojit au compilateur : émettre du Nanojit LIR (Low-level Intermediate Representation)</p>
                    </section>

                </section>



				<section>
					<h1 style="text-align:right;">Question ?</h1>
                    <h2 style="text-align:left;">Merci !</h2>
				</section>

			</div>

		</div>

		<script src="lib/js/head.min.js"></script>
		<script src="js/reveal.js"></script>

		<script>

			// Full list of configuration options available at:
			// https://github.com/hakimel/reveal.js#configuration
			Reveal.initialize({
				controls: false,
				progress: true,
				history: true,
				center: true,
				slideNumber: true,
			  transition: 'none',

				// Optional reveal.js plugins
				dependencies: [
					{ src: 'lib/js/classList.js', condition: function() { return !document.body.classList; } },
					{ src: 'plugin/markdown/marked.js', condition: function() { return !!document.querySelector( '[data-markdown]' ); } },
					{ src: 'plugin/markdown/markdown.js', condition: function() { return !!document.querySelector( '[data-markdown]' ); } },
					{ src: 'plugin/highlight/highlight.js', async: true, condition: function() { return !!document.querySelector( 'pre code' ); }, callback: function() { hljs.initHighlightingOnLoad(); } },
					{ src: 'plugin/zoom-js/zoom.js', async: true },
					{ src: 'plugin/notes/notes.js', async: true }
				]
			});

		</script>

	</body>
</html>
