[2025-09-17 01:56:41] START suite=qualcomm_srv trace=srv30_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv30_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2575632 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4999165 heartbeat IPC: 4.126 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4999165 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4999165 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13317380 heartbeat IPC: 1.202 cumulative IPC: 1.202 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21620871 heartbeat IPC: 1.204 cumulative IPC: 1.203 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29909301 heartbeat IPC: 1.207 cumulative IPC: 1.204 (Simulation time: 00 hr 04 min 29 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38176270 heartbeat IPC: 1.21 cumulative IPC: 1.206 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46408542 heartbeat IPC: 1.215 cumulative IPC: 1.207 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 54718854 heartbeat IPC: 1.203 cumulative IPC: 1.207 (Simulation time: 00 hr 07 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv30_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 63065278 heartbeat IPC: 1.198 cumulative IPC: 1.206 (Simulation time: 00 hr 08 min 46 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 71393838 heartbeat IPC: 1.201 cumulative IPC: 1.205 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 79704809 heartbeat IPC: 1.203 cumulative IPC: 1.205 (Simulation time: 00 hr 10 min 52 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 83024438 cumulative IPC: 1.204 (Simulation time: 00 hr 12 min 01 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 83024438 cumulative IPC: 1.204 (Simulation time: 00 hr 12 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv30_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.204 instructions: 100000003 cycles: 83024438
CPU 0 Branch Prediction Accuracy: 92.68% MPKI: 12.99 Average ROB Occupancy at Mispredict: 30.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08592
BRANCH_INDIRECT: 0.3706
BRANCH_CONDITIONAL: 11.16
BRANCH_DIRECT_CALL: 0.4215
BRANCH_INDIRECT_CALL: 0.5456
BRANCH_RETURN: 0.4065


====Backend Stall Breakdown====
ROB_STALL: 5870
LQ_STALL: 0
SQ_STALL: 53671


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 405.5
REPLAY_LOAD: 102.5
NON_REPLAY_LOAD: 3.047081

== Total ==
ADDR_TRANS: 811
REPLAY_LOAD: 205
NON_REPLAY_LOAD: 4854

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 1593

cpu0->cpu0_STLB TOTAL        ACCESS:    2122067 HIT:    2121382 MISS:        685 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2122067 HIT:    2121382 MISS:        685 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 133.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9481746 HIT:    8771075 MISS:     710671 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7750487 HIT:    7076648 MISS:     673839 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580466 HIT:     549533 MISS:      30933 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1149558 HIT:    1144432 MISS:       5126 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1235 HIT:        462 MISS:        773 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15844167 HIT:    7718747 MISS:    8125420 MSHR_MERGE:    2011763
cpu0->cpu0_L1I LOAD         ACCESS:   15844167 HIT:    7718747 MISS:    8125420 MSHR_MERGE:    2011763
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30577364 HIT:   26700160 MISS:    3877204 MSHR_MERGE:    1658642
cpu0->cpu0_L1D LOAD         ACCESS:   16694128 HIT:   14569864 MISS:    2124264 MSHR_MERGE:     487434
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13881851 HIT:   12130179 MISS:    1751672 MSHR_MERGE:    1171175
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1385 HIT:        117 MISS:       1268 MSHR_MERGE:         33
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12987754 HIT:   10698464 MISS:    2289290 MSHR_MERGE:    1157760
cpu0->cpu0_ITLB LOAD         ACCESS:   12987754 HIT:   10698464 MISS:    2289290 MSHR_MERGE:    1157760
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.017 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29060557 HIT:   27726929 MISS:    1333628 MSHR_MERGE:     343092
cpu0->cpu0_DTLB LOAD         ACCESS:   29060557 HIT:   27726929 MISS:    1333628 MSHR_MERGE:     343092
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.093 cycles
cpu0->LLC TOTAL        ACCESS:     774639 HIT:     764378 MISS:      10261 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     673839 HIT:     663872 MISS:       9967 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      30933 HIT:      30900 MISS:         33 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      69094 HIT:      69093 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        773 HIT:        513 MISS:        260 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         73
  ROW_BUFFER_MISS:      10187
  AVG DBUS CONGESTED CYCLE: 2.995
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6919

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       548560       543441        57707          731
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           43           57           26
  STLB miss resolved @ L2C                0           39          222          255           25
  STLB miss resolved @ LLC                0           26          195          363           37
  STLB miss resolved @ MEM                0            0           69          140          137

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200113        49815      1568210       102469           14
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            5            7
  STLB miss resolved @ L2C                0            1            0            1            0
  STLB miss resolved @ LLC                0            3            3           16            8
  STLB miss resolved @ MEM                0            0            2           13           18
[2025-09-17 02:08:42] END   suite=qualcomm_srv trace=srv30_ap (rc=0)
