12:18:55
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:19:04 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(18): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../generador_caracteres.vhd(27): n_zona is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:20:23 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
ERROR - synthesis: ../generador_caracteres.vhd(14): index constraint cannot apply to non array type std_logic. VHDL-1119
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:20:51 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(99): salida_pantalla is already declared in this region. VHDL-1223
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:22:13 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(169): calendario is already declared in this region. VHDL-1223
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:23:20 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(173): new_day is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:24:00 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(175): type error near d_mes  expected type std_logic_vector. VHDL-1272
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:24:33 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(148): character '0' is not in type std_logic_vector. VHDL-1040
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:24:53 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(187): mas is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:26:46 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(193): d_hora_out is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:27:11 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(195): d_min_out is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:27:31 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(246): type error near d_mes  expected type std_logic. VHDL-1272
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:28:59 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(246): type error near d_mes  expected type std_logic. VHDL-1272
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:29:41 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(195): expression has 3 elements  formal d_min_out expects 4. VHDL-1549
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:30:49 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(158): expression has 3 elements  expected 4. VHDL-1077
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:31:07 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(245): expression has 4 elements  formal d_min expects 3. VHDL-1549
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:33:45 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(245): expression has 4 elements  formal d_min expects 3. VHDL-1549
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:34:03 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(188): expression has 3 elements  formal d_min_out expects 4. VHDL-1549
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:35:28 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
WARNING - synthesis: Net valido has following drivers :
ERROR - synthesis: ../generador_caracteres.vhd(14): formal n_zona has no actual or default value. VHDL-1081
WARNING - synthesis: Net valido has following drivers :
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(114): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(115): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(116): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(117): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(135): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(136): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(161): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(161): back to VHDL to continue elaboration. VHDL-1400
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:36:29 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
WARNING - synthesis: Net valido has following drivers :
WARNING - synthesis: Net valido has following drivers :
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(114): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(115): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(116): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(117): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(135): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(136): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(161): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(161): back to VHDL to continue elaboration. VHDL-1400
ERROR - synthesis: ../generador_caracteres.vhd(14): formal n_zona has no actual or default value. VHDL-1081
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:37:44 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
WARNING - synthesis: Net valido has following drivers :
WARNING - synthesis: Net valido has following drivers :
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(114): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(115): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(116): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(117): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(135): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(136): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(161): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(161): back to VHDL to continue elaboration. VHDL-1400
ERROR - synthesis: ../generador_caracteres.vhd(14): formal n_zona has no actual or default value. VHDL-1081
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:38:10 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
WARNING - synthesis: Net valido has following drivers :
WARNING - synthesis: Net valido has following drivers :
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(114): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(115): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(116): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(117): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(135): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(136): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(161): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(161): back to VHDL to continue elaboration. VHDL-1400
ERROR - synthesis: ../generador_caracteres.vhd(14): formal n_zona has no actual or default value. VHDL-1081
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:40:30 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
WARNING - synthesis: Net valido has following drivers :
WARNING - synthesis: Net valido has following drivers :
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(114): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(115): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(116): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(117): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(135): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(136): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(161): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(161): back to VHDL to continue elaboration. VHDL-1400
ERROR - synthesis: ../generador_caracteres.vhd(14): formal n_zona has no actual or default value. VHDL-1081
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:43:24 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(214): formal n_zona is not declared. VHDL-1084
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:43:33 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(214): formal n_zona is not declared. VHDL-1084
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:44:21 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
WARNING - synthesis: Net valido has following drivers :
WARNING - synthesis: Net valido has following drivers :
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(115): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(116): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(117): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(136): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(137): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(162): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(162): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Net valido has following drivers :
	 instance i13

	 instance valido_I_0



ERROR - synthesis: ../posicion_txt.vhd(29): net valido is constantly driven from multiple places at instance valido_I_0, on port o. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:45:00 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
WARNING - synthesis: Net valido has following drivers :
WARNING - synthesis: Net valido has following drivers :
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(115): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(116): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(117): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(136): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(137): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(162): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(162): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Net valido has following drivers :
	 instance i13

	 instance valido_I_0



ERROR - synthesis: ../posicion_txt.vhd(29): net valido is constantly driven from multiple places at instance valido_I_0, on port o. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:45:41 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(115): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(116): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(117): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(136): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(137): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(162): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(162): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 210
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
calendario => 1
reloj => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 23
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1091, loads : 32
  Net : sincronismo/columna_4, loads : 30
  Net : salida/char_code_3, loads : 29
  Net : salida/char_code_0, loads : 29
  Net : salida/char_code_2, loads : 26
  Net : salida/char_code_1, loads : 26
  Net : sincronismo/n1070, loads : 21
  Net : sincronismo/columna_5, loads : 19
  Net : sincronismo/columna_6, loads : 15
  Net : tabla/n1475, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 77.992  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.703  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Error: Module calendario is not a valid primitive. Please check!
Error: Module reloj is not a valid primitive. Please check!
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:49:54 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(140): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(141): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(166): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(166): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 210
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
calendario => 1
reloj => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 23
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1104, loads : 32
  Net : sincronismo/columna_4, loads : 30
  Net : salida/char_code_3, loads : 29
  Net : salida/char_code_0, loads : 29
  Net : salida/char_code_2, loads : 26
  Net : salida/char_code_1, loads : 26
  Net : sincronismo/n1083, loads : 21
  Net : sincronismo/columna_5, loads : 19
  Net : sincronismo/columna_6, loads : 15
  Net : tabla/n1488, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 78.000  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.719  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:50:08 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(140): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(141): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(166): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(166): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 210
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
calendario => 1
reloj => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 23
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1104, loads : 32
  Net : sincronismo/columna_4, loads : 30
  Net : salida/char_code_3, loads : 29
  Net : salida/char_code_0, loads : 29
  Net : salida/char_code_2, loads : 26
  Net : salida/char_code_1, loads : 26
  Net : sincronismo/n1083, loads : 21
  Net : sincronismo/columna_5, loads : 19
  Net : sincronismo/columna_6, loads : 15
  Net : tabla/n1488, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 77.813  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.734  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:53:34 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(157): syntax error near =. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 2 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 12:53:55 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(140): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(141): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(173): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(173): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Bit 0 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 1 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 2 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 3 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 4 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 5 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 6 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 7 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 8 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 9 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 10 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 11 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 12 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 13 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 14 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 15 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 16 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 17 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 18 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 19 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 20 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 21 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 22 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 23 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 24 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 25 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 26 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 27 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 28 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 29 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 30 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 31 of Register \mem_piloto/Q is stuck at Zero
WARNING - synthesis: Bit 0 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 1 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 2 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 3 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 4 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 5 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 6 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 7 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 8 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 9 of Register \sincronismo/contador_columna/Q is stuck at Zero
WARNING - synthesis: Bit 0 of Register \sincronismo/contador_linea/Q is stuck at Zero
WARNING - synthesis: Bit 1 of Register \sincronismo/contador_linea/Q is stuck at Zero
WARNING - synthesis: Bit 2 of Register \sincronismo/contador_linea/Q is stuck at Zero
WARNING - synthesis: Bit 3 of Register \sincronismo/contador_linea/Q is stuck at Zero
WARNING - synthesis: Bit 4 of Register \sincronismo/contador_linea/Q is stuck at Zero
WARNING - synthesis: Bit 5 of Register \sincronismo/contador_linea/Q is stuck at Zero
WARNING - synthesis: Bit 6 of Register \sincronismo/contador_linea/Q is stuck at Zero
WARNING - synthesis: Bit 7 of Register \sincronismo/contador_linea/Q is stuck at Zero
WARNING - synthesis: Bit 8 of Register \sincronismo/contador_linea/Q is stuck at Zero
WARNING - synthesis: Bit 9 of Register \sincronismo/contador_linea/Q is stuck at Zero



WARNING - synthesis: ../top.vhd(175): Removing unused instance calendario_1. VDB-5034
WARNING - synthesis: ../top.vhd(187): Removing unused instance relo. VDB-5034
Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 0 of 3520 (0 % )
SB_IO => 4
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : led_piloto, loads : 0
  Net : v_sync, loads : 0
  Net : pixel, loads : 0
  Net : h_sync, loads : 0
################### End Clock Report ##################

Peak Memory Usage: 74.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.281  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity led_piloto_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:00:37 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(156): syntax error near =. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:00:50 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(156): syntax error near =. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:01:07 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(157): syntax error near or. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:01:32 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(157): syntax error near or. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:03:33 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(157): syntax error near or. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:10:48 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(125): using initial value 'U' for rst since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(140): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(141): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(166): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(166): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 210
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
calendario => 1
reloj => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 23
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1104, loads : 32
  Net : sincronismo/columna_4, loads : 30
  Net : salida/char_code_3, loads : 29
  Net : salida/char_code_0, loads : 29
  Net : salida/char_code_2, loads : 26
  Net : salida/char_code_1, loads : 26
  Net : sincronismo/n1083, loads : 21
  Net : sincronismo/columna_5, loads : 19
  Net : sincronismo/columna_6, loads : 15
  Net : tabla/n1488, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 77.848  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.734  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Error: Module calendario is not a valid primitive. Please check!
Error: Module reloj is not a valid primitive. Please check!
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:11:34 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(140): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(141): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(166): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(166): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 210
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
calendario => 1
reloj => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 23
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1104, loads : 32
  Net : sincronismo/columna_4, loads : 30
  Net : salida/char_code_3, loads : 29
  Net : salida/char_code_0, loads : 29
  Net : salida/char_code_2, loads : 26
  Net : salida/char_code_1, loads : 26
  Net : sincronismo/n1083, loads : 21
  Net : sincronismo/columna_5, loads : 19
  Net : sincronismo/columna_6, loads : 15
  Net : tabla/n1488, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 78.449  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.688  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Error: Module calendario is not a valid primitive. Please check!
Error: Module reloj is not a valid primitive. Please check!
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:19:52 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(18): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(39): rst is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:20:30 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
ERROR - synthesis: ../calendario.vhd(16): syntax error near ). VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:20:44 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(19): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(41): hab is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:21:03 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
ERROR - synthesis: ../calendario.vhd(17): syntax error near ). VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:23:05 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(162): syntax error near :. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:23:15 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(162): syntax error near :. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:23:34 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../top.vhd(162): syntax error near :. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:23:59 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(20): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(45): d_mes_d is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:31:47 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(20): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(34): syntax error near std_logic_vector. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:32:10 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(20): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(93): 0 definitions of operator "=" match here. VHDL-1052
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:33:52 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(20): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(93): 0 definitions of operator "=" match here. VHDL-1052
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:38:49 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(20): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(93): 0 definitions of operator "=" match here. VHDL-1052
Synthesis failed.
Synthesis batch mode runtime 3 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:41:20 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(20): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(93): 0 definitions of operator "=" match here. VHDL-1052
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:41:59 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(20): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(93): 0 definitions of operator "=" match here. VHDL-1052
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:42:37 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(20): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(93): 0 definitions of operator "=" match here. VHDL-1052
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:45:54 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../calendario.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../calendario.vhd. VHDL-1481
INFO - synthesis: ../calendario.vhd(6): analyzing entity calendario. VHDL-1012
INFO - synthesis: ../calendario.vhd(20): analyzing architecture solucion. VHDL-1010
ERROR - synthesis: ../calendario.vhd(93): 0 definitions of operator "=" match here. VHDL-1052
Synthesis failed.
Synthesis batch mode runtime 4 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:47:31 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(171): Removing unused instance calendario_1. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 182
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/columna_4, loads : 32
  Net : n1196, loads : 32
  Net : posicion/n1131, loads : 26
  Net : salida/n1007, loads : 21
  Net : sincronismo/n1169, loads : 21
  Net : salida/char_code_1, loads : 17
  Net : sincronismo/columna_6, loads : 15
  Net : salida/char_code_2, loads : 14
  Net : sincronismo/columna_5, loads : 14
  Net : sincronismo/linea_4, loads : 12
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.227  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.859  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity led_piloto_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	182
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_c_THRU_LUT4_0_LC_182", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	184
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	132
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	184/3520
    PLBs                        :	25/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.1 (sec)

Final Design Statistics
    Number of LUTs      	:	184
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	184/3520
    PLBs                        :	33/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll.pll_px_clk_inst/PLLOUTCORE | Frequency: N/A | Target: 2.09 MHz
Clock: pll.pll_px_clk_inst/PLLOUTGLOBAL | Frequency: 168.97 MHz | Target: 2.09 MHz
Clock: top|clk | Frequency: 154.61 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 365
used logic cells: 184
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 365
used logic cells: 184
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 254 
I1212: Iteration  1 :    82 unrouted : 0 seconds
I1212: Iteration  2 :    16 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:55:52 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(185): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 201
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/columna_4, loads : 32
  Net : n1062, loads : 32
  Net : salida/char_code_3, loads : 29
  Net : salida/char_code_0, loads : 29
  Net : salida/char_code_2, loads : 25
  Net : salida/char_code_1, loads : 25
  Net : generador/n1041, loads : 20
  Net : sincronismo/columna_6, loads : 17
  Net : sincronismo/columna_5, loads : 16
  Net : tabla/n1512, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 79.652  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.922  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 13:56:02 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(185): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 201
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/columna_4, loads : 32
  Net : n1062, loads : 32
  Net : salida/char_code_3, loads : 29
  Net : salida/char_code_0, loads : 29
  Net : salida/char_code_2, loads : 25
  Net : salida/char_code_1, loads : 25
  Net : generador/n1041, loads : 20
  Net : sincronismo/columna_6, loads : 17
  Net : sincronismo/columna_5, loads : 16
  Net : tabla/n1512, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.000  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.953  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity led_piloto_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	201
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_c_THRU_LUT4_0_LC_201", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	203
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	151
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	203/3520
    PLBs                        :	28/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.3 (sec)

Final Design Statistics
    Number of LUTs      	:	203
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	203/3520
    PLBs                        :	38/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll.pll_px_clk_inst/PLLOUTCORE | Frequency: N/A | Target: 2.09 MHz
Clock: pll.pll_px_clk_inst/PLLOUTGLOBAL | Frequency: 185.24 MHz | Target: 2.09 MHz
Clock: top|clk | Frequency: 154.61 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 408
used logic cells: 203
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 408
used logic cells: 203
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 268 
I1212: Iteration  1 :    87 unrouted : 1 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:00:06 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(185): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 198
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/columna_4, loads : 32
  Net : n1062, loads : 32
  Net : salida/char_code_3, loads : 28
  Net : salida/char_code_0, loads : 28
  Net : salida/char_code_2, loads : 24
  Net : salida/char_code_1, loads : 24
  Net : sincronismo/n1041, loads : 21
  Net : sincronismo/columna_6, loads : 17
  Net : sincronismo/columna_5, loads : 16
  Net : tabla/n1311, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 79.703  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.906  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity led_piloto_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	198
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_c_THRU_LUT4_0_LC_198", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	200
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	148
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	200/3520
    PLBs                        :	27/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.3 (sec)

Final Design Statistics
    Number of LUTs      	:	200
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	200/3520
    PLBs                        :	38/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll.pll_px_clk_inst/PLLOUTCORE | Frequency: N/A | Target: 2.09 MHz
Clock: pll.pll_px_clk_inst/PLLOUTGLOBAL | Frequency: 206.61 MHz | Target: 2.09 MHz
Clock: top|clk | Frequency: 154.61 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 396
used logic cells: 200
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 396
used logic cells: 200
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 268 
I1212: Iteration  1 :    80 unrouted : 0 seconds
I1212: Iteration  2 :    11 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:02:27 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(185): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 184
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1173, loads : 32
  Net : sincronismo/columna_4, loads : 31
  Net : sincronismo/n_zona_0, loads : 28
  Net : salida/n981, loads : 22
  Net : sincronismo/n1144, loads : 21
  Net : salida/char_code_1, loads : 16
  Net : sincronismo/columna_6, loads : 16
  Net : salida/char_code_2, loads : 14
  Net : sincronismo/linea_4, loads : 13
  Net : sincronismo/columna_5, loads : 13
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 79.879  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.906  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:03:02 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(185): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 180
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1171, loads : 32
  Net : sincronismo/n1103, loads : 30
  Net : sincronismo/columna_4, loads : 28
  Net : salida/n978, loads : 24
  Net : sincronismo/n1144, loads : 21
  Net : sincronismo/columna_5, loads : 19
  Net : sincronismo/linea_4, loads : 16
  Net : salida/char_code_2, loads : 13
  Net : tabla/n979, loads : 13
  Net : sincronismo/columna_8, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 79.762  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.891  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity led_piloto_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	180
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_c_THRU_LUT4_0_LC_180", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	182
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	130
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	182/3520
    PLBs                        :	25/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.1 (sec)

Final Design Statistics
    Number of LUTs      	:	182
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	182/3520
    PLBs                        :	34/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll.pll_px_clk_inst/PLLOUTCORE | Frequency: N/A | Target: 2.09 MHz
Clock: pll.pll_px_clk_inst/PLLOUTGLOBAL | Frequency: 174.23 MHz | Target: 2.09 MHz
Clock: top|clk | Frequency: 154.61 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 355
used logic cells: 182
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 355
used logic cells: 182
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 250 
I1212: Iteration  1 :    85 unrouted : 0 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:08:52 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(185): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 198
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/char_code_1, loads : 35
  Net : sincronismo/columna_4, loads : 32
  Net : n1173, loads : 32
  Net : sincronismo/n1146, loads : 21
  Net : sincronismo/columna_8, loads : 17
  Net : sincronismo/columna_5, loads : 17
  Net : sincronismo/linea_4, loads : 15
  Net : sincronismo/columna_7, loads : 15
  Net : salida/char_code_0, loads : 13
  Net : sincronismo/n1246, loads : 13
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 83.699  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.047  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:09:29 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(185): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 200
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 33
  Net : pll/p_clk, loads : 21
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/columna_4, loads : 33
  Net : n1184, loads : 32
  Net : generador/n1159, loads : 20
  Net : salida/char_code_2, loads : 19
  Net : sincronismo/columna_6, loads : 18
  Net : salida/n19, loads : 18
  Net : sincronismo/columna_9, loads : 16
  Net : tabla/n1679, loads : 15
  Net : posicion/n9, loads : 15
  Net : sincronismo/columna_5, loads : 14
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.227  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.938  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity led_piloto_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	200
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_c_THRU_LUT4_0_LC_200", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	202
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	150
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	202/3520
    PLBs                        :	28/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.1 (sec)

Final Design Statistics
    Number of LUTs      	:	202
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	202/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: pll.pll_px_clk_inst/PLLOUTCORE | Frequency: N/A | Target: 2.09 MHz
Clock: pll.pll_px_clk_inst/PLLOUTGLOBAL | Frequency: 209.83 MHz | Target: 2.09 MHz
Clock: top|clk | Frequency: 149.00 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 389
used logic cells: 202
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 389
used logic cells: 202
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 272 
I1212: Iteration  1 :    94 unrouted : 0 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll.pll_px_clk_inst/PLLOUTCORE
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:13:34 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(185): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_IO => 5
SB_LUT4 => 200
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : pll/p_clk, loads : 53
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/columna_4, loads : 33
  Net : n1184, loads : 32
  Net : generador/n1159, loads : 20
  Net : salida/char_code_2, loads : 19
  Net : sincronismo/columna_6, loads : 18
  Net : salida/n19, loads : 18
  Net : sincronismo/columna_9, loads : 16
  Net : tabla/n1679, loads : 15
  Net : posicion/n9, loads : 15
  Net : sincronismo/columna_5, loads : 14
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.184  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.938  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity led_piloto_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	200
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL

Design Statistics after Packing
    Number of LUTs      	:	201
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	149
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	201/3520
    PLBs                        :	27/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.5 (sec)

Final Design Statistics
    Number of LUTs      	:	201
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	201/3520
    PLBs                        :	34/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 4.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 406
used logic cells: 201
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 406
used logic cells: 201
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 270 
I1212: Iteration  1 :   103 unrouted : 0 seconds
I1212: Iteration  2 :    25 unrouted : 1 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:34:04 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(169): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(169): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(185): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_IO => 5
SB_LUT4 => 200
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : pll/p_clk, loads : 53
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/columna_4, loads : 33
  Net : n1184, loads : 32
  Net : generador/n1159, loads : 20
  Net : salida/char_code_2, loads : 19
  Net : sincronismo/columna_6, loads : 18
  Net : salida/n19, loads : 18
  Net : sincronismo/columna_9, loads : 16
  Net : tabla/n1679, loads : 15
  Net : posicion/n9, loads : 15
  Net : sincronismo/columna_5, loads : 14
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.352  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.906  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity led_piloto_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	200
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL

Design Statistics after Packing
    Number of LUTs      	:	201
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	149
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	201/3520
    PLBs                        :	27/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.6 (sec)

Final Design Statistics
    Number of LUTs      	:	201
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	201/3520
    PLBs                        :	34/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 4.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 406
used logic cells: 201
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 406
used logic cells: 201
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 270 
I1212: Iteration  1 :   103 unrouted : 0 seconds
I1212: Iteration  2 :    25 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:38:11 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(170): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(170): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(186): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_IO => 5
SB_LUT4 => 200
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : pll/p_clk, loads : 53
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sincronismo/columna_4, loads : 33
  Net : n1184, loads : 32
  Net : generador/n1159, loads : 20
  Net : salida/char_code_2, loads : 19
  Net : sincronismo/columna_6, loads : 18
  Net : salida/n19, loads : 18
  Net : sincronismo/columna_9, loads : 16
  Net : tabla/n1679, loads : 15
  Net : posicion/n9, loads : 15
  Net : sincronismo/columna_5, loads : 14
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.137  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.953  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity led_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	200
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	201
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	149
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	201/3520
    PLBs                        :	27/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.5 (sec)

Final Design Statistics
    Number of LUTs      	:	201
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	201/3520
    PLBs                        :	34/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 4.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 406
used logic cells: 201
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 406
used logic cells: 201
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 270 
I1212: Iteration  1 :   103 unrouted : 0 seconds
I1212: Iteration  2 :    25 unrouted : 1 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:40:40 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(170): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(170): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../top.vhd(186): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_IO => 5
SB_LUT4 => 196
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : pll/p_clk, loads : 53
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1184, loads : 32
  Net : sincronismo/columna_4, loads : 29
  Net : sincronismo/n1159, loads : 21
  Net : sincronismo/columna_5, loads : 21
  Net : salida/n19, loads : 19
  Net : salida/char_code_2, loads : 18
  Net : sincronismo/columna_6, loads : 16
  Net : posicion/n9, loads : 16
  Net : sincronismo/columna_9, loads : 15
  Net : tabla/n1493, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.348  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.953  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity led_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	196
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL

Design Statistics after Packing
    Number of LUTs      	:	197
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	145
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	197/3520
    PLBs                        :	27/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.1 (sec)

Final Design Statistics
    Number of LUTs      	:	197
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	197/3520
    PLBs                        :	33/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 3.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 464
used logic cells: 197
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 464
used logic cells: 197
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 261 
I1212: Iteration  1 :   102 unrouted : 0 seconds
I1212: Iteration  2 :    29 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:47:32 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(170): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(170): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net u_min_out[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net u_min_out[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net u_min_out[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net u_min_out[0] will be ignored due to unrecognized driver type
WARNING - synthesis: ../top.vhd(186): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_IO => 5
SB_LUT4 => 196
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : pll/p_clk, loads : 53
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1184, loads : 32
  Net : sincronismo/columna_4, loads : 29
  Net : sincronismo/n1159, loads : 21
  Net : sincronismo/columna_5, loads : 21
  Net : salida/n19, loads : 19
  Net : salida/char_code_2, loads : 18
  Net : sincronismo/columna_6, loads : 16
  Net : posicion/n9, loads : 16
  Net : sincronismo/columna_9, loads : 15
  Net : tabla/n1493, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.266  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.953  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity led_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	196
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	197
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	145
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	197/3520
    PLBs                        :	27/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.0 (sec)

Final Design Statistics
    Number of LUTs      	:	197
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	197/3520
    PLBs                        :	33/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 3.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 464
used logic cells: 197
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 464
used logic cells: 197
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 261 
I1212: Iteration  1 :   102 unrouted : 1 seconds
I1212: Iteration  2 :    29 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Initializing timer and loading data ...
Timer loaded summary data. Total time 0(sec)
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 22 14:51:31 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = pll_px_clk.v
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
VHDL library = work
VHDL design file = ../reloj.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file pll_px_clk.v. VERI-1482
Analyzing VHDL file ../ffd.vhd. VHDL-1481
WARNING - synthesis: ../ffd.vhd(4): 'ffd_pkg' is not compiled in library work. VHDL-1240
INFO - synthesis: ../ffd.vhd(6): analyzing package ffd_pkg. VHDL-1014
INFO - synthesis: ../ffd.vhd(22): analyzing entity ffd. VHDL-1012
INFO - synthesis: ../ffd.vhd(34): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../generador_caracteres.vhd. VHDL-1481
INFO - synthesis: ../generador_caracteres.vhd(6): analyzing entity generador_caracteres. VHDL-1012
INFO - synthesis: ../generador_caracteres.vhd(19): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../posicion_txt.vhd. VHDL-1481
INFO - synthesis: ../posicion_txt.vhd(8): analyzing entity posicion_txt. VHDL-1012
INFO - synthesis: ../posicion_txt.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../salida_pantalla.vhd. VHDL-1481
INFO - synthesis: ../salida_pantalla.vhd(6): analyzing entity salida_pantalla. VHDL-1012
INFO - synthesis: ../salida_pantalla.vhd(22): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../sincronismo_vga.vhd. VHDL-1481
INFO - synthesis: ../sincronismo_vga.vhd(7): analyzing entity sincronismo_vga. VHDL-1012
INFO - synthesis: ../sincronismo_vga.vhd(20): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../tabla_caraceteres.vhd. VHDL-1481
INFO - synthesis: ../tabla_caraceteres.vhd(6): analyzing entity tabla_caracteres. VHDL-1012
INFO - synthesis: ../tabla_caraceteres.vhd(12): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../top.vhd. VHDL-1481
INFO - synthesis: ../top.vhd(6): analyzing entity top. VHDL-1012
INFO - synthesis: ../top.vhd(17): analyzing architecture solucion. VHDL-1010
Analyzing VHDL file ../reloj.vhd. VHDL-1481
INFO - synthesis: ../reloj.vhd(6): analyzing entity reloj. VHDL-1012
INFO - synthesis: ../reloj.vhd(23): analyzing architecture solucion. VHDL-1010
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2". VHDL-1504
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
../top.vhd(6): executing top(solucion)

WARNING - synthesis: ../top.vhd(117): using initial value "U" for d_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(118): using initial value "UUUU" for u_mes since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(119): using initial value "UU" for d_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(120): using initial value "UUUU" for u_dia since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(121): using initial value "UU" for d_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(122): using initial value "UUUU" for u_hora since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(123): using initial value "UUU" for d_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(124): using initial value "UUUU" for u_min since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(142): using initial value 'U' for mas since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(143): using initial value 'U' for menos since it is never assigned. VHDL-1303
WARNING - synthesis: ../top.vhd(151): using initial value "UUUU" for a_d since it is never assigned. VHDL-1303
INFO - synthesis: ../top.vhd(172): going to verilog side to elaborate module pll_px_clk. VHDL-1399
INFO - synthesis: ../top.vhd(172): back to VHDL to continue elaboration. VHDL-1400
WARNING - synthesis: ../top.vhd(15): replacing existing netlist top(solucion). VHDL-1205
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net u_min_out[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net u_min_out[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net u_min_out[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net u_min_out[0] will be ignored due to unrecognized driver type
WARNING - synthesis: ../top.vhd(161): Removing unused instance mem_a. VDB-5034
WARNING - synthesis: ../top.vhd(188): Removing unused instance relo. VDB-5034



Applying 1.000000 MHz constraint to all clocks

Writing scf file : proyecto_e2_Implmnt/proyecto_e2.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 52 of 3520 (1 % )
SB_CARRY => 49
SB_DFFESR => 10
SB_DFFSR => 25
SB_DFFSS => 17
SB_IO => 5
SB_LUT4 => 196
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : pll/p_clk, loads : 53
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1228, loads : 32
  Net : sincronismo/columna_4, loads : 28
  Net : sincronismo/char_code_3, loads : 25
  Net : sincronismo/columna_5, loads : 23
  Net : sincronismo/n1202, loads : 21
  Net : sincronismo/char_code_2, loads : 19
  Net : sincronismo/linea_7, loads : 15
  Net : tabla/n1597, loads : 15
  Net : sincronismo/linea_4, loads : 14
  Net : sincronismo/columna_7, loads : 13
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets p_clk]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.305  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.938  secs
--------------------------------------------------------------
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf " "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.edf...
Parsing constraint file: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
sdc_reader OK C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/proyecto_e2.scf
Stored edif netlist at C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity led_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity pixel_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity v_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity h_sync_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity clk_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	196
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL

Design Statistics after Packing
    Number of LUTs      	:	197
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	145
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	197/3520
    PLBs                        :	27/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.3 (sec)

Final Design Statistics
    Number of LUTs      	:	197
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	197/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 4.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 420
used logic cells: 197
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 420
used logic cells: 197
Translating sdc file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\router --sdf_file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 265 
I1212: Iteration  1 :    95 unrouted : 1 seconds
I1212: Iteration  2 :    19 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\proyecto_e2\proyecto_e2_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'pll.pll_px_clk_inst'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "proyecto_e2_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 120 seconds
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "proyecto_e2_syn.prj" -log "proyecto_e2_Implmnt/proyecto_e2.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of proyecto_e2_Implmnt/proyecto_e2.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-OJR67Q4

# Wed Mar 22 14:56:12 2023

#Implementation: proyecto_e2_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":6:7:6:9|Top entity is set to top.
@W: CD643 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\ffd.vhd":4:20:4:20|Ignoring use clause - ffd_pkg not found ...
@E: CG103 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\sincronismo_vga.vhd":62:34:62:36|Expecting expression
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\sincronismo_vga.vhd
@E: CG103 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\reloj.vhd":112:23:112:25|Expecting expression
2 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\reloj.vhd
2 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd
@E: Parse errors encountered - exiting
# Wed Mar 22 14:56:12 2023

###########################################################]
@E::VHDL compiler failed
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 22 14:56:12 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "proyecto_e2_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 12 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "proyecto_e2_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 74 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "proyecto_e2_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 106 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "proyecto_e2_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 141 seconds
Current Implementation proyecto_e2_Implmnt its sbt path: C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2/proyecto_e2_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "proyecto_e2_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 348 seconds
