<!DOCTYPE html>
<html>
    <head>
        <title>Xianwei</title>
        <link href="css/main.css" rel="stylesheet" />
    </head>
    <body class='container'>
        <!-- <header>
            <h1>This is page heading</h1>
        </header> -->
        <div id='header'>
            &nbsp; Xianwei ZHANG (<img src="imgs/namehanw.png" class='name'></img>)
        </div>
        <table id='BIO'>
            <tr>
                <td class='fleft middle'>
                    Ph.D 2017 @ Computer Science <!-- (<a class="link-body" href="doc/thesis/xianwei-phd_thesis-dram.pdf">thesis</a>)--><!--, <a class="link-other" href="xianwei_zhang_resume.pdf">Resume</a>)-->
		    <span><br>Work @ AMD (Research, RTG)</span>
		    <span><br>Research @ Arch/System (hw+sw) </span>
		    <span><br>Email: xianwei AT outlook.com</span>
		    <span><br>Blog: <a class="link-other" href="#">iarchsys.com</a>, <a class="link-body" href="pages/notes.html#NOTE">Notes</a></span>
                    <!-- <span><br>Interned @ Nvidia Research, Alibaba</span> -->
                    <!-- <span><br>Pittsburgh, PA</span> -->
                </td>
                <td class='fmiddle middle'>
                    <!--<img src="imgs/wordle.png" class='profile' style="width:200px;height=160px"></img>-->
                </td>
                <td class='fright middle'>
                    <img src="imgs/wordle.png" class='profile' style="width:200px;height=160px"></img>
                </td>
            </tr>
        </table>
        
         <h2 id='section_title'> <span class='highlight'> > About</span></h2>
         <!-- <h5><font color="gray">~~~ On job market now! ~~~</font>  <a class="link-other" href="xianwei_zhang-resume.pdf">cv.pdf</a> </h5> -->
         <p>Xianwei works as an architect/researcher in <a class="link-body" href="https://www.amd.com/en/corporate/research">AMD Inc</a> since 2017. He completed his Ph.D in the <a class="link-body" href="http://www.cs.pitt.edu/">Computer Science Department</a> at <a class="link-body" href="http://www.pitt.edu/">University of Pittsburgh</a>, and
		 <!-- . During 2013-2017, he was working on computer architecture and systems under the supervision of Prof. <a class="link-body" href="https://people.cs.pitt.edu/~zhangyt/">Youtao Zhang</a>, Prof. <a class="link-body" href="https://people.cs.pitt.edu/~childers/">Bruce Childers</a> and Prof. <a class="link-body" href="http://www.pitt.edu/~juy9">Jun Yang</a>. -->
         <!-- <br>Before joining Pitt, Xianwei--> obtained his Bachelor's degree (2011) on Software Engineering from <a class="link-body" href="http://en.nwpu.edu.cn/">Northwestern Polytechnical University</a> (NPU). He had been research intern and development intern in <a class="link-body" href="https://research.nvidia.com/">Nvidia</a> and <a class="link-body" href="https://intl.alipay.com/">Alibaba</a>, respectively.
		 More info can be found in <!-- <a class="link-other" href="doc/cv/xianwei_zhang-cv.pdf">cv</a> and --> <a class="link-other" href="https://www.linkedin.com/in/xianweizhang">LinkedIn</a>.
         </p>
         
         <h2 id='section_title'> <span class='highlight'> > Research</span></h2>
         <u>Topics</u>: Memory System, GPU, Intelligent Computing, HPC, Simulation/Modeling
         <br>
         <p>Xianwei's research interests lie broadly in hardware and software co-designs to improve the performance and energy efficiency of computing systems. A particular emphasis is on memory system and GPU design around the critical aspects of latency, energy and bandwidth, etc.
         <!--<br>In addition, Xianwei also has broad interests on other system areas/topics, e.g. operating system  and compilation, and he is maintaining a tech <a class="link-body" href="http://iarchsys.com">blog</a> to share things, with some being summarized in <a class="link-body" href="pages/notes.html#NOTE">tech notes</a>. -->
        </p>

         <h2 id='section_title'> <span class='highlight'> > Publications</span></h2>
         <p>
         [ see <a class="link-other" href="pages/pub.html">full publication list</a> ]
         <br>
        &sect; [<b>PhD Thesis'17</b>]. <a class="link-body" href="http://d-scholarship.pitt.edu/32882/1/xianwei_thesis_dram.pdf">Addressing Prolonged Restore Challenges in Further Scaling DRAMs</a> [<a class="link-other" href="doc/thesis/xianwei-phd_slides-dram.pdf">slides (pdf)</a>, <a class="link-other" href="doc/thesis/xianwei-phd_slides-dram.pptx">pptx</a>]
        <br>
	 &sect; [<b>ASPDAC'19</b>]. <span class='me'>Xianwei Zhang</span>, Rujia Wang, Youtao Zhang and Jun Yang, <a class="link-body" href="#">Boosting Chipkill Capability under Retention-error Induced Reliability Emergency</a>
	<br>
	&sect; [<b>HPCA'18</b>]. Anthony Gutierrez, Bradford M. Beckmann, Alexandru Dutu, Joseph Gross, Michael LeBeane, John Kalamatianos, Onur Kayiran, Matthew Poremba, Brandon Potter, Sooraj Puthoor, Matthew D. Sinclair, Mark Wyse, Jieming Yin, <span class='me'>Xianwei Zhang</span>, Akshay Jain, and Timothy Rogers. <a class="link-body" href="https://ieeexplore.ieee.org/document/8327041">Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level</a>.
        <br>
         &sect; [<b>PACT'17</b>]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce Childers and Jun Yang, <a class="link-body" href="doc/papers/drmp_pact17.pdf">DrMP: Mixed Precision-aware DRAM for High Performance Approximate and Precise Computing</a><!--, The 26th International Conference on Parallel Architectures and Compilation Techniques (PACT), Portland, Oregon, USA, September 2017.-->
         <!-- &sect; [J1]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce R. Childers and Jun Yang, <a class="link-body" href="doc/papers/dram_todaes17.pdf">On the Restore Time Variations of Future DRAM Memory</a>, ACM Trans. on Design Automation of Electronic Systems (TODAES), 22(2), February 2017. -->
        <br>
        &sect; [<b>HPCA'16</b>]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce Childers and Jun Yang, <a class="link-body" href="doc/papers/restore_hpca16.pdf">Restore Truncation for Performance Improvement in Future DRAM Systems</a> <!-- , The 22nd IEEE Symposium on High Performance Computer Architecture (HPCA), Barcelona, Spain, March 2016. -->
         <br>
         &sect; [<b>DATE'15</b>]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce Childers and Jun Yang, <a class="link-body" href="doc/papers/twr_date15.pdf"> Exploiting DRAM Restore Time Variations in Deep Sub-micron Scaling</a><!--, The IEEE conference on Design, Automation and Test in Europe (DATE), Grenoble, France, March 2015. -->
         <br>
         &sect; [<b>ISLPED'13</b>]. <span class='me'>Xianwei Zhang</span>, Lei Jiang, Youtao Zhang, Chuanjun Zhang and Jun Yang, <a class="link-body" href="doc/papers/wom_islped13.pdf"> WoM-SET: Lowering Write Power of Proactive-SET based PCM Write Strategy Using WoM Code</a><!--, The International Symposium on Low Power Electronics and Design (ISLPED), Beijing, China, September 2013. --> (<b>Best Paper Award</b>)
         <!-- <br>
         &sect; <a class="link-other" href="pages/pub.html">more</a> ... -->
         </p>
         
        <footer id='banner'>
            <nav>
                <ul>
                    <!-- <li><a class="link-other" href="http://iarchsys.com">Blog</a></li>
                    <li><a class="link-other" href="doc/cv/xianwei_zhang-resume.pdf">Resume</a></li>
                    <li><a class="link-other" href="pages/conflist.html">Conferences</a></li>
                    <li><a class="link-other" href="https://www.linkedin.com/in/xianweizhang">LinkedIn</a></li>
                    <li><a class="link-other" href="https://github.com/xianweiz">Github</a></li> -->
                    <!-- <li><a href="https://www.quora.com/Xianwei-Zhang-3">Quora</a></li> -->
                </ul>
            </nav>
        </footer>
        
    </body>
</html>
