#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Oct  6 14:42:19 2024
# Process ID: 6212
# Current directory: D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24032 D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.xpr
# Log file: D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/vivado.log
# Journal file: D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy\vivado.jou
# Running On: DESKTOP-MII2473, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project {D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/CHACKS/ladner_fisher_16 - Copy - Copy' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
oopen_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1467.520 ; gain = 288.895uupdate_compile_order -fileset sources_1lexit
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 14:56:54 2024...
lation top is 'tb_ladner_fisher_16'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ladner_fisher_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ladner_fisher_16_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module black_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_prop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladner_fisher_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_prefix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ladner_fisher_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'sum' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_prop
Compiling module xil_defaultlib.grey_box
Compiling module xil_defaultlib.black_box
Compiling module xil_defaultlib.sum_prefix
Compiling module xil_defaultlib.ladner_fisher_16
Compiling module xil_defaultlib.tb_ladner_fisher_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ladner_fisher_16_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1488.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ladner_fisher_16_behav -key {Behavioral:sim_1:Functional:tb_ladner_fisher_16} -tclbatch {tb_ladner_fisher_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ladner_fisher_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1: A=0, B=0, Cin=0 => Sum=0000000000000000, Carry_out=0
Test 2: A=65535, B=0, Cin=0 => Sum=1111111111111111, Carry_out=0
Test 3: A=65535, B=1, Cin=0 => Sum=0000000000000000, Carry_out=1
Test 4: A=12345, B=54321, Cin=0 => Sum=0000010001101010, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=1111111111111110, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=1111111111111111, Carry_out=1
$stop called at time : 60 ns : File "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ladner_fisher_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1555.047 ; gain = 70.547
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sources_1\new\ladner_fisher_16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sim_1\new\tb_ladner_fisher_16.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sources_1\new\ladner_fisher_16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sim_1\new\tb_ladner_fisher_16.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ladner_fisher_16'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ladner_fisher_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ladner_fisher_16_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module black_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_prop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladner_fisher_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_prefix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ladner_fisher_16
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_prop
Compiling module xil_defaultlib.grey_box
Compiling module xil_defaultlib.black_box
Compiling module xil_defaultlib.sum_prefix
Compiling module xil_defaultlib.ladner_fisher_16
Compiling module xil_defaultlib.tb_ladner_fisher_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ladner_fisher_16_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ladner_fisher_16_behav -key {Behavioral:sim_1:Functional:tb_ladner_fisher_16} -tclbatch {tb_ladner_fisher_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ladner_fisher_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1: A=0, B=0, Cin=0 => Sum=00000000000000000, Carry_out=0
Test 2: A=65535, B=0, Cin=0 => Sum=01111111111111111, Carry_out=0
Test 3: A=65535, B=1, Cin=0 => Sum=10000000000000000, Carry_out=1
Test 4: A=12345, B=54321, Cin=0 => Sum=10000010001101010, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=11111111111111110, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=11111111111111111, Carry_out=1
$stop called at time : 60 ns : File "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ladner_fisher_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.227 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sources_1\new\ladner_fisher_16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sim_1\new\tb_ladner_fisher_16.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ladner_fisher_16'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ladner_fisher_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ladner_fisher_16_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module black_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_prop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladner_fisher_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_prefix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ladner_fisher_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'sum' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_prop
Compiling module xil_defaultlib.grey_box
Compiling module xil_defaultlib.black_box
Compiling module xil_defaultlib.sum_prefix
Compiling module xil_defaultlib.ladner_fisher_16
Compiling module xil_defaultlib.tb_ladner_fisher_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ladner_fisher_16_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ladner_fisher_16_behav -key {Behavioral:sim_1:Functional:tb_ladner_fisher_16} -tclbatch {tb_ladner_fisher_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ladner_fisher_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1: A=0, B=0, Cin=0 => Sum=z0000000000000000, Carry_out=0
Test 2: A=65535, B=0, Cin=0 => Sum=zx111111111111111, Carry_out=0
Test 3: A=65535, B=1, Cin=0 => Sum=zx000000000000000, Carry_out=1
Test 4: A=12345, B=54321, Cin=0 => Sum=zx000010001101010, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=z1111111111111110, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=z1111111111111111, Carry_out=1
$stop called at time : 60 ns : File "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ladner_fisher_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.227 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sources_1\new\ladner_fisher_16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sim_1\new\tb_ladner_fisher_16.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ladner_fisher_16'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ladner_fisher_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ladner_fisher_16_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module black_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_prop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladner_fisher_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_prefix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ladner_fisher_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_prop
Compiling module xil_defaultlib.grey_box
Compiling module xil_defaultlib.black_box
Compiling module xil_defaultlib.sum_prefix
Compiling module xil_defaultlib.ladner_fisher_16
Compiling module xil_defaultlib.tb_ladner_fisher_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ladner_fisher_16_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1569.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ladner_fisher_16_behav -key {Behavioral:sim_1:Functional:tb_ladner_fisher_16} -tclbatch {tb_ladner_fisher_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ladner_fisher_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1: A=0, B=0, Cin=0 => Sum=0000000000000000, Carry_out=0
Test 2: A=65535, B=0, Cin=0 => Sum=x111111111111111, Carry_out=0
Test 3: A=65535, B=1, Cin=0 => Sum=x000000000000000, Carry_out=1
Test 4: A=12345, B=54321, Cin=0 => Sum=x000010001101010, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=1111111111111110, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=1111111111111111, Carry_out=1
$stop called at time : 60 ns : File "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ladner_fisher_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1569.227 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sources_1\new\ladner_fisher_16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sim_1\new\tb_ladner_fisher_16.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ladner_fisher_16'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ladner_fisher_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ladner_fisher_16_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module black_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_prop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grey_box
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladner_fisher_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_prefix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ladner_fisher_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ladner_fisher_16_behav xil_defaultlib.tb_ladner_fisher_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v" Line 1. Module gen_prop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v" Line 1. Module black_box doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_prop
Compiling module xil_defaultlib.grey_box
Compiling module xil_defaultlib.black_box
Compiling module xil_defaultlib.sum_prefix
Compiling module xil_defaultlib.ladner_fisher_16
Compiling module xil_defaultlib.tb_ladner_fisher_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ladner_fisher_16_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1569.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ladner_fisher_16_behav -key {Behavioral:sim_1:Functional:tb_ladner_fisher_16} -tclbatch {tb_ladner_fisher_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ladner_fisher_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test 1: A=0, B=0, Cin=0 => Sum=0000000000000000, Carry_out=0
Test 2: A=65535, B=0, Cin=0 => Sum=1111111111111111, Carry_out=0
Test 3: A=65535, B=1, Cin=0 => Sum=0000000000000000, Carry_out=1
Test 4: A=12345, B=54321, Cin=0 => Sum=0000010001101010, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=1111111111111110, Carry_out=1
Test 5: A=12345, B=54321, Cin=1 => Sum=1111111111111111, Carry_out=1
$stop called at time : 60 ns : File "D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sim_1/new/tb_ladner_fisher_16.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ladner_fisher_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1571.051 ; gain = 1.824
synth_design -top ladner_fisher_16 -part xc7a35tcpg236-1 -lint 
Command: synth_design -top ladner_fisher_16 -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18436
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1970.043 ; gain = 398.898
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'ladner_fisher_16' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v:23]
INFO: [Synth 8-6157] synthesizing module 'gen_prop' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gen_prop' (1#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v:1]
INFO: [Synth 8-6157] synthesizing module 'grey_box' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v:23]
INFO: [Synth 8-6155] done synthesizing module 'grey_box' (2#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v:23]
INFO: [Synth 8-6157] synthesizing module 'black_box' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v:1]
INFO: [Synth 8-6155] done synthesizing module 'black_box' (3#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum_prefix' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum_prefix' (4#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ladner_fisher_16' (5#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2078.219 ; gain = 507.074
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Oct  6 14:48:21 2024
| Host         : DESKTOP-MII2473 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 3            | 0        |
| ASSIGN-6 | 4            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'prop_block_layer1' are not set. First unset bit index is 0. 
RTL Name 'prop_block_layer1', Hierarchy 'ladner_fisher_16', File 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v', Line 32.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'prop_block_layer2' are not set. First unset bit index is 0. 
RTL Name 'prop_block_layer2', Hierarchy 'ladner_fisher_16', File 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'prop_block_layer3' are not set. First unset bit index is 0. 
RTL Name 'prop_block_layer3', Hierarchy 'ladner_fisher_16', File 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v', Line 36.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'gen' are not read. First unread bit index is 15. 
RTL Name 'gen', Hierarchy 'ladner_fisher_16', File 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v', Line 30.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'prop_block_layer1' are not read. First unread bit index is 0. 
RTL Name 'prop_block_layer1', Hierarchy 'ladner_fisher_16', File 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v', Line 32.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'prop_block_layer2' are not read. First unread bit index is 0. 
RTL Name 'prop_block_layer2', Hierarchy 'ladner_fisher_16', File 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v', Line 34.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'prop_block_layer3' are not read. First unread bit index is 0. 
RTL Name 'prop_block_layer3', Hierarchy 'ladner_fisher_16', File 'D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v', Line 36.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2078.219 ; gain = 507.074
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2078.219 ; gain = 507.074
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ladner_fisher_16
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2371.441 ; gain = 129.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ladner_fisher_16' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v:23]
INFO: [Synth 8-6157] synthesizing module 'gen_prop' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gen_prop' (0#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/gen_prop.v:1]
INFO: [Synth 8-6157] synthesizing module 'grey_box' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v:23]
INFO: [Synth 8-6155] done synthesizing module 'grey_box' (0#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/grey_box.v:23]
INFO: [Synth 8-6157] synthesizing module 'black_box' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v:1]
INFO: [Synth 8-6155] done synthesizing module 'black_box' (0#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/black_box.v:1]
INFO: [Synth 8-6157] synthesizing module 'sum_prefix' [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sum_prefix' (0#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/sum_prefix.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ladner_fisher_16' (0#1) [D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.srcs/sources_1/new/ladner_fisher_16.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2472.234 ; gain = 230.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2472.234 ; gain = 230.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2472.234 ; gain = 230.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2472.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2610.129 ; gain = 368.090
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2610.129 ; gain = 531.910
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sources_1\new\ladner_fisher_16.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\CHACKS\ladner_fisher_16 - Copy - Copy - Copy\ladner_fisher_16.srcs\sim_1\new\tb_ladner_fisher_16.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 10
[Sun Oct  6 14:52:08 2024] Launched synth_1...
Run output will be captured here: D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.runs/synth_1/runme.log
[Sun Oct  6 14:52:08 2024] Launched impl_1...
Run output will be captured here: D:/CHACKS/ladner_fisher_16 - Copy - Copy - Copy/ladner_fisher_16.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.094 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2643.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.895 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2944.895 ; gain = 0.000
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.895 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2944.895 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2944.895 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.895 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2944.895 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2944.895 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2944.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 14:56:29 2024...
