// Seed: 2757126578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.type_3 = 0;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri0 id_2,
    output wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    input uwire id_11,
    input uwire id_12,
    output wire id_13,
    input wand id_14,
    input tri id_15,
    output uwire id_16,
    input uwire id_17,
    output wire id_18,
    output wor id_19
);
  tri0 id_21;
  assign id_21 = id_14 === 1;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21
  );
  wire id_22;
endmodule
