<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>rhea.system.memmap.barebone &mdash; rhea 0.1pre documentation</title>
    
    <link rel="stylesheet" href="../../../../_static/classic.css" type="text/css" />
    <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../../../',
        VERSION:     '0.1pre',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../../../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../../../_static/doctools.js"></script>
    <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <link rel="top" title="rhea 0.1pre documentation" href="../../../../index.html" />
    <link rel="up" title="Module code" href="../../../index.html" /> 
  </head>
  <body role="document">
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">rhea 0.1pre documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" accesskey="U">Module code</a> &raquo;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for rhea.system.memmap.barebone</h1><div class="highlight"><pre>
<span class="c">#</span>
<span class="c"># Copyright (c) 2014-2015 Christopher L. Felton</span>
<span class="c">#</span>

<span class="kn">from</span> <span class="nn">__future__</span> <span class="kn">import</span> <span class="n">absolute_import</span>
<span class="kn">from</span> <span class="nn">__future__</span> <span class="kn">import</span> <span class="n">print_function</span>

<span class="kn">from</span> <span class="nn">math</span> <span class="kn">import</span> <span class="n">log</span><span class="p">,</span> <span class="n">ceil</span>
<span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="n">Signal</span><span class="p">,</span> <span class="n">intbv</span>
<span class="kn">from</span> <span class="nn">.memmap</span> <span class="kn">import</span> <span class="n">MemoryMapped</span>


<div class="viewcode-block" id="Barebone"><a class="viewcode-back" href="../../../../system/memmap.html#rhea.system.Barebone">[docs]</a><span class="k">class</span> <span class="nc">Barebone</span><span class="p">(</span><span class="n">MemoryMapped</span><span class="p">):</span>
    <span class="n">name</span> <span class="o">=</span> <span class="s">&#39;barebone&#39;</span>
    <span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">glbl</span><span class="p">,</span> <span class="n">data_width</span><span class="o">=</span><span class="mi">8</span><span class="p">,</span> <span class="n">address_width</span><span class="o">=</span><span class="mi">8</span><span class="p">,</span>
                 <span class="n">name</span><span class="o">=</span><span class="bp">None</span><span class="p">,</span> <span class="n">num_peripherals</span><span class="o">=</span><span class="mi">16</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Generic memory-mapped interface.</span>

<span class="sd">        This interface is the &quot;generic&quot; and most basic memory-map</span>
<span class="sd">        interface.  This can be used for a common bus but also limited</span>
<span class="sd">        functionality bus.  A bus cycle is instigated with a `write`</span>
<span class="sd">        or `read` strobe.  The `write` and `read` strobes should</span>
<span class="sd">        only be asserted if the `done` signal is active (high). As</span>
<span class="sd">        soon as the peripheral (slave) detects the read or write</span>
<span class="sd">        strobe the done signals will go low and remain low until</span>
<span class="sd">        the slave has completed the transaction.</span>

<span class="sd">        The done signals indicates two states, that the slave has</span>
<span class="sd">        finished any previous operations and that it is ready to</span>
<span class="sd">        retrieve any new operations.  A master can pulse the write</span>
<span class="sd">        or read at anytime the done signals is active, the slave</span>
<span class="sd">        will process one or more writes (up to max_burst).  At that</span>
<span class="sd">        point the master needs to relinquish and wait for done.</span>

<span class="sd">        The address bus is separated into two separate address buses,</span>
<span class="sd">        peripheral address (`per_addr`, select a component/peripheral)</span>
<span class="sd">        and the memory address (`mem_addr`).  The `per_addr` is used</span>
<span class="sd">        to select a peripheral and the `mem_addr` is used to access</span>
<span class="sd">        the memory-space in the peripheral.</span>

<span class="sd">        The Barebone bus is point-to-point, only a single master</span>
<span class="sd">        and slave can be connected to a bus.  The interconnect is</span>
<span class="sd">        used to enable multiple slaves and masters</span>

<span class="sd">        Timing Diagram</span>
<span class="sd">        ---------------</span>
<span class="sd">        clock       /--\__/--\__/--\__/--\__/--\__/--\__/--\__/--\__</span>
<span class="sd">        reset       /-----\_________________________________________</span>
<span class="sd">        write       ____________/-----\_____________________________</span>
<span class="sd">        read        _____________________________/------\___________</span>
<span class="sd">        *valid      ____________________________________/-----\_____</span>
<span class="sd">        done        ------------\______/---------\____________/-----</span>
<span class="sd">        read_data   -----------------------------|read data |-------</span>
<span class="sd">        write_data  ------------|write data |-----------------------</span>
<span class="sd">        per_addr</span>
<span class="sd">        mem_addr    ------------\write addr |----|read addr |-------</span>

<span class="sd">        * currently not implemented but envisioned it will be added</span>

<span class="sd">        :param glbl: system clock and reset</span>
<span class="sd">        :param data_width: data bus width</span>
<span class="sd">        :param address_width: address bus width</span>
<span class="sd">        :param name: name for the bus</span>
<span class="sd">        :param num_peripherals: the number of peripherals targetted</span>
<span class="sd">        &quot;&quot;&quot;</span>        
        <span class="nb">super</span><span class="p">(</span><span class="n">Barebone</span><span class="p">,</span> <span class="bp">self</span><span class="p">)</span><span class="o">.</span><span class="n">__init__</span><span class="p">(</span><span class="n">glbl</span><span class="p">,</span>
                                       <span class="n">data_width</span><span class="o">=</span><span class="n">data_width</span><span class="p">,</span>
                                       <span class="n">address_width</span><span class="o">=</span><span class="n">address_width</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
        <span class="c"># @todo: replace &quot;ack&quot; with &quot;done&quot; (?)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">done</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">read_data</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="n">data_width</span><span class="p">:])</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">write_data</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="n">data_width</span><span class="p">:])</span>

        <span class="c"># separate address bus for selecting a peripheral and the register</span>
        <span class="c"># addresses.  The total number of peripherals is num_periphal-1,</span>
        <span class="c"># the max address (all 1s) is reserved to indicate &quot;done&quot; (idle)</span>
        <span class="n">pwidth</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">ceil</span><span class="p">(</span><span class="n">log</span><span class="p">(</span><span class="nb">float</span><span class="p">(</span><span class="n">num_peripherals</span><span class="p">),</span> <span class="mi">2</span><span class="p">)))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">per_addr</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="n">pwidth</span><span class="p">:])</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">mem_addr</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="n">address_width</span><span class="o">-</span><span class="n">pwidth</span><span class="p">:])</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">address</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">mem_addr</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">max_burst</span> <span class="o">=</span> <span class="mi">16</span>

    <span class="k">def</span> <span class="nf">add_output_bus</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">read_data</span><span class="p">,</span> <span class="n">done</span><span class="p">):</span>
        <span class="k">pass</span>

    <span class="c"># ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
    <span class="c"># Transactors</span>
    <span class="c"># ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
    <span class="k">def</span> <span class="nf">writetrans</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">data</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_start_transaction</span><span class="p">(</span><span class="n">write</span><span class="o">=</span><span class="bp">True</span><span class="p">,</span> <span class="n">address</span><span class="o">=</span><span class="n">addr</span><span class="p">,</span> <span class="n">data</span><span class="o">=</span><span class="n">data</span><span class="p">)</span>
        <span class="c"># @todo: this will need to be enhanced for multiple master</span>
        <span class="c"># @todo: scenario, wait for done vs. asserting done</span>
        <span class="k">assert</span> <span class="bp">self</span><span class="o">.</span><span class="n">done</span>
        <span class="k">print</span><span class="p">(</span><span class="s">&quot;Barebone: write transaction {:08X} to {:08X}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">addr</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">write_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">data</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">mem_addr</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">addr</span>
        <span class="n">to</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">yield</span> <span class="bp">self</span><span class="o">.</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">write</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
        <span class="k">yield</span>
        <span class="k">while</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">done</span> <span class="ow">and</span> <span class="n">to</span> <span class="o">&lt;</span> <span class="bp">self</span><span class="o">.</span><span class="n">timeout</span><span class="p">:</span>
            <span class="k">yield</span> <span class="bp">self</span><span class="o">.</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span>
            <span class="n">to</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">write_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_end_transaction</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">write_data</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">readtrans</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">addr</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_start_transaction</span><span class="p">(</span><span class="n">write</span><span class="o">=</span><span class="bp">False</span><span class="p">,</span> <span class="n">address</span><span class="o">=</span><span class="n">addr</span><span class="p">)</span>
        <span class="k">assert</span> <span class="bp">self</span><span class="o">.</span><span class="n">done</span>
        <span class="k">print</span><span class="p">(</span><span class="s">&quot;Barebone: read transaction to {:08X}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">addr</span><span class="p">),</span> <span class="n">end</span><span class="o">=</span><span class="s">&#39;&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">mem_addr</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">addr</span>
        <span class="n">to</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">yield</span> <span class="bp">self</span><span class="o">.</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">read</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
        <span class="n">rd</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">read_data</span><span class="p">)</span>
        <span class="k">while</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">done</span> <span class="ow">and</span> <span class="n">to</span> <span class="o">&lt;</span> <span class="bp">self</span><span class="o">.</span><span class="n">timeout</span><span class="p">:</span>
            <span class="n">rd</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">read_data</span><span class="p">)</span>
            <span class="k">yield</span> <span class="bp">self</span><span class="o">.</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span>
            <span class="n">to</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="k">print</span><span class="p">(</span><span class="s">&quot; read {:08X}&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">rd</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_end_transaction</span><span class="p">(</span><span class="n">rd</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">acktrans</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">data</span><span class="o">=</span><span class="bp">None</span><span class="p">):</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">done</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">False</span>
        <span class="k">if</span> <span class="n">data</span> <span class="ow">is</span> <span class="ow">not</span> <span class="bp">None</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">read_data</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">data</span>
        <span class="k">yield</span> <span class="bp">self</span><span class="o">.</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">done</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="bp">True</span>

    <span class="c"># ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
    <span class="c"># Modules</span>
    <span class="c"># ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
    <span class="k">def</span> <span class="nf">get_generic</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">return</span> <span class="bp">self</span>

    <span class="k">def</span> <span class="nf">map_to_generic</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">generic</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        In this case *this* is the generic bus, there is no mapping that</span>
<span class="sd">        needs to be done.  Simply return ourself and all is good.</span>
<span class="sd">        :return:</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="p">[]</span>

    <span class="k">def</span> <span class="nf">map_from_generic</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">generic</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        In this case the *this* is the generic bus, use the signals</span>
<span class="sd">        passed, that is the expected behavior.</span>
<span class="sd">        :param generic: the generic bus to map from</span>
<span class="sd">        :return:</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">generic</span><span class="o">.</span><span class="n">write</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">generic</span><span class="o">.</span><span class="n">read</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">write_data</span> <span class="o">=</span> <span class="n">generic</span><span class="o">.</span><span class="n">write_data</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">read_data</span> <span class="o">=</span> <span class="n">generic</span><span class="o">.</span><span class="n">read_data</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">done</span> <span class="o">=</span> <span class="n">generic</span><span class="o">.</span><span class="n">done</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">per_addr</span> <span class="o">=</span> <span class="n">generic</span><span class="o">.</span><span class="n">per_addr</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">mem_addr</span> <span class="o">=</span> <span class="n">generic</span><span class="o">.</span><span class="n">mem_addr</span>

        <span class="k">return</span> <span class="p">[]</span>

    <span class="k">def</span> <span class="nf">peripheral_regfile</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">glbl</span><span class="p">,</span> <span class="n">regfile</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">base_address</span><span class="o">=</span><span class="mi">0</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        :param glbl:</span>
<span class="sd">        :param regfile:</span>
<span class="sd">        :param name:</span>
<span class="sd">        :param base_address:</span>
<span class="sd">        :return:</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="p">[]</span>

    <span class="k">def</span> <span class="nf">interconnect</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        :return:</span>
<span class="sd">        &quot;&quot;&quot;</span>

        <span class="k">return</span> <span class="p">[]</span></div>
</pre></div>

          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="nav-item nav-item-0"><a href="../../../../index.html">rhea 0.1pre documentation</a> &raquo;</li>
          <li class="nav-item nav-item-1"><a href="../../../index.html" >Module code</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &copy; Copyright 2015, Christopher L. Felton.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.3.1.
    </div>
  </body>
</html>