static inline int F_1 ( void )\r\n{\r\nT_1 V_1 , V_2 , V_3 , V_4 ;\r\nF_2 ( V_5 , V_1 , V_2 , V_3 , V_4 ) ;\r\nreturn V_1 != ( T_1 ) - 1 && V_2 == V_6 ;\r\n}\r\nstatic unsigned long F_3 ( void )\r\n{\r\nreturn V_7 ;\r\n}\r\nstatic T_2 int F_4 ( char * V_8 )\r\n{\r\nV_9 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned long long F_5 ( void )\r\n{\r\nunsigned long long V_10 ;\r\nV_10 = F_6 ( F_7 () , V_11 . V_12 ,\r\nV_11 . V_13 ) ;\r\nV_10 -= V_11 . V_14 ;\r\nreturn V_10 ;\r\n}\r\nstatic void T_2 F_8 ( void )\r\n{\r\nstruct V_15 * V_16 = & V_11 ;\r\nunsigned long long V_17 = F_7 () ;\r\nF_9 ( & V_16 -> V_12 , & V_16 -> V_13 ,\r\nV_7 , V_18 , 0 ) ;\r\nV_16 -> V_14 = F_6 ( V_17 , V_16 -> V_12 ,\r\nV_16 -> V_13 ) ;\r\nV_19 . V_20 = F_5 ;\r\nF_10 ( L_1 , V_16 -> V_14 ) ;\r\n}\r\nstatic void T_2 F_11 ( void )\r\n{\r\nV_21 . V_22 = L_2 ;\r\nV_23 . V_24 = V_25 ;\r\nif ( V_7 && V_9 )\r\nF_8 () ;\r\n}\r\nstatic void T_2 F_12 ( void )\r\n{\r\nF_13 ( V_26 ) ;\r\nF_13 ( V_27 ) ;\r\n}\r\nstatic void T_2 F_14 ( void )\r\n{\r\nT_1 V_1 , V_2 , V_3 , V_4 ;\r\nT_3 V_28 , V_29 ;\r\nF_2 ( V_30 , V_1 , V_2 , V_3 , V_4 ) ;\r\nif ( V_2 != V_31 ) {\r\nV_28 = V_29 = V_1 | ( ( ( T_3 ) V_2 ) << 32 ) ;\r\nF_15 ( V_29 , 1000 ) ;\r\nF_16 ( V_29 >> 32 ) ;\r\nF_10 ( L_3 ,\r\n( unsigned long ) V_29 / 1000 ,\r\n( unsigned long ) V_29 % 1000 ) ;\r\nif ( ! V_32 ) {\r\nF_15 ( V_28 , V_33 ) ;\r\nV_32 = V_28 ;\r\n}\r\nV_7 = V_29 ;\r\nV_34 . V_35 = F_3 ;\r\nV_34 . V_36 = F_3 ;\r\n#ifdef F_17\r\nV_37 = V_3 / V_33 ;\r\nF_10 ( L_4 ,\r\nV_3 ) ;\r\n#endif\r\n} else {\r\nF_18 ( L_5 ) ;\r\n}\r\nF_11 () ;\r\n#ifdef F_19\r\nV_38 = 1 ;\r\n#endif\r\nF_12 () ;\r\n}\r\nstatic T_1 T_2 F_20 ( void )\r\n{\r\nif ( F_21 ( V_39 ) ) {\r\nunsigned int V_1 ;\r\nunsigned int V_40 [ 3 ] ;\r\nF_22 ( V_41 , & V_1 , & V_40 [ 0 ] ,\r\n& V_40 [ 1 ] , & V_40 [ 2 ] ) ;\r\nif ( ! memcmp ( V_40 , L_6 , 12 ) )\r\nreturn V_41 ;\r\n} else if ( V_42 && F_23 ( L_7 ) &&\r\nF_1 () )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic bool T_2 F_24 ( void )\r\n{\r\nT_1 V_1 , V_2 , V_3 , V_4 ;\r\nF_2 ( V_43 , V_1 , V_2 , V_3 , V_4 ) ;\r\nreturn ( V_1 & ( 1 << V_44 ) ) == 0 &&\r\n( V_1 & ( 1 << V_45 ) ) != 0 ;\r\n}
