<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>PRFW (scalar plus vector) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">PRFW (scalar plus vector)</h2><p>Gather prefetch words (scalar plus vector)</p>
      <p class="aml">This instruction performs a gather prefetch of  words from the active memory addresses generated by a
64-bit scalar base plus vector index.
The index values are  optionally  first      sign-extended or zero-extended from 32 to 64 bits and then multiplied by 4.
Inactive addresses are not prefetched from memory.</p>
      <p class="aml">The &lt;prfop&gt; operand specifies the prefetch hint as follows:</p>
      <ul>
        <li>
          Access type:<ul>
              <li>
                PLD for prefetch for load.
              </li>
              <li>
                PST for prefetch for store.
              </li>
            </ul>
          
        </li>
        <li>
          Target cache level:<ul>
              <li>
                L1 for Level 1 cache.
              </li>
              <li>
                L2 for Level 2 cache.
              </li>
              <li>
                L3 for Level 3 cache.
              </li>
            </ul>
          
        </li>
        <li>
          Policy:<ul>
              <li>
                KEEP for retained or temporal prefetch, allocated in the cache normally.
              </li>
              <li>
                STRM for streaming or non-temporal prefetch, for data that is used only once.
              </li>
            </ul>
          
        </li>
      </ul>
      <p class="aml">This instruction is illegal when executed in Streaming SVE mode, unless FEAT_SME_FA64 is implemented and enabled.</p>
    
    <p class="desc">
      It has encodings from 3 classes:
      <a href="#iclass_32_bit_scaled_offset">32-bit scaled offset</a>
      , 
      <a href="#iclass_32_bit_unpacked_scaled_offset">32-bit unpacked scaled offset</a>
       and 
      <a href="#iclass_64_bit_scaled_offset">64-bit scaled offset</a>
    </p>
    <h3 class="classheading"><a id="iclass_32_bit_scaled_offset"/>32-bit scaled offset<span style="font-size:smaller;"><br/>(FEAT_SVE)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td colspan="5" class="lr">Zm</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td colspan="3" class="lr">Pg</td><td colspan="5" class="lr">Rn</td><td class="lr">0</td><td colspan="4" class="lr">prfop</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td colspan="2"/><td/><td/><td colspan="5"/><td/><td colspan="2" class="droppedname">msz</td><td colspan="3"/><td colspan="5"/><td/><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="prfw_i_p_bz_s_x32_scaled"/><p class="asm-code">PRFW  <a href="#prfop" title="Is the prefetch operation specifier, ">&lt;prfop&gt;</a>, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, <a href="#Zm__3" title="Is the name of the offset scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.S, <a href="#mod__2" title="Is the index extend and shift specifier, ">&lt;mod&gt;</a> #2]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 32;
let g : integer = UInt(Pg);
let n : integer = UInt(Rn);
let m : integer = UInt(Zm);
let level : integer = UInt(prfop[2:1]);
let stream : boolean = (prfop[0] == '1');
let pref_hint : PrefetchHint = if prfop[3] == '0' then Prefetch_READ else Prefetch_WRITE;
let offs_size : integer{} = 32;
let offs_unsigned : boolean = (xs == '0');
let scale : integer = 2;</p>
    <h3 class="classheading"><a id="iclass_32_bit_unpacked_scaled_offset"/>32-bit unpacked scaled offset<span style="font-size:smaller;"><br/>(FEAT_SVE)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">xs</td><td class="lr">1</td><td colspan="5" class="lr">Zm</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td colspan="3" class="lr">Pg</td><td colspan="5" class="lr">Rn</td><td class="lr">0</td><td colspan="4" class="lr">prfop</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td colspan="2"/><td/><td/><td colspan="5"/><td/><td colspan="2" class="droppedname">msz</td><td colspan="3"/><td colspan="5"/><td/><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="prfw_i_p_bz_d_x32_scaled"/><p class="asm-code">PRFW  <a href="#prfop" title="Is the prefetch operation specifier, ">&lt;prfop&gt;</a>, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, <a href="#Zm__3" title="Is the name of the offset scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.D, <a href="#mod__2" title="Is the index extend and shift specifier, ">&lt;mod&gt;</a> #2]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 64;
let g : integer = UInt(Pg);
let n : integer = UInt(Rn);
let m : integer = UInt(Zm);
let level : integer = UInt(prfop[2:1]);
let stream : boolean = (prfop[0] == '1');
let pref_hint : PrefetchHint = if prfop[3] == '0' then Prefetch_READ else Prefetch_WRITE;
let offs_size : integer{} = 32;
let offs_unsigned : boolean = (xs == '0');
let scale : integer = 2;</p>
    <h3 class="classheading"><a id="iclass_64_bit_scaled_offset"/>64-bit scaled offset<span style="font-size:smaller;"><br/>(FEAT_SVE)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td colspan="5" class="lr">Zm</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td colspan="3" class="lr">Pg</td><td colspan="5" class="lr">Rn</td><td class="lr">0</td><td colspan="4" class="lr">prfop</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td colspan="2"/><td colspan="2"/><td colspan="5"/><td/><td colspan="2" class="droppedname">msz</td><td colspan="3"/><td colspan="5"/><td/><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="prfw_i_p_bz_d_64_scaled"/><p class="asm-code">PRFW  <a href="#prfop" title="Is the prefetch operation specifier, ">&lt;prfop&gt;</a>, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, <a href="#Zm__3" title="Is the name of the offset scalable vector register, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.D, LSL #2]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 64;
let g : integer = UInt(Pg);
let n : integer = UInt(Rn);
let m : integer = UInt(Zm);
let level : integer = UInt(prfop[2:1]);
let stream : boolean = (prfop[0] == '1');
let pref_hint : PrefetchHint = if prfop[3] == '0' then Prefetch_READ else Prefetch_WRITE;
let offs_size : integer{} = 64;
let offs_unsigned : boolean = TRUE;
let scale : integer = 2;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;prfop&gt;</td><td><a id="prfop"/>
        <p>Is the prefetch operation specifier, 
          encoded in
          <q>prfop</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">prfop</th>
                <th class="symbol">&lt;prfop&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0000</td>
                <td class="symbol">PLDL1KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="symbol">PLDL1STRM</td>
              </tr>
              <tr>
                <td class="bitfield">0010</td>
                <td class="symbol">PLDL2KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">0011</td>
                <td class="symbol">PLDL2STRM</td>
              </tr>
              <tr>
                <td class="bitfield">0100</td>
                <td class="symbol">PLDL3KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">0101</td>
                <td class="symbol">PLDL3STRM</td>
              </tr>
              <tr>
                <td class="bitfield">x11x</td>
                <td class="symbol">#uimm4</td>
              </tr>
              <tr>
                <td class="bitfield">1000</td>
                <td class="symbol">PSTL1KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">1001</td>
                <td class="symbol">PSTL1STRM</td>
              </tr>
              <tr>
                <td class="bitfield">1010</td>
                <td class="symbol">PSTL2KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">1011</td>
                <td class="symbol">PSTL2STRM</td>
              </tr>
              <tr>
                <td class="bitfield">1100</td>
                <td class="symbol">PSTL3KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">1101</td>
                <td class="symbol">PSTL3STRM</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pg&gt;</td><td><a id="Pg"/>
        
          <p class="aml">Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP__3"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm__3"/>
        
          <p class="aml">Is the name of the offset scalable vector register, encoded in the "Zm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;mod&gt;</td><td><a id="mod__2"/>
        <p>Is the index extend and shift specifier, 
          encoded in
          <q>xs</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">xs</th>
                <th class="symbol">&lt;mod&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">UXTW</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">SXTW</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckNonStreamingSVEEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = VL DIV esize;
let mask : bits(PL) = P{}(g);
var base : bits(64);
var offset : bits(VL);

if <a href="shared_pseudocode.html#func_AnyActiveElement_3" title="">AnyActiveElement</a>{PL}(mask, esize) then
    base = if n == 31 then <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() else <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
    offset = <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(m);
end;

for e = 0 to elements-1 do
    if <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(mask, e, esize) then
        let offselt : bits(offs_size) = offset[e*:esize][offs_size-1:0];
        let off : integer = if offs_unsigned then UInt(offselt) else SInt(offselt);
        let addr : bits(64) = base + (off &lt;&lt; scale);
        Hint_Prefetch(addr, pref_hint, level, stream);
    end;
end;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
