#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Sep 10 12:24:47 2014
# Process ID: 4548
# Log file: /home/jared/Research/vivado_workspace/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_2 /home/jared/Research/vivado_workspace/vivado/project_2 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
set_property ip_repo_paths  /home/jared/Research/vivado_workspace/ip [current_fileset]
update_ip_catalog
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv RIT:user:jmb_axi_counter:1.0 jmb_axi_counter_0
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS
connect_bd_intf_net [get_bd_intf_pins jmb_axi_counter_0/M00_AXIS] [get_bd_intf_ports M00_AXIS]
endgroup
startgroup
create_bd_port -dir I -type clk m00_axis_aclk
connect_bd_net [get_bd_pins /jmb_axi_counter_0/m00_axis_aclk] [get_bd_ports m00_axis_aclk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports m00_axis_aclk]
endgroup
startgroup
create_bd_port -dir I -type rst m00_axis_aresetn
connect_bd_net [get_bd_pins /jmb_axi_counter_0/m00_axis_aresetn] [get_bd_ports m00_axis_aresetn]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
save_bd_design
launch_runs synth_1
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sim_1/new/jmb_counter_tb.v w ]
add_files -fileset sim_1 /home/jared/Research/vivado_workspace/vivado/project_2/project_2.srcs/sim_1/new/jmb_counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
