

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Wed Mar 23 01:33:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.567 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97|  0.970 us|  0.970 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    224|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   2|    765|   1886|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    587|    -|
|Register         |        -|   -|    608|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   2|   1373|   2697|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   2|      3|     15|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                    |control_s_axi                   |        0|   0|  560|  680|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U4  |fsqrt_32ns_32ns_32_16_no_dsp_1  |        0|   0|    0|    0|    0|
    |mul_9s_9s_18_1_1_U5                |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U6                |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U7                |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U8                |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U9                |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U10               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U11               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U12               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U13               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U14               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U15               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U16               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U17               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U18               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U19               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |mul_9s_9s_18_1_1_U20               |mul_9s_9s_18_1_1                |        0|   0|    0|   51|    0|
    |sitofp_32s_32_6_no_dsp_1_U2        |sitofp_32s_32_6_no_dsp_1        |        0|   0|    0|    0|    0|
    |sitofp_32s_32_6_no_dsp_1_U3        |sitofp_32s_32_6_no_dsp_1        |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2|  765| 1886|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |sub_ln16_10_fu_559_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_11_fu_573_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_12_fu_587_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_13_fu_601_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_14_fu_615_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_15_fu_629_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln16_1_fu_423_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_2_fu_447_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_3_fu_461_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_4_fu_475_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_5_fu_489_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_6_fu_503_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_7_fu_517_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_8_fu_531_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_9_fu_545_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln16_fu_399_p2     |         -|   0|  0|  14|           9|           9|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 224|         144|         144|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  494|         99|    1|         99|
    |grp_fu_364_p0  |   14|          3|   32|         96|
    |grp_fu_364_p1  |   14|          3|   32|         96|
    |grp_fu_368_p0  |   65|         16|   32|        512|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  587|        121|   97|        803|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  98|   0|   98|          0|
    |conv12_1_reg_930      |  32|   0|   32|          0|
    |mul_ln16_10_reg_1010  |  18|   0|   18|          0|
    |mul_ln16_11_reg_1020  |  18|   0|   18|          0|
    |mul_ln16_12_reg_1030  |  18|   0|   18|          0|
    |mul_ln16_13_reg_1040  |  18|   0|   18|          0|
    |mul_ln16_14_reg_1050  |  18|   0|   18|          0|
    |mul_ln16_15_reg_1060  |  18|   0|   18|          0|
    |mul_ln16_1_reg_840    |  18|   0|   18|          0|
    |mul_ln16_2_reg_925    |  18|   0|   18|          0|
    |mul_ln16_3_reg_940    |  18|   0|   18|          0|
    |mul_ln16_4_reg_950    |  18|   0|   18|          0|
    |mul_ln16_5_reg_960    |  18|   0|   18|          0|
    |mul_ln16_6_reg_970    |  18|   0|   18|          0|
    |mul_ln16_7_reg_980    |  18|   0|   18|          0|
    |mul_ln16_8_reg_990    |  18|   0|   18|          0|
    |mul_ln16_9_reg_1000   |  18|   0|   18|          0|
    |mul_ln16_reg_835      |  18|   0|   18|          0|
    |reg_379               |  32|   0|   32|          0|
    |reg_385               |  32|   0|   32|          0|
    |sub_ln16_10_reg_885   |   9|   0|    9|          0|
    |sub_ln16_11_reg_890   |   9|   0|    9|          0|
    |sub_ln16_12_reg_895   |   9|   0|    9|          0|
    |sub_ln16_13_reg_900   |   9|   0|    9|          0|
    |sub_ln16_14_reg_905   |   9|   0|    9|          0|
    |sub_ln16_15_reg_910   |   9|   0|    9|          0|
    |sub_ln16_2_reg_845    |   9|   0|    9|          0|
    |sub_ln16_3_reg_850    |   9|   0|    9|          0|
    |sub_ln16_4_reg_855    |   9|   0|    9|          0|
    |sub_ln16_5_reg_860    |   9|   0|    9|          0|
    |sub_ln16_6_reg_865    |   9|   0|    9|          0|
    |sub_ln16_7_reg_870    |   9|   0|    9|          0|
    |sub_ln16_8_reg_875    |   9|   0|    9|          0|
    |sub_ln16_9_reg_880    |   9|   0|    9|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 608|   0|  608|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    9|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    9|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

