<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1826" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1826{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1826{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1826{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1826{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1826{left:96px;bottom:1025px;letter-spacing:-0.25px;word-spacing:-0.05px;}
#t6_1826{left:289px;bottom:1025px;letter-spacing:-0.22px;word-spacing:-0.06px;}
#t7_1826{left:289px;bottom:988px;letter-spacing:-0.24px;word-spacing:0.04px;}
#t8_1826{left:96px;bottom:933px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t9_1826{left:96px;bottom:912px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ta_1826{left:96px;bottom:891px;letter-spacing:0.12px;word-spacing:-0.74px;}
#tb_1826{left:96px;bottom:869px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tc_1826{left:96px;bottom:848px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_1826{left:96px;bottom:826px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_1826{left:96px;bottom:768px;letter-spacing:0.2px;}
#tf_1826{left:206px;bottom:768px;letter-spacing:0.21px;}
#tg_1826{left:96px;bottom:732px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_1826{left:96px;bottom:701px;}
#ti_1826{left:124px;bottom:701px;letter-spacing:0.16px;word-spacing:5.78px;}
#tj_1826{left:307px;bottom:701px;letter-spacing:0.14px;word-spacing:5.78px;}
#tk_1826{left:124px;bottom:680px;letter-spacing:0.14px;word-spacing:3.38px;}
#tl_1826{left:124px;bottom:658px;letter-spacing:0.13px;word-spacing:-0.2px;}
#tm_1826{left:124px;bottom:637px;letter-spacing:0.13px;word-spacing:0.22px;}
#tn_1826{left:748px;bottom:637px;letter-spacing:0.06px;word-spacing:0.36px;}
#to_1826{left:124px;bottom:616px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tp_1826{left:187px;bottom:616px;letter-spacing:-0.08px;word-spacing:0.09px;}
#tq_1826{left:263px;bottom:616px;}
#tr_1826{left:269px;bottom:616px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ts_1826{left:96px;bottom:588px;}
#tt_1826{left:124px;bottom:588px;letter-spacing:0.16px;word-spacing:0.56px;}
#tu_1826{left:424px;bottom:588px;letter-spacing:0.14px;word-spacing:0.36px;}
#tv_1826{left:124px;bottom:567px;letter-spacing:0.14px;word-spacing:1.3px;}
#tw_1826{left:124px;bottom:545px;letter-spacing:0.11px;}
#tx_1826{left:96px;bottom:518px;}
#ty_1826{left:124px;bottom:518px;letter-spacing:0.14px;word-spacing:-0.72px;}
#tz_1826{left:277px;bottom:518px;letter-spacing:0.12px;word-spacing:-0.77px;}
#t10_1826{left:124px;bottom:496px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t11_1826{left:124px;bottom:475px;letter-spacing:0.14px;word-spacing:2.07px;}
#t12_1826{left:124px;bottom:454px;letter-spacing:0.12px;}
#t13_1826{left:96px;bottom:426px;}
#t14_1826{left:124px;bottom:426px;letter-spacing:0.14px;word-spacing:-0.54px;}
#t15_1826{left:292px;bottom:426px;letter-spacing:0.13px;word-spacing:-0.58px;}
#t16_1826{left:124px;bottom:405px;letter-spacing:0.12px;word-spacing:-0.18px;}
#t17_1826{left:124px;bottom:383px;letter-spacing:0.13px;word-spacing:-0.75px;}
#t18_1826{left:124px;bottom:362px;letter-spacing:0.07px;word-spacing:3.77px;}
#t19_1826{left:592px;bottom:362px;}
#t1a_1826{left:598px;bottom:362px;letter-spacing:0.14px;word-spacing:3.64px;}
#t1b_1826{left:124px;bottom:341px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_1826{left:96px;bottom:313px;}
#t1d_1826{left:124px;bottom:313px;letter-spacing:0.14px;word-spacing:-0.18px;}
#t1e_1826{left:378px;bottom:313px;letter-spacing:0.13px;word-spacing:-0.18px;}
#t1f_1826{left:124px;bottom:292px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1g_1826{left:96px;bottom:264px;}
#t1h_1826{left:124px;bottom:264px;letter-spacing:0.14px;word-spacing:2.14px;}
#t1i_1826{left:452px;bottom:264px;letter-spacing:0.13px;word-spacing:2.13px;}
#t1j_1826{left:124px;bottom:243px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1k_1826{left:96px;bottom:215px;}
#t1l_1826{left:124px;bottom:215px;letter-spacing:0.14px;word-spacing:0.47px;}
#t1m_1826{left:314px;bottom:215px;letter-spacing:0.13px;word-spacing:0.44px;}
#t1n_1826{left:124px;bottom:194px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1o_1826{left:96px;bottom:166px;}
#t1p_1826{left:124px;bottom:166px;letter-spacing:0.16px;}
#t1q_1826{left:215px;bottom:166px;letter-spacing:0.13px;word-spacing:0.28px;}
#t1r_1826{left:124px;bottom:145px;letter-spacing:0.11px;word-spacing:0.23px;}
#t1s_1826{left:124px;bottom:124px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1t_1826{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1826{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1826{font-size:31px;font-family:Arial-Bold_61q;color:#000;}
.s3_1826{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1826{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1826{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1826{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1826{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_1826{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1826" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1826Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1826" style="-webkit-user-select: none;"><object width="935" height="1210" data="1826/1826.svg" type="image/svg+xml" id="pdf1826" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1826" class="t s1_1826">General-Purpose Instructions in 64-Bit Mode </span><span id="t2_1826" class="t s1_1826">559 </span>
<span id="t3_1826" class="t s1_1826">24594—Rev. 3.35—June 2023 </span><span id="t4_1826" class="t s1_1826">AMD64 Technology </span>
<span id="t5_1826" class="t s2_1826">Appendix B </span><span id="t6_1826" class="t s2_1826">General-Purpose Instructions in </span>
<span id="t7_1826" class="t s2_1826">64-Bit Mode </span>
<span id="t8_1826" class="t s3_1826">This appendix provides details of the general-purpose instructions in 64-bit mode and its differences </span>
<span id="t9_1826" class="t s3_1826">from legacy and compatibility modes. The appendix covers only the general-purpose instructions </span>
<span id="ta_1826" class="t s3_1826">(those described in Chapter 3, “General-Purpose Instruction Reference”). It does not cover the 128-bit </span>
<span id="tb_1826" class="t s3_1826">media, 64-bit media, or x87 floating-point instructions because those instructions are not affected by </span>
<span id="tc_1826" class="t s3_1826">64-bit mode, other than in the access by such instructions to extended GPR and XMM registers when </span>
<span id="td_1826" class="t s3_1826">using a REX prefix. </span>
<span id="te_1826" class="t s4_1826">B.1 </span><span id="tf_1826" class="t s4_1826">General Rules for 64-Bit Mode </span>
<span id="tg_1826" class="t s3_1826">In 64-bit mode, the following general rules apply to instructions and their operands: </span>
<span id="th_1826" class="t s5_1826">• </span><span id="ti_1826" class="t s5_1826">“Promoted to 64 Bit”</span><span id="tj_1826" class="t s3_1826">: If an instruction’s operand size (16-bit or 32-bit) in legacy and </span>
<span id="tk_1826" class="t s3_1826">compatibility modes depends on the CS.D bit and the operand-size override prefix, then the </span>
<span id="tl_1826" class="t s3_1826">operand-size choices in 64-bit mode are extended from 16-bit and 32-bit to include 64 bits (with a </span>
<span id="tm_1826" class="t s3_1826">REX prefix), or the operand size is fixed at 64 bits. Such instructions are said to be “</span><span id="tn_1826" class="t s6_1826">Promoted to </span>
<span id="to_1826" class="t s6_1826">64 bits” </span><span id="tp_1826" class="t s3_1826">in Table B</span><span id="tq_1826" class="t s7_1826">-</span><span id="tr_1826" class="t s3_1826">1. However, byte-operand opcodes of such instructions are not promoted. </span>
<span id="ts_1826" class="t s5_1826">• </span><span id="tt_1826" class="t s5_1826">Byte-Operand Opcodes Not Promoted</span><span id="tu_1826" class="t s3_1826">: As stated above in “Promoted to 64 Bit”, byte-operand </span>
<span id="tv_1826" class="t s3_1826">opcodes of promoted instructions are not promoted. Those opcodes continue to operate only on </span>
<span id="tw_1826" class="t s3_1826">bytes. </span>
<span id="tx_1826" class="t s5_1826">• </span><span id="ty_1826" class="t s5_1826">Fixed Operand Size</span><span id="tz_1826" class="t s3_1826">: If an instruction’s operand size is fixed in legacy mode (thus, independent of </span>
<span id="t10_1826" class="t s3_1826">CS.D and prefix overrides), that operand size is usually fixed at the same size in 64-bit mode. For </span>
<span id="t11_1826" class="t s3_1826">example, CPUID operates on 32-bit operands, irrespective of attempts to override the operand </span>
<span id="t12_1826" class="t s3_1826">size. </span>
<span id="t13_1826" class="t s5_1826">• </span><span id="t14_1826" class="t s5_1826">Default Operand Size</span><span id="t15_1826" class="t s3_1826">: The default operand size for most instructions is 32 bits, and a REX prefix </span>
<span id="t16_1826" class="t s3_1826">must be used to change the operand size to 64 bits. However, two groups of instructions default to </span>
<span id="t17_1826" class="t s3_1826">64-bit operand size and do not need a REX prefix: (1) near branches and (2) all instructions, except </span>
<span id="t18_1826" class="t s3_1826">far branches, that implicitly reference the RSP. See Table B</span><span id="t19_1826" class="t s7_1826">-</span><span id="t1a_1826" class="t s3_1826">5 on page 587 for a list of all </span>
<span id="t1b_1826" class="t s3_1826">instructions that default to 64-bit operand size. </span>
<span id="t1c_1826" class="t s5_1826">• </span><span id="t1d_1826" class="t s5_1826">Zero-Extension of 32-Bit Results</span><span id="t1e_1826" class="t s3_1826">: Operations on 32-bit operands in 64-bit mode zero-extend the </span>
<span id="t1f_1826" class="t s3_1826">high 32 bits of 64-bit GPR destination registers. </span>
<span id="t1g_1826" class="t s5_1826">• </span><span id="t1h_1826" class="t s5_1826">No Extension of 8-Bit and 16-Bit Results</span><span id="t1i_1826" class="t s3_1826">: Operations on 8-bit and 16-bit operands in 64-bit </span>
<span id="t1j_1826" class="t s3_1826">mode leave the high 56 or 48 bits, respectively, of 64-bit GPR destination registers unchanged. </span>
<span id="t1k_1826" class="t s5_1826">• </span><span id="t1l_1826" class="t s5_1826">Shift and Rotate Counts</span><span id="t1m_1826" class="t s3_1826">: When the operand size is 64 bits, shifts and rotates use one additional </span>
<span id="t1n_1826" class="t s3_1826">bit (6 bits total) to specify shift-count or rotate-count, allowing 64-bit shifts and rotates. </span>
<span id="t1o_1826" class="t s5_1826">• </span><span id="t1p_1826" class="t s5_1826">Immediates</span><span id="t1q_1826" class="t s3_1826">: The maximum size of immediate operands is 32 bits, except that 64-bit immediates </span>
<span id="t1r_1826" class="t s3_1826">can be MOVed into 64-bit GPRs. Immediates that are less than 64 bits are a maximum of 32 bits, </span>
<span id="t1s_1826" class="t s3_1826">and are sign-extended to 64 bits during use. </span>
<span id="t1t_1826" class="t s8_1826">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
