Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon May  2 03:12:51 2022
| Host             : DESKTOP-9E4J9LU running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_FPGA_power_routed.rpt -pb CPU_FPGA_power_summary_routed.pb -rpx CPU_FPGA_power_routed.rpx
| Design           : CPU_FPGA
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 21.124 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 20.404                           |
| Device Static (W)        | 0.719                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 121.4                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     3.573 |     3033 |       --- |             --- |
|   LUT as Logic           |     3.418 |     1946 |     63400 |            3.07 |
|   CARRY4                 |     0.067 |       39 |     15850 |            0.25 |
|   Register               |     0.028 |      526 |    126800 |            0.41 |
|   BUFG                   |     0.026 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |     0.020 |      186 |     63400 |            0.29 |
|   LUT as Distributed RAM |     0.015 |       48 |     19000 |            0.25 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |     3.787 |     2178 |       --- |             --- |
| I/O                      |    13.045 |       17 |       210 |            8.10 |
| Static Power             |     0.719 |          |           |                 |
| Total                    |    21.124 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.866 |       7.363 |      0.502 |
| Vccaux    |       1.800 |     0.562 |       0.478 |      0.084 |
| Vcco33    |       3.300 |     3.695 |       3.691 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.000 |      0.016 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| CPU_FPGA                               |    20.404 |
|   CPU                                  |     6.814 |
|     CTRL                               |     0.077 |
|     DP                                 |     6.737 |
|       ALU                              |     0.348 |
|       BC                               |    <0.001 |
|       DC                               |     3.862 |
|       DM                               |     0.107 |
|       IM                               |     0.384 |
|       PC                               |     1.655 |
|       RF                               |     0.256 |
|         register_mem_reg_r1_0_31_0_5   |     0.005 |
|         register_mem_reg_r1_0_31_12_17 |     0.003 |
|         register_mem_reg_r1_0_31_18_23 |     0.003 |
|         register_mem_reg_r1_0_31_24_29 |     0.003 |
|         register_mem_reg_r1_0_31_30_31 |     0.001 |
|         register_mem_reg_r1_0_31_6_11  |     0.003 |
|         register_mem_reg_r2_0_31_0_5   |     0.025 |
|         register_mem_reg_r2_0_31_12_17 |     0.018 |
|         register_mem_reg_r2_0_31_18_23 |     0.012 |
|         register_mem_reg_r2_0_31_24_29 |     0.011 |
|         register_mem_reg_r2_0_31_30_31 |     0.004 |
|         register_mem_reg_r2_0_31_6_11  |     0.026 |
|   SVG                                  |     0.462 |
|     FDIV                               |     0.055 |
|     SCOUNT                             |     0.407 |
+----------------------------------------+-----------+


