;#include "main.h"
;PCODE: $00000000 VOL: 0
	#ifndef __SLEEP_DEFINED__
;PCODE: $00000001 VOL: 0
	#define __SLEEP_DEFINED__
;PCODE: $00000002 VOL: 0
	.EQU __se_bit=0x01
;PCODE: $00000003 VOL: 0
	.EQU __sm_mask=0x0E
;PCODE: $00000004 VOL: 0
	.EQU __sm_adc_noise_red=0x02
;PCODE: $00000005 VOL: 0
	.EQU __sm_powerdown=0x04
;PCODE: $00000006 VOL: 0
	.EQU __sm_powersave=0x06
;PCODE: $00000007 VOL: 0
	.EQU __sm_standby=0x0C
;PCODE: $00000008 VOL: 0
	.EQU __sm_ext_standby=0x0E
;PCODE: $00000009 VOL: 0
	.SET power_ctrl_reg=smcr
;PCODE: $0000000A VOL: 0
	#endif
;PCODE: $0000000B VOL: 0
;PCODE: $0000000C VOL: 0
;#include "system.h"
;
;void system_init(){
; 0001 0004 void system_init(){

	.CSEG
;PCODE: $0000000D VOL: 0
;PCODE: $0000000E VOL: 0
; 0001 0005    // Crystal Oscillator division factor: 1
; 0001 0006    #pragma optsize-
; 0001 0007    CLKPR=(1<<CLKPCE);
;PCODE: $0000000F VOL: 0
;PCODE: $00000010 VOL: 0
; 0001 0008    CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
;PCODE: $00000011 VOL: 0
;PCODE: $00000012 VOL: 0
; 0001 0009    #ifdef _OPTIMIZE_SIZE_
; 0001 000A    #pragma optsize+
; 0001 000B    #endif
; 0001 000C 
; 0001 000D    // Input/Output Ports initialization
; 0001 000E    // Port B initialization
; 0001 000F    // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=Out Bit0=In
; 0001 0010    DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (1<<DDB1) | (0<<DDB0);
;PCODE: $00000013 VOL: 0
;PCODE: $00000014 VOL: 0
; 0001 0011    // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=0 Bit0=T
; 0001 0012    PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
;PCODE: $00000015 VOL: 0
;PCODE: $00000016 VOL: 0
; 0001 0013 
; 0001 0014    // Port C initialization
; 0001 0015    // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
; 0001 0016    DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
;PCODE: $00000017 VOL: 0
;PCODE: $00000018 VOL: 0
; 0001 0017    // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
; 0001 0018    PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
;PCODE: $00000019 VOL: 0
;PCODE: $0000001A VOL: 0
; 0001 0019 
; 0001 001A    // Port D initialization
; 0001 001B    // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
; 0001 001C    DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
;PCODE: $0000001B VOL: 0
;PCODE: $0000001C VOL: 0
; 0001 001D    // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
; 0001 001E    PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
;PCODE: $0000001D VOL: 0
;PCODE: $0000001E VOL: 0
; 0001 001F 
; 0001 0020    // Timer/Counter 0 initialization
; 0001 0021    // Clock source: System Clock
; 0001 0022    // Clock value: Timer 0 Stopped
; 0001 0023    // Mode: Normal top=0xFF
; 0001 0024    // OC0A output: Disconnected
; 0001 0025    // OC0B output: Disconnected
; 0001 0026    TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
;PCODE: $0000001F VOL: 0
;PCODE: $00000020 VOL: 0
; 0001 0027    TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
;PCODE: $00000021 VOL: 0
;PCODE: $00000022 VOL: 0
; 0001 0028    TCNT0=0x00;
;PCODE: $00000023 VOL: 0
;PCODE: $00000024 VOL: 0
; 0001 0029    OCR0A=0x00;
;PCODE: $00000025 VOL: 0
;PCODE: $00000026 VOL: 0
; 0001 002A    OCR0B=0x00;
;PCODE: $00000027 VOL: 0
;PCODE: $00000028 VOL: 0
; 0001 002B 
; 0001 002C    // Timer/Counter 1 initialization
; 0001 002D    // Clock source: System Clock
; 0001 002E    // Clock value: Timer1 Stopped
; 0001 002F    // Mode: Normal top=0xFFFF
; 0001 0030    // OC1A output: Disconnected
; 0001 0031    // OC1B output: Disconnected
; 0001 0032    // Noise Canceler: Off
; 0001 0033    // Input Capture on Falling Edge
; 0001 0034    // Timer1 Overflow Interrupt: Off
; 0001 0035    // Input Capture Interrupt: Off
; 0001 0036    // Compare A Match Interrupt: Off
; 0001 0037    // Compare B Match Interrupt: Off
; 0001 0038    TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
;PCODE: $00000029 VOL: 0
;PCODE: $0000002A VOL: 0
; 0001 0039    TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
;PCODE: $0000002B VOL: 0
;PCODE: $0000002C VOL: 0
; 0001 003A    TCNT1H=0x00;
;PCODE: $0000002D VOL: 0
;PCODE: $0000002E VOL: 0
; 0001 003B    TCNT1L=0x00;
;PCODE: $0000002F VOL: 0
;PCODE: $00000030 VOL: 0
; 0001 003C    ICR1H=0x00;
;PCODE: $00000031 VOL: 0
;PCODE: $00000032 VOL: 0
; 0001 003D    ICR1L=0x00;
;PCODE: $00000033 VOL: 0
;PCODE: $00000034 VOL: 0
; 0001 003E    OCR1AH=0x00;
;PCODE: $00000035 VOL: 0
;PCODE: $00000036 VOL: 0
; 0001 003F    OCR1AL=0x00;
;PCODE: $00000037 VOL: 0
;PCODE: $00000038 VOL: 0
; 0001 0040    OCR1BH=0x00;
;PCODE: $00000039 VOL: 0
;PCODE: $0000003A VOL: 0
; 0001 0041    OCR1BL=0x00;
;PCODE: $0000003B VOL: 0
;PCODE: $0000003C VOL: 0
; 0001 0042 
; 0001 0043    // Timer/Counter 2 initialization
; 0001 0044    // Clock source: System Clock
; 0001 0045    // Clock value: Timer2 Stopped
; 0001 0046    // Mode: Normal top=0xFF
; 0001 0047    // OC2A output: Disconnected
; 0001 0048    // OC2B output: Disconnected
; 0001 0049    ASSR=(0<<EXCLK) | (0<<AS2);
;PCODE: $0000003D VOL: 0
;PCODE: $0000003E VOL: 0
; 0001 004A    TCCR2A=(0<<COM2A1) | (0<<COM2A0) | (0<<COM2B1) | (0<<COM2B0) | (0<<WGM21) | (0<<WGM20);
;PCODE: $0000003F VOL: 0
;PCODE: $00000040 VOL: 0
; 0001 004B    TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (0<<CS20);
;PCODE: $00000041 VOL: 0
;PCODE: $00000042 VOL: 0
; 0001 004C    TCNT2=0x00;
;PCODE: $00000043 VOL: 0
;PCODE: $00000044 VOL: 0
; 0001 004D    OCR2A=0x00;
;PCODE: $00000045 VOL: 0
;PCODE: $00000046 VOL: 0
; 0001 004E    OCR2B=0x00;
;PCODE: $00000047 VOL: 0
;PCODE: $00000048 VOL: 0
; 0001 004F 
; 0001 0050    // Timer/Counter 0 Interrupt(s) initialization
; 0001 0051    TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
;PCODE: $00000049 VOL: 0
;PCODE: $0000004A VOL: 0
; 0001 0052 
; 0001 0053    // Timer/Counter 1 Interrupt(s) initialization
; 0001 0054    TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
;PCODE: $0000004B VOL: 0
;PCODE: $0000004C VOL: 0
; 0001 0055 
; 0001 0056    // Timer/Counter 2 Interrupt(s) initialization
; 0001 0057    TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
;PCODE: $0000004D VOL: 0
;PCODE: $0000004E VOL: 0
; 0001 0058 
; 0001 0059    // External Interrupt(s) initialization
; 0001 005A    // INT0: Off
; 0001 005B    // INT1: Off
; 0001 005C    // Interrupt on any change on pins PCINT0-7: Off
; 0001 005D    // Interrupt on any change on pins PCINT8-14: Off
; 0001 005E    // Interrupt on any change on pins PCINT16-23: Off
; 0001 005F    EICRA=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
;PCODE: $0000004F VOL: 0
;PCODE: $00000050 VOL: 0
; 0001 0060    EIMSK=(0<<INT1) | (0<<INT0);
;PCODE: $00000051 VOL: 0
;PCODE: $00000052 VOL: 0
; 0001 0061    PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
;PCODE: $00000053 VOL: 0
;PCODE: $00000054 VOL: 0
; 0001 0062 
; 0001 0063    // USART initialization
; 0001 0064    // Communication Parameters: 8 Data, 1 Stop, No Parity
; 0001 0065    // USART Receiver: On
; 0001 0066    // USART Transmitter: On
; 0001 0067    // USART0 Mode: Asynchronous
; 0001 0068    // USART Baud Rate: 57600 (Double Speed Mode)
; 0001 0069    //UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (1<<U2X0) | (0<<MPCM0);
; 0001 006A    //UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
; 0001 006B    //UCSR0C=(0<<UMSEL01) | (0<<UMSEL00) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0) ...
; 0001 006C    //UBRR0H=0x00;
; 0001 006D    //UBRR0L=0x22;
; 0001 006E 
; 0001 006F    UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (1<<U2X0) | (0<<MPCM0);
;PCODE: $00000055 VOL: 0
;PCODE: $00000056 VOL: 0
; 0001 0070    UCSR0B=(1<<RXCIE0) | (1<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
;PCODE: $00000057 VOL: 0
;PCODE: $00000058 VOL: 0
; 0001 0071    UCSR0C=(0<<UMSEL01) | (0<<UMSEL00) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0);
;PCODE: $00000059 VOL: 0
;PCODE: $0000005A VOL: 0
; 0001 0072    UBRR0H=0x00;
;PCODE: $0000005B VOL: 0
;PCODE: $0000005C VOL: 0
; 0001 0073    UBRR0L=0x22;
;PCODE: $0000005D VOL: 0
;PCODE: $0000005E VOL: 0
; 0001 0074 
; 0001 0075    // Analog Comparator initialization
; 0001 0076    // Analog Comparator: Off
; 0001 0077    // The Analog Comparator's positive input is
; 0001 0078    // connected to the AIN0 pin
; 0001 0079    // The Analog Comparator's negative input is
; 0001 007A    // connected to the AIN1 pin
; 0001 007B    ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
;PCODE: $0000005F VOL: 0
;PCODE: $00000060 VOL: 0
; 0001 007C    ADCSRB=(0<<ACME);
;PCODE: $00000061 VOL: 0
;PCODE: $00000062 VOL: 0
; 0001 007D    // Digital input buffer on AIN0: On
; 0001 007E    // Digital input buffer on AIN1: On
; 0001 007F    DIDR1=(0<<AIN0D) | (0<<AIN1D);
;PCODE: $00000063 VOL: 0
;PCODE: $00000064 VOL: 0
; 0001 0080 
; 0001 0081    // ADC initialization
; 0001 0082    // ADC disabled
; 0001 0083    ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
;PCODE: $00000065 VOL: 0
;PCODE: $00000066 VOL: 0
; 0001 0084 
; 0001 0085    // SPI initialization
; 0001 0086    // SPI disabled
; 0001 0087    SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
;PCODE: $00000067 VOL: 0
;PCODE: $00000068 VOL: 0
; 0001 0088 
; 0001 0089    // TWI initialization
; 0001 008A    // TWI disabled
; 0001 008B    TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
;PCODE: $00000069 VOL: 0
;PCODE: $0000006A VOL: 0
; 0001 008C }
;PCODE: $0000006B VOL: 0
;PCODE: $0000006C VOL: 0
