Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Wed Feb 08 13:54:07 2017
| Host             : Shinsekai running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.682 |
| Dynamic (W)              | 0.507 |
| Device Static (W)        | 0.175 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 83.8  |
| Junction Temperature (C) | 26.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.028 |        9 |       --- |             --- |
| Slice Logic             |     0.005 |     8643 |       --- |             --- |
|   LUT as Logic          |     0.004 |     3113 |    203800 |            1.53 |
|   Register              |    <0.001 |     4493 |    407600 |            1.10 |
|   CARRY4                |    <0.001 |      189 |     50950 |            0.37 |
|   LUT as Shift Register |    <0.001 |       85 |     64000 |            0.13 |
|   F7/F8 Muxes           |    <0.001 |       16 |    203800 |           <0.01 |
|   Others                |     0.000 |      181 |       --- |             --- |
| Signals                 |     0.008 |     6533 |       --- |             --- |
| Block RAM               |     0.015 |       19 |       445 |            4.27 |
| MMCM                    |     0.212 |        2 |        10 |           20.00 |
| I/O                     |    <0.001 |        5 |       500 |            1.00 |
| GTX                     |     0.240 |        1 |        16 |            6.25 |
| Static Power            |     0.175 |          |           |                 |
| Total                   |     0.682 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.137 |       0.065 |      0.071 |
| Vccaux    |       1.800 |     0.146 |       0.117 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.113 |       0.109 |      0.004 |
| MGTAVtt   |       1.200 |     0.106 |       0.101 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                       | Domain                                                                                                      | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                                                     | eth/CLKFBIN                                                                                                 |            16.0 |
| CLKFBIN_1                                                                                                   | clocks/CLKFBIN                                                                                              |             8.0 |
| I                                                                                                           | clocks/I                                                                                                    |            32.0 |
| clk125_ub                                                                                                   | eth/clk125_ub                                                                                               |             8.0 |
| clk62_5_ub                                                                                                  | eth/clk62_5_ub                                                                                              |            16.0 |
| eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/GT0_TXOUTCLK_OUT | eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gtx_i/gt0_gtwizard_v2_5_gbe_gtx_i/GT0_TXOUTCLK_OUT |            16.0 |
| gt_clkp                                                                                                     | gt_clkp                                                                                                     |             8.0 |
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| top                                       |     0.507 |
|   clocks                                  |     0.107 |
|     clkdiv                                |    <0.001 |
|   eth                                     |     0.357 |
|     mac                                   |     0.004 |
|       U0/trimac_top/TRI_SPEED.TRIMAC_INST |     0.004 |
|     phy                                   |     0.246 |
|       gig_eth_pcs_pma_core                |     0.001 |
|       transceiver_inst                    |     0.245 |
|         gtwizard_inst                     |     0.244 |
|           gt0_rxresetfsm_i                |     0.002 |
|             sync_CPLLLOCK                 |    <0.001 |
|             sync_RXRESETDONE              |    <0.001 |
|             sync_data_valid               |    <0.001 |
|             sync_mmcm_lock_reclocked      |    <0.001 |
|             sync_run_phase_alignment_int  |    <0.001 |
|             sync_rx_fsm_reset_done_int    |    <0.001 |
|             sync_time_out_wait_bypass     |    <0.001 |
|           gt0_txresetfsm_i                |     0.002 |
|             sync_CPLLLOCK                 |    <0.001 |
|             sync_TXRESETDONE              |    <0.001 |
|             sync_mmcm_lock_reclocked      |    <0.001 |
|             sync_run_phase_alignment_int  |    <0.001 |
|             sync_time_out_wait_bypass     |    <0.001 |
|             sync_tx_fsm_reset_done_int    |    <0.001 |
|           gtwizard_v2_5_gbe_gtx_i         |     0.240 |
|             gt0_gtwizard_v2_5_gbe_gtx_i   |     0.240 |
|         reclock_encommaalign              |    <0.001 |
|         sync_block_data_valid             |    <0.001 |
|   ipbus                                   |     0.042 |
|     stretch_rx                            |    <0.001 |
|       clkdiv                              |    <0.001 |
|     stretch_tx                            |    <0.001 |
|       clkdiv                              |    <0.001 |
|     trans                                 |     0.004 |
|       cfg                                 |    <0.001 |
|       iface                               |     0.001 |
|       sm                                  |     0.002 |
|     udp_if                                |     0.037 |
|       ARP                                 |    <0.001 |
|       IPADDR                              |    <0.001 |
|       RARP_block                          |     0.002 |
|       clock_crossing_if                   |    <0.001 |
|       internal_ram                        |     0.002 |
|       internal_ram_selector               |    <0.001 |
|       internal_ram_shim                   |    <0.001 |
|       ipbus_rx_ram                        |     0.007 |
|       ipbus_tx_ram                        |     0.006 |
|       payload                             |     0.001 |
|       ping                                |    <0.001 |
|       resend                              |    <0.001 |
|       rx_byte_sum                         |    <0.001 |
|       rx_packet_parser                    |     0.003 |
|       rx_ram_mux                          |    <0.001 |
|       rx_ram_selector                     |    <0.001 |
|       rx_reset_block                      |    <0.001 |
|       rx_transactor                       |    <0.001 |
|       status                              |     0.001 |
|       status_buffer                       |     0.003 |
|       tx_byte_sum                         |    <0.001 |
|       tx_main                             |     0.002 |
|       tx_ram_selector                     |     0.001 |
|       tx_transactor                       |     0.002 |
|   slaves                                  |     0.001 |
|     fabric                                |    <0.001 |
|     slave0                                |    <0.001 |
|     slave1                                |    <0.001 |
|     slave2                                |    <0.001 |
|     slave3                                |    <0.001 |
|     slave4                                |    <0.001 |
|     slave5                                |    <0.001 |
+-------------------------------------------+-----------+


