xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"
design_1_Computer_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Computer_0_0/sim/design_1_Computer_0_0.v,incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"
design_1_vga_engine_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_engine_0_0/sim/design_1_vga_engine_0_0.v,incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"
design_1_Screen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Screen_0_0/sim/design_1_Screen_0_0.v,incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"incdir="../../../../processor_try2.gen/sources_1/bd/design_1/ipshared/3242"
glbl.v,Verilog,xil_defaultlib,glbl.v
