{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 6 -x 1520 -y 280 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace portBus SEG -pg 1 -lvl 6 -x 1520 -y 80 -defaultsOSRD
preplace portBus AN -pg 1 -lvl 6 -x 1520 -y 60 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 760 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 60L
preplace inst source_100mhz -pg 1 -lvl 1 -x 190 -y 310 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir UART right -pinY UART 120R -pinDir aresetn left -pinY aresetn 120L -pinDir aclk left -pinY aclk 100L
preplace inst sevenseg_driver -pg 1 -lvl 5 -x 1340 -y 60 -swap {3 0 2 1 4 5} -defaultsOSRD -pinDir clk left -pinY clk 160L -pinDir resetn left -pinY resetn 0L -pinBusDir display left -pinBusY display 100L -pinBusDir digit_enable left -pinBusY digit_enable 80L -pinBusDir ANODE right -pinBusY ANODE 0R -pinBusDir CATHODE right -pinBusY CATHODE 20R
preplace inst axi_7seg -pg 1 -lvl 4 -x 1040 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 23 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L -pinBusDir display right -pinBusY display 40R -pinBusDir digit_enable right -pinBusY digit_enable 20R
preplace netloc CLK100MHZ_1 1 0 1 NJ 310
preplace netloc CPU_RESETN_1 1 0 1 NJ 330
preplace netloc sevenseg_driver_ANODE 1 5 1 N 60
preplace netloc sevenseg_driver_CATHODE 1 5 1 N 80
preplace netloc source_100mhz_interconnect_aresetn 1 1 2 NJ 350 600
preplace netloc source_100mhz_peripheral_aresetn 1 1 4 380 330 580J 60 900 60 N
preplace netloc system_clock_clk_100mhz 1 1 4 360 370 620 260 900 220 N
preplace netloc axi_7seg_display 1 4 1 N 160
preplace netloc axi_7seg_digit_enable 1 4 1 N 140
preplace netloc hier_0_M_AXI 1 2 1 N 160
preplace netloc hier_0_UART 1 2 4 NJ 280 NJ 280 NJ 280 N
preplace netloc system_interconnect_M00_AXI 1 3 1 N 120
levelinfo -pg 1 0 190 480 760 1040 1340 1520
pagesize -pg 1 -db -bbox -sgen -150 0 1640 400
",
   "No Loops_ScaleFactor":"0.625705",
   "No Loops_TopLeft":"-142,-286",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
0
