
---------- Begin Simulation Statistics ----------
final_tick                                26887372500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61609                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869908                       # Number of bytes of host memory used
host_op_rate                                    62975                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   162.32                       # Real time elapsed on the host
host_tick_rate                              165649250                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10221810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026887                       # Number of seconds simulated
sim_ticks                                 26887372500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.734627                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  839977                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               842212                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2763                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1050318                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                620                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1630                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1010                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1059038                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2914                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          212                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2957171                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2956887                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2234                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     934981                       # Number of branches committed
system.cpu.commit.bw_lim_events                439335                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          623805                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000217                       # Number of instructions committed
system.cpu.commit.committedOps               10222027                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     53617497                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.190647                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.984391                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     50558271     94.29%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1168247      2.18%     96.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       339132      0.63%     97.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       397411      0.74%     97.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       268468      0.50%     98.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       209116      0.39%     98.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       113468      0.21%     98.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       124049      0.23%     99.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       439335      0.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     53617497                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                   9265875                       # Number of committed integer instructions.
system.cpu.commit.loads                         16474                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3677170     35.97%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          30072      0.29%     36.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         30069      0.29%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           16474      0.16%     36.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6467921     63.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10222027                       # Class of committed instruction
system.cpu.commit.refs                        6484395                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    298209                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10221810                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.377475                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.377475                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              51686916                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   557                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               805970                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11016724                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   453621                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1131945                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14677                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1922                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                414874                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1059038                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1721603                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      51918952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2489                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11278994                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            96                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   30442                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.019694                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1767677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             843511                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.209745                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           53702033                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.214774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.175447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 51615397     96.11%     96.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    86503      0.16%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    68706      0.13%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   668628      1.25%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    27571      0.05%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   165761      0.31%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    64023      0.12%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    62759      0.12%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   942685      1.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             53702033                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         6666                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         2028                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         9558                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          325                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         93030                       # number of prefetches that crossed the page
system.cpu.idleCycles                           72715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2562                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   995761                       # Number of branches executed
system.cpu.iew.exec_nop                           287                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.202447                       # Inst execution rate
system.cpu.iew.exec_refs                      6902133                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    6876703                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   70693                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 21073                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               551                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6882595                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10896095                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25430                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5049                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10886513                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               9681359                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14677                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               9672700                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        497882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              481                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          582                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4599                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       414664                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             53                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1761                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            801                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8005365                       # num instructions consuming a value
system.cpu.iew.wb_count                      10671105                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.312998                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2505664                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.198441                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10879863                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24182356                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2948131                       # number of integer regfile writes
system.cpu.ipc                               0.185961                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.185961                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3921652     36.01%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  177      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    27      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               32425      0.30%     36.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              32426      0.30%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 21      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     36.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25990      0.24%     36.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6878711     63.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10891565                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      945801                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.086838                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14887      1.57%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    434      0.05%      1.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                930465     98.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11517896                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           75793795                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10357575                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11228320                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10895610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10891565                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 198                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          673978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1492                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             36                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       657705                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      53702033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.202815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.948851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            50446666     93.94%     93.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1037683      1.93%     95.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              406411      0.76%     96.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              238630      0.44%     97.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              349999      0.65%     97.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              659738      1.23%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              389473      0.73%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               97818      0.18%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75615      0.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        53702033                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.202541                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 319451                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             638658                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       313530                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            341518                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               134                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              617                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                21073                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6882595                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10920396                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60549                       # number of misc regfile writes
system.cpu.numCycles                         53774748                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 9743504                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5663091                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     45                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   663294                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              28251702                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10923570                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6064582                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1329895                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               41869080                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14677                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              41931951                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   401472                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         24253588                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          18712                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                643                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2988410                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            203                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           320499                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     63862716                       # The number of ROB reads
system.cpu.rob.rob_writes                    21776279                       # The number of ROB writes
system.cpu.timesIdled                            1395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   317873                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   64525                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       756535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1546097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       792736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1586756                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            256                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                997                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       755812                       # Transaction distribution
system.membus.trans_dist::CleanEvict              723                       # Transaction distribution
system.membus.trans_dist::ReadExReq            788458                       # Transaction distribution
system.membus.trans_dist::ReadExResp           788455                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           997                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2335549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2335549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     98896896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98896896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            789562                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  789562    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              789562                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4721371000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4128604250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1544741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3700                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           788468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          788464                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3956                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1489                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2369160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2380772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       489984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    101048448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101538432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          756791                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48371968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1550811                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013169                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1550542     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    269      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1550811                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1586620552                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1184983499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5934000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1161                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         1922                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4457                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1161                       # number of overall hits
system.l2.overall_hits::.cpu.data                1374                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         1922                       # number of overall hits
system.l2.overall_hits::total                    4457                       # number of overall hits
system.l2.demand_misses::.cpu.inst                873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             788583                       # number of demand (read+write) misses
system.l2.demand_misses::total                 789456                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               873                       # number of overall misses
system.l2.overall_misses::.cpu.data            788583                       # number of overall misses
system.l2.overall_misses::total                789456                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  83805897000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      83874241000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68344000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  83805897000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     83874241000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           789957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         1922                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               793913                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          789957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         1922                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              793913                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.429204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994386                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.429204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994386                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78286.368843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106274.034566                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106243.085112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78286.368843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106274.034566                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106243.085112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              755812                       # number of writebacks
system.l2.writebacks::total                    755812                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        788583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            789456                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       788583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           789456                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59614000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  75920107000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75979721000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59614000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  75920107000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75979721000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.429204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994386                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.429204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994386                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68286.368843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96274.085290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96243.135780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68286.368843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96274.085290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96243.135780                       # average overall mshr miss latency
system.l2.replacements                         756791                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       788929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           788929                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       788929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       788929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3688                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3688                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3688                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3688                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          788459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              788459                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  83795045500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   83795045500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        788468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            788468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106276.985233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106276.985233                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       788459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         788459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  75910495500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75910495500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96277.035965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96277.035965                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1161                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         1922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3083                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         1922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.429204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.220677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78286.368843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78286.368843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59614000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59614000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.429204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.220677                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68286.368843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68286.368843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.083277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87512.096774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87512.096774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9611500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9611500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.083277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77512.096774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77512.096774                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          107                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             107                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2023000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2023000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18906.542056                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18906.542056                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32177.776291                       # Cycle average of tags in use
system.l2.tags.total_refs                     1586632                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    789559                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.009517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.232813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.103039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32147.440439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2639                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13483503                       # Number of tag accesses
system.l2.tags.data_accesses                 13483503                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       50469248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50525120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48371968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48371968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          788582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              789455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       755812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             755812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2078001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1877061360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1879139362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2078001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2078001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1799058945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1799058945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1799058945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2078001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1877061360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3678198307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    755812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    788582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000170794500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46948                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46948                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2011387                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             710289                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      789455                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     755812                       # Number of write requests accepted
system.mem_ctrls.readBursts                    789455                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   755812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  27954136250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3947275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42756417500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35409.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54159.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   634065                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  631233                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                789455                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               755812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  246177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  179638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  166325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  53515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  47583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       279944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.266996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.221266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.531911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        45652     16.31%     16.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57090     20.39%     36.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60301     21.54%     58.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30283     10.82%     69.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22846      8.16%     77.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27889      9.96%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31224     11.15%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2569      0.92%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2090      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       279944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.815413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.046909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    147.928637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        46947    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46948                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.098492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.090878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.528091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44834     95.50%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              867      1.85%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              395      0.84%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              645      1.37%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               76      0.16%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               59      0.13%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               71      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46948                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               50525120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48370688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50525120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48371968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1879.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1799.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1879.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1799.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26887355500                       # Total gap between requests
system.mem_ctrls.avgGap                      17399.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     50469248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48370688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2078001.485641633393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1877061360.309565544128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1799011338.872922658920                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       788582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       755812                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23677750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  42732739750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 668243900000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27122.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54189.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    884140.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            997793580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            530332275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2816037420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1971286020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2122351920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11283246330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        823069920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20544117465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        764.080516                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2000451000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    897780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23989141500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1001042280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            532055205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2820671280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1973948220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2122351920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11368108500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        751607040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20569784445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        765.035127                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1816004250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    897780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24173588250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1718929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1718929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1718929                       # number of overall hits
system.cpu.icache.overall_hits::total         1718929                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2673                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2673                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2673                       # number of overall misses
system.cpu.icache.overall_misses::total          2673                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    105628997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    105628997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    105628997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    105628997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1721602                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1721602                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1721602                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1721602                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001553                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001553                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001553                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001553                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39517.020950                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39517.020950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39517.020950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39517.020950                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          955                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.209302                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              1081                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         3700                       # number of writebacks
system.cpu.icache.writebacks::total              3700                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          639                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          639                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          639                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          639                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2034                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2034                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2034                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         1922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3956                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     84584998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     84584998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     84584998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     23082135                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107667133                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001181                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001181                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001181                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002298                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41585.544739                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41585.544739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41585.544739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12009.435484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27216.161021                       # average overall mshr miss latency
system.cpu.icache.replacements                   3700                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1718929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1718929                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2673                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2673                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    105628997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    105628997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1721602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1721602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001553                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001553                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39517.020950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39517.020950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          639                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          639                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     84584998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     84584998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001181                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001181                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41585.544739                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41585.544739                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         1922                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         1922                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     23082135                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     23082135                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12009.435484                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12009.435484                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.877686                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1722885                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3956                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            435.511881                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   152.047671                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   103.830015                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.593936                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.405586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          104                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3447160                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3447160                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4795281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4795281                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4795345                       # number of overall hits
system.cpu.dcache.overall_hits::total         4795345                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1691562                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1691562                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1691567                       # number of overall misses
system.cpu.dcache.overall_misses::total       1691567                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 117546444833                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 117546444833                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 117546444833                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 117546444833                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6486843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6486843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6486912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6486912                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.260768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.260768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.260766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.260766                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69489.882625                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69489.882625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69489.677224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69489.677224                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37356937                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            502227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.382574                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       788929                       # number of writebacks
system.cpu.dcache.writebacks::total            788929                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       901504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       901504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       901504                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       901504                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       790058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       790058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       790063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       790063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  85836552265                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85836552265                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  85836983765                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  85836983765                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121794                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121794                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108645.887093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108645.887093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108645.745675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108645.745675                       # average overall mshr miss latency
system.cpu.dcache.replacements                 789036                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16892                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16892                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     46892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     46892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        19019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        19019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.111836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.111836                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22046.074283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22046.074283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          644                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          644                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28025000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28025000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.077975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.077975                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18897.505057                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18897.505057                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4778369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4778369                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1689334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1689334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 117496347883                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 117496347883                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6467703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6467703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.261195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.261195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69551.875404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69551.875404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       900860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       900860                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       788474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       788474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  85805423315                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  85805423315                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.121909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.121909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108824.670585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108824.670585                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       431500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       431500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3204950                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3204950                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31732.178218                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31732.178218                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3103950                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3103950                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30732.178218                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30732.178218                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       111500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       111500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       110500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       110500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       110500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       110500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.317586                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5585635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            790060                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.069887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.317586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          730                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13764346                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13764346                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26887372500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  26887372500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
