#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jul 27 09:16:46 2018
# Process ID: 18816
# Current directory: C:/Users/mloui/Documents/ROIC/pwm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9140 C:\Users\mloui\Documents\ROIC\pwm\pwm.xpr
# Log file: C:/Users/mloui/Documents/ROIC/pwm/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/pwm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/pwm/pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 850.094 ; gain = 133.855
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_sim1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sources_1/new/pwm_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_core
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_sim1_behav xil_defaultlib.pwm_sim1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pwm_core [pwm_core_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_sim1
Built simulation snapshot pwm_sim1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xsim.dir/pwm_sim1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xsim.dir/pwm_sim1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 27 10:47:53 2018. For additional details about this file, please refer to the WebTalk help file at C:/XilinxV/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 27 10:47:53 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pwm_sim1_behav -key {Behavioral:sim_1:Functional:pwm_sim1} -tclbatch {pwm_sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source pwm_sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pwm_sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 850.277 ; gain = 0.184
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_sim1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_sim1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_sim1_behav xil_defaultlib.pwm_sim1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pwm_core [pwm_core_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_sim1
Built simulation snapshot pwm_sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 856.539 ; gain = 0.906
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 874.758 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 30 09:52:13 2018...
