// Seed: 2760872842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_9;
  if (id_6) wire id_10;
  else begin
    if (1) wire id_11;
    assign id_6 = id_9;
    wire id_12;
    wire id_13;
    wire id_14;
    wire id_15, id_16;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11#(
        .id_12(1),
        .id_13(id_14 / id_15#(1'b0) [1]),
        .id_16(1),
        .id_17((1)),
        .id_18(id_2),
        .id_19(1),
        .id_20(id_18)
    ),
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0(
      id_22, id_9, id_22, id_21, id_9, id_21, id_24, id_3
  );
endmodule
