###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Sun May 28 19:12:43 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              394                    0
PCI_CLK/func_worst_mode          1              394                    0
PCI_CLK/test_best_mode           1              394                    0
PCI_CLK/test_worst_mode          1              394                    0
SDRAM_CLK/func_best_mode         1             2860                   34
SDRAM_CLK/func_worst_mode        1             2860                   34
SDRAM_CLK/test_best_mode         1             2860                   34
SDRAM_CLK/test_worst_mode        1             2860                   34
SYS_2x_CLK/func_best_mode        1             1928                    0
SYS_2x_CLK/func_worst_mode       1             1734                    1
SYS_2x_CLK/test_best_mode        1             1928                    0
SYS_2x_CLK/test_worst_mode       1             1734                    1
SYS_CLK/func_best_mode           1             1724                    0
SYS_CLK/func_worst_mode          1             1724                    0
SYS_CLK/test_best_mode           1             1724                    0
SYS_CLK/test_worst_mode          1             1724                    0
ate_clk/test_best_mode           1             5162                   34
ate_clk/test_worst_mode          1             4968                   35
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.737     1.090     1.072        0.054       ignored                  -         0.353              -
                            PCI_CLK/func_worst_mode           -        0.737     1.090     1.072        0.054       ignored                  -         0.353              -
                            PCI_CLK/test_best_mode            -        0.737     1.090     1.072        0.054       ignored                  -         0.353              -
                            PCI_CLK/test_worst_mode           -        0.737     1.090     1.072        0.054       ignored                  -         0.353              -
                            SDRAM_CLK/func_best_mode          -        1.022     1.460     1.398        0.074       ignored                  -         0.438              -
                            SDRAM_CLK/func_worst_mode         -        1.022     1.460     1.398        0.074       ignored                  -         0.438              -
                            SDRAM_CLK/test_best_mode          -        1.022     1.460     1.398        0.074       ignored                  -         0.438              -
                            SDRAM_CLK/test_worst_mode         -        1.022     1.460     1.398        0.074       ignored                  -         0.438              -
                            SYS_2x_CLK/func_best_mode         -        1.284     1.749     1.699        0.097       ignored                  -         0.465              -
                            SYS_2x_CLK/func_worst_mode        -        1.284     1.749     1.725        0.060       ignored                  -         0.465              -
                            SYS_2x_CLK/test_best_mode         -        1.284     1.749     1.699        0.097       ignored                  -         0.465              -
                            SYS_2x_CLK/test_worst_mode        -        1.284     1.749     1.725        0.060       ignored                  -         0.465              -
                            SYS_CLK/func_best_mode            -        0.970     1.416     1.395        0.051       ignored                  -         0.446              -
                            SYS_CLK/func_worst_mode           -        0.970     1.416     1.395        0.051       ignored                  -         0.446              -
                            SYS_CLK/test_best_mode            -        0.970     1.416     1.395        0.051       ignored                  -         0.446              -
                            SYS_CLK/test_worst_mode           -        0.970     1.416     1.395        0.051       ignored                  -         0.446              -
                            ate_clk/test_best_mode            -        0.984     1.437     1.378        0.076       ignored                  -         0.454              -
                            ate_clk/test_worst_mode           -        0.984     1.437     1.386        0.068       ignored                  -         0.454              -
worst_corner:setup.late     PCI_CLK/func_best_mode        none         0.740     1.117     1.098        0.057       auto computed        0.489         0.376    100% {0.740, 1.117}
                            PCI_CLK/func_worst_mode       none         0.740     1.117     1.098        0.057       auto computed        0.489         0.376    100% {0.740, 1.117}
                            PCI_CLK/test_best_mode        none         0.740     1.117     1.098        0.057       auto computed        0.489         0.376    100% {0.740, 1.117}
                            PCI_CLK/test_worst_mode       none         0.740     1.117     1.098        0.057       auto computed        0.489         0.376    100% {0.740, 1.117}
                            SDRAM_CLK/func_best_mode      none         1.026     1.496     1.434        0.076       auto computed        0.489         0.470    100% {1.026, 1.496}
                            SDRAM_CLK/func_worst_mode     none         1.026     1.496     1.434        0.076       auto computed        0.489         0.470    100% {1.026, 1.496}
                            SDRAM_CLK/test_best_mode      none         1.026     1.496     1.434        0.076       auto computed        0.489         0.470    100% {1.026, 1.496}
                            SDRAM_CLK/test_worst_mode     none         1.026     1.496     1.434        0.076       auto computed        0.489         0.470    100% {1.026, 1.496}
                            SYS_2x_CLK/func_best_mode     none         1.315     1.788     1.737        0.095       auto computed        0.489         0.473    100% {1.315, 1.788}
                            SYS_2x_CLK/func_worst_mode    none         1.315     1.788     1.761        0.064       auto computed        0.489         0.473    100% {1.315, 1.788}
                            SYS_2x_CLK/test_best_mode     none         1.315     1.788     1.737        0.095       auto computed        0.489         0.473    100% {1.315, 1.788}
                            SYS_2x_CLK/test_worst_mode    none         1.315     1.788     1.761        0.064       auto computed        0.489         0.473    100% {1.315, 1.788}
                            SYS_CLK/func_best_mode        none         0.979     1.448     1.424        0.054       auto computed        0.489         0.469    100% {0.979, 1.448}
                            SYS_CLK/func_worst_mode       none         0.979     1.448     1.424        0.054       auto computed        0.489         0.469    100% {0.979, 1.448}
                            SYS_CLK/test_best_mode        none         0.979     1.448     1.424        0.054       auto computed        0.489         0.469    100% {0.979, 1.448}
                            SYS_CLK/test_worst_mode       none         0.979     1.448     1.424        0.054       auto computed        0.489         0.469    100% {0.979, 1.448}
                            ate_clk/test_best_mode        none         0.989     1.472     1.411        0.075       auto computed        0.489         0.483    100% {0.989, 1.472}
                            ate_clk/test_worst_mode       none         0.989     1.472     1.417        0.069       auto computed        0.489         0.483    100% {0.989, 1.472}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.142     0.207     0.200        0.007       ignored                  -         0.064              -
                            PCI_CLK/func_worst_mode           -        0.142     0.207     0.200        0.007       ignored                  -         0.064              -
                            PCI_CLK/test_best_mode            -        0.142     0.207     0.200        0.007       ignored                  -         0.064              -
                            PCI_CLK/test_worst_mode           -        0.142     0.207     0.200        0.007       ignored                  -         0.064              -
                            SDRAM_CLK/func_best_mode          -        0.193     0.277     0.260        0.011       ignored                  -         0.083              -
                            SDRAM_CLK/func_worst_mode         -        0.193     0.277     0.260        0.011       ignored                  -         0.083              -
                            SDRAM_CLK/test_best_mode          -        0.193     0.277     0.260        0.011       ignored                  -         0.083              -
                            SDRAM_CLK/test_worst_mode         -        0.193     0.277     0.260        0.011       ignored                  -         0.083              -
                            SYS_2x_CLK/func_best_mode         -        0.212     0.339     0.326        0.014       ignored                  -         0.127              -
                            SYS_2x_CLK/func_worst_mode        -        0.212     0.336     0.328        0.014       ignored                  -         0.124              -
                            SYS_2x_CLK/test_best_mode         -        0.212     0.339     0.326        0.014       ignored                  -         0.127              -
                            SYS_2x_CLK/test_worst_mode        -        0.212     0.336     0.328        0.014       ignored                  -         0.124              -
                            SYS_CLK/func_best_mode            -        0.180     0.277     0.269        0.010       ignored                  -         0.097              -
                            SYS_CLK/func_worst_mode           -        0.180     0.277     0.269        0.010       ignored                  -         0.097              -
                            SYS_CLK/test_best_mode            -        0.180     0.277     0.269        0.010       ignored                  -         0.097              -
                            SYS_CLK/test_worst_mode           -        0.180     0.277     0.269        0.010       ignored                  -         0.097              -
                            ate_clk/test_best_mode            -        0.170     0.311     0.259        0.013       ignored                  -         0.142              -
                            ate_clk/test_worst_mode           -        0.170     0.275     0.258        0.012       ignored                  -         0.105              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.145     0.211     0.203        0.008       ignored                  -         0.067              -
                            PCI_CLK/func_worst_mode           -        0.145     0.211     0.203        0.008       ignored                  -         0.067              -
                            PCI_CLK/test_best_mode            -        0.145     0.211     0.203        0.008       ignored                  -         0.067              -
                            PCI_CLK/test_worst_mode           -        0.145     0.211     0.203        0.008       ignored                  -         0.067              -
                            SDRAM_CLK/func_best_mode          -        0.194     0.284     0.266        0.011       ignored                  -         0.089              -
                            SDRAM_CLK/func_worst_mode         -        0.194     0.284     0.266        0.011       ignored                  -         0.089              -
                            SDRAM_CLK/test_best_mode          -        0.194     0.284     0.266        0.011       ignored                  -         0.089              -
                            SDRAM_CLK/test_worst_mode         -        0.194     0.284     0.266        0.011       ignored                  -         0.089              -
                            SYS_2x_CLK/func_best_mode         -        0.214     0.343     0.331        0.014       ignored                  -         0.129              -
                            SYS_2x_CLK/func_worst_mode        -        0.214     0.341     0.332        0.014       ignored                  -         0.127              -
                            SYS_2x_CLK/test_best_mode         -        0.214     0.343     0.331        0.014       ignored                  -         0.129              -
                            SYS_2x_CLK/test_worst_mode        -        0.214     0.341     0.332        0.014       ignored                  -         0.127              -
                            SYS_CLK/func_best_mode            -        0.181     0.281     0.273        0.011       ignored                  -         0.100              -
                            SYS_CLK/func_worst_mode           -        0.181     0.281     0.273        0.011       ignored                  -         0.100              -
                            SYS_CLK/test_best_mode            -        0.181     0.281     0.273        0.011       ignored                  -         0.100              -
                            SYS_CLK/test_worst_mode           -        0.181     0.281     0.273        0.011       ignored                  -         0.100              -
                            ate_clk/test_best_mode            -        0.171     0.316     0.263        0.013       ignored                  -         0.145              -
                            ate_clk/test_worst_mode           -        0.171     0.279     0.262        0.012       ignored                  -         0.108              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.737       -       1.090       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/func_worst_mode       0.737       -       1.090       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_best_mode        0.737       -       1.090       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_worst_mode       0.737       -       1.090       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            SDRAM_CLK/func_best_mode      1.022       -       1.460       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/func_worst_mode     1.022       -       1.460       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_best_mode      1.022       -       1.460       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_worst_mode     1.022       -       1.460       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SYS_2x_CLK/func_best_mode     1.284       -       1.749       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_2x_CLK/func_worst_mode    1.284       -       1.749       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_2x_CLK/test_best_mode     1.284       -       1.749       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_2x_CLK/test_worst_mode    1.284       -       1.749       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_CLK/func_best_mode        0.970       -       1.416       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_CLK/func_worst_mode       0.970       -       1.416       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_CLK/test_best_mode        0.970       -       1.416       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_CLK/test_worst_mode       0.970       -       1.416       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            ate_clk/test_best_mode        0.984       -       1.437       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            ate_clk/test_worst_mode       0.984       -       1.437       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_BLENDER_1/R_544/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.740       -       1.117       -
-    min occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/func_worst_mode       0.740       -       1.117       -
-    min occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_best_mode        0.740       -       1.117       -
-    min occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_worst_mode       0.740       -       1.117       -
-    min occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            SDRAM_CLK/func_best_mode      1.026       -       1.496       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/func_worst_mode     1.026       -       1.496       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_best_mode      1.026       -       1.496       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_worst_mode     1.026       -       1.496       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SYS_2x_CLK/func_best_mode     1.315       -       1.788       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_29_/CLK
                            SYS_2x_CLK/func_worst_mode    1.315       -       1.788       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_29_/CLK
                            SYS_2x_CLK/test_best_mode     1.315       -       1.788       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_29_/CLK
                            SYS_2x_CLK/test_worst_mode    1.315       -       1.788       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_29_/CLK
                            SYS_CLK/func_best_mode        0.979       -       1.448       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_29_/CLK
                            SYS_CLK/func_worst_mode       0.979       -       1.448       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_29_/CLK
                            SYS_CLK/test_best_mode        0.979       -       1.448       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_29_/CLK
                            SYS_CLK/test_worst_mode       0.979       -       1.448       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_29_/CLK
                            ate_clk/test_best_mode        0.989       -       1.472       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            ate_clk/test_worst_mode       0.989       -       1.472       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.142       -       0.207       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/func_worst_mode       0.142       -       0.207       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_best_mode        0.142       -       0.207       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_worst_mode       0.142       -       0.207       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            SDRAM_CLK/func_best_mode      0.193       -       0.277       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/func_worst_mode     0.193       -       0.277       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_best_mode      0.193       -       0.277       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_worst_mode     0.193       -       0.277       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SYS_2x_CLK/func_best_mode     0.212       -       0.339       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/func_worst_mode    0.212       -       0.336       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_6__12_/CLK
                            SYS_2x_CLK/test_best_mode     0.212       -       0.339       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_worst_mode    0.212       -       0.336       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_6__12_/CLK
                            SYS_CLK/func_best_mode        0.180       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_6__12_/CLK
                            SYS_CLK/func_worst_mode       0.180       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_6__12_/CLK
                            SYS_CLK/test_best_mode        0.180       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_6__12_/CLK
                            SYS_CLK/test_worst_mode       0.180       -       0.277       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_6__12_/CLK
                            ate_clk/test_best_mode        0.170       -       0.311       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            ate_clk/test_worst_mode       0.170       -       0.275       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_6__12_/CLK
best_corner:hold.late       PCI_CLK/func_best_mode        0.145       -       0.211       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            PCI_CLK/func_worst_mode       0.145       -       0.211       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            PCI_CLK/test_best_mode        0.145       -       0.211       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            PCI_CLK/test_worst_mode       0.145       -       0.211       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            SDRAM_CLK/func_best_mode      0.194       -       0.284       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/func_worst_mode     0.194       -       0.284       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_best_mode      0.194       -       0.284       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_worst_mode     0.194       -       0.284       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SYS_2x_CLK/func_best_mode     0.214       -       0.343       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/func_worst_mode    0.214       -       0.341       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/result_reg_20_/CLK
                            SYS_2x_CLK/test_best_mode     0.214       -       0.343       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_worst_mode    0.214       -       0.341       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/result_reg_20_/CLK
                            SYS_CLK/func_best_mode        0.181       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/result_reg_20_/CLK
                            SYS_CLK/func_worst_mode       0.181       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/result_reg_20_/CLK
                            SYS_CLK/test_best_mode        0.181       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/result_reg_20_/CLK
                            SYS_CLK/test_worst_mode       0.181       -       0.281       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/result_reg_20_/CLK
                            ate_clk/test_best_mode        0.171       -       0.316       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            ate_clk/test_worst_mode       0.171       -       0.279       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_BLENDER_1/result_reg_20_/CLK
----------------------------------------------------------------------------------------------

