# Verilog
This is my code for my verilog assignments from my Digital Logic Course in 2nd year engineering science
