Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 22e5ccb5c0474707b04eef84e599d197 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [E:/Testfield/Communication_Exp/Communication_Exp.srcs/sources_1/new/transmitter.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
