Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 30 02:13:28 2024
| Host         : Sobremesa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          24          
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.132     -109.033                     55                 1421        0.067        0.000                      0                 1421        4.020        0.000                       0                  1016  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -4.132     -109.033                     55                 1421        0.067        0.000                      0                 1421        4.020        0.000                       0                  1016  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           55  Failing Endpoints,  Worst Slack       -4.132ns,  Total Violation     -109.033ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.132ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        14.032ns  (logic 6.662ns (47.477%)  route 7.370ns (52.523%))
  Logic Levels:           21  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.738    17.036    generaPieza/O[3]
    SLICE_X11Y36         LUT4 (Prop_lut4_I2_O)        0.307    17.343 r  generaPieza/fsm.i[4]_i_3/O
                         net (fo=5, routed)           0.505    17.848    screenInteface/fsm.i_reg[2]_1
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.972 r  screenInteface/fsm.i[2]_i_1/O
                         net (fo=2, routed)           0.318    18.290    screenInteface/fsm.i_reg[2][0]
    SLICE_X10Y34         LUT6 (Prop_lut6_I3_O)        0.124    18.414 r  screenInteface/fsm.state[0]_i_3_comp/O
                         net (fo=1, routed)           0.635    19.049    generaPieza/fsm.state_reg[0]_3
    SLICE_X11Y35         LUT6 (Prop_lut6_I2_O)        0.124    19.173 r  generaPieza/fsm.state[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.173    generaPieza_n_19
    SLICE_X11Y35         FDRE                                         r  fsm.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.446    14.787    clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  fsm.state_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)        0.029    15.041    fsm.state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -19.173    
  -------------------------------------------------------------------
                         slack                                 -4.132    

Slack (VIOLATED) :        -3.904ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.769ns  (logic 6.414ns (46.584%)  route 7.355ns (53.416%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.738    17.036    generaPieza/O[3]
    SLICE_X11Y36         LUT4 (Prop_lut4_I2_O)        0.307    17.343 r  generaPieza/fsm.i[4]_i_3/O
                         net (fo=5, routed)           0.656    17.999    generaPieza/fsm.bordeYCnt_reg[2]_i_3_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I1_O)        0.124    18.123 r  generaPieza/fsm.i[3]_i_1/O
                         net (fo=2, routed)           0.787    18.910    generaPieza_n_48
    SLICE_X7Y35          FDRE                                         r  fsm.i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.512    14.853    clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  fsm.i_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.072    15.006    fsm.i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -18.910    
  -------------------------------------------------------------------
                         slack                                 -3.904    

Slack (VIOLATED) :        -3.819ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.695ns  (logic 6.414ns (46.833%)  route 7.281ns (53.167%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.738    17.036    generaPieza/O[3]
    SLICE_X11Y36         LUT4 (Prop_lut4_I2_O)        0.307    17.343 r  generaPieza/fsm.i[4]_i_3/O
                         net (fo=5, routed)           0.631    17.974    generaPieza/fsm.bordeYCnt_reg[2]_i_3_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  generaPieza/fsm.i[4]_i_1/O
                         net (fo=2, routed)           0.739    18.837    generaPieza_n_47
    SLICE_X5Y33          FDRE                                         r  fsm.i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.510    14.851    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  fsm.i_reg[4]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)       -0.058    15.018    fsm.i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -18.837    
  -------------------------------------------------------------------
                         slack                                 -3.819    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.602ns  (logic 6.538ns (48.067%)  route 7.064ns (51.933%))
  Logic Levels:           20  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.892    17.191    generaPieza_n_12
    SLICE_X12Y33         LUT6 (Prop_lut6_I2_O)        0.307    17.498 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.637    18.135    bordeYCnt[0]
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124    18.259 r  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.361    18.619    colorTablero1
    SLICE_X13Y27         LUT4 (Prop_lut4_I0_O)        0.124    18.743 r  colorTablero[4]_i_1/O
                         net (fo=1, routed)           0.000    18.743    colorTablero[4]
    SLICE_X13Y27         FDRE                                         r  colorTablero_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.436    14.777    clk_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  colorTablero_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y27         FDRE (Setup_fdre_C_D)        0.032    15.034    colorTablero_reg[4]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.705ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.597ns  (logic 6.538ns (48.085%)  route 7.059ns (51.915%))
  Logic Levels:           20  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.892    17.191    generaPieza_n_12
    SLICE_X12Y33         LUT6 (Prop_lut6_I2_O)        0.307    17.498 r  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.637    18.135    bordeYCnt[0]
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124    18.259 f  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.356    18.614    colorTablero1
    SLICE_X13Y27         LUT4 (Prop_lut4_I0_O)        0.124    18.738 r  colorTablero[2]_i_1/O
                         net (fo=1, routed)           0.000    18.738    colorTablero[2]
    SLICE_X13Y27         FDRE                                         r  colorTablero_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.436    14.777    clk_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  colorTablero_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y27         FDRE (Setup_fdre_C_D)        0.031    15.033    colorTablero_reg[2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -18.738    
  -------------------------------------------------------------------
                         slack                                 -3.705    

Slack (VIOLATED) :        -3.704ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.576ns  (logic 6.414ns (47.244%)  route 7.162ns (52.756%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.738    17.036    generaPieza/O[3]
    SLICE_X11Y36         LUT4 (Prop_lut4_I2_O)        0.307    17.343 r  generaPieza/fsm.i[4]_i_3/O
                         net (fo=5, routed)           0.509    17.852    generaPieza/fsm.bordeYCnt_reg[2]_i_3_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.124    17.976 r  generaPieza/fsm.i[1]_i_1/O
                         net (fo=2, routed)           0.742    18.718    generaPieza_n_49
    SLICE_X5Y32          FDRE                                         r  fsm.i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.509    14.850    clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  fsm.i_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y32          FDRE (Setup_fdre_C_D)       -0.061    15.014    fsm.i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -18.718    
  -------------------------------------------------------------------
                         slack                                 -3.704    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.577ns  (logic 6.538ns (48.154%)  route 7.039ns (51.846%))
  Logic Levels:           20  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.892    17.191    generaPieza_n_12
    SLICE_X12Y33         LUT6 (Prop_lut6_I2_O)        0.307    17.498 r  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.637    18.135    bordeYCnt[0]
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124    18.259 f  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.336    18.595    colorTablero1
    SLICE_X15Y27         LUT4 (Prop_lut4_I0_O)        0.124    18.719 r  colorTablero[6]_i_1/O
                         net (fo=1, routed)           0.000    18.719    colorTablero[6]
    SLICE_X15Y27         FDRE                                         r  colorTablero_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.436    14.777    clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  colorTablero_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)        0.031    15.033    colorTablero_reg[6]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.684ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.578ns  (logic 6.538ns (48.150%)  route 7.040ns (51.850%))
  Logic Levels:           20  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.892    17.191    generaPieza_n_12
    SLICE_X12Y33         LUT6 (Prop_lut6_I2_O)        0.307    17.498 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.637    18.135    bordeYCnt[0]
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124    18.259 r  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.337    18.596    colorTablero1
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    18.720 r  colorTablero[5]_i_1/O
                         net (fo=1, routed)           0.000    18.720    colorTablero[5]
    SLICE_X15Y30         FDRE                                         r  colorTablero_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.439    14.780    clk_IBUF_BUFG
    SLICE_X15Y30         FDRE                                         r  colorTablero_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X15Y30         FDRE (Setup_fdre_C_D)        0.031    15.036    colorTablero_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -18.720    
  -------------------------------------------------------------------
                         slack                                 -3.684    

Slack (VIOLATED) :        -3.668ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.610ns  (logic 6.538ns (48.039%)  route 7.072ns (51.961%))
  Logic Levels:           20  (CARRY4=11 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.892    17.191    generaPieza_n_12
    SLICE_X12Y33         LUT6 (Prop_lut6_I2_O)        0.307    17.498 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.637    18.135    bordeYCnt[0]
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.124    18.259 r  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.369    18.627    colorTablero1
    SLICE_X12Y27         LUT4 (Prop_lut4_I0_O)        0.124    18.751 r  colorTablero[9]_i_1/O
                         net (fo=1, routed)           0.000    18.751    colorTablero[9]
    SLICE_X12Y27         FDRE                                         r  colorTablero_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.436    14.777    clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  colorTablero_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.081    15.083    colorTablero_reg[9]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -18.751    
  -------------------------------------------------------------------
                         slack                                 -3.668    

Slack (VIOLATED) :        -3.660ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.bordeYCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.544ns  (logic 6.290ns (46.441%)  route 7.254ns (53.559%))
  Logic Levels:           18  (CARRY4=11 LUT2=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=41, routed)          0.643     6.240    generaPieza/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.824 r  generaPieza/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=43, routed)          0.859     7.683    generaPieza/i2[3]
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.302     7.985 r  generaPieza/fsm.bordeYCnt[2]_i_296/O
                         net (fo=1, routed)           0.000     7.985    generaPieza/fsm.bordeYCnt[2]_i_296_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.535 r  generaPieza/fsm.bordeYCnt_reg[2]_i_267/CO[3]
                         net (fo=1, routed)           0.000     8.535    generaPieza/fsm.bordeYCnt_reg[2]_i_267_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  generaPieza/fsm.bordeYCnt_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000     8.649    generaPieza/fsm.bordeYCnt_reg[2]_i_236_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  generaPieza/fsm.bordeYCnt_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.763    generaPieza/fsm.bordeYCnt_reg[2]_i_155_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  generaPieza/fsm.bordeYCnt_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     8.877    generaPieza/fsm.bordeYCnt_reg[2]_i_132_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.190 r  generaPieza/fsm.bordeYCnt_reg[2]_i_126/O[3]
                         net (fo=2, routed)           0.955    10.145    generaPieza/fsm.bordeYCnt_reg[2]_i_126_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.336    10.481 r  generaPieza/fsm.bordeYCnt[2]_i_70/O
                         net (fo=2, routed)           0.690    11.170    generaPieza/fsm.bordeYCnt[2]_i_70_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  generaPieza/fsm.bordeYCnt[2]_i_74/O
                         net (fo=1, routed)           0.000    11.497    generaPieza/fsm.bordeYCnt[2]_i_74_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  generaPieza/fsm.bordeYCnt_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.898    generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  generaPieza/fsm.bordeYCnt_reg[2]_i_44/O[0]
                         net (fo=2, routed)           0.564    12.685    generaPieza/fsm.bordeYCnt_reg[2]_i_44_n_7
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.291    12.976 r  generaPieza/fsm.bordeYCnt[2]_i_24/O
                         net (fo=2, routed)           0.397    13.373    generaPieza/fsm.bordeYCnt[2]_i_24_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.751    14.124 r  generaPieza/fsm.bordeYCnt_reg[2]_i_12/O[2]
                         net (fo=1, routed)           0.636    14.760    generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_5
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.301    15.061 r  generaPieza/fsm.bordeYCnt[2]_i_13/O
                         net (fo=1, routed)           0.000    15.061    generaPieza/fsm.bordeYCnt[2]_i_13_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.311 r  generaPieza/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.432    15.742    generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.301    16.043 r  generaPieza/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    16.043    generaPieza/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.298 r  generaPieza/fsm.bordeYCnt_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.892    17.191    generaPieza_n_12
    SLICE_X12Y33         LUT6 (Prop_lut6_I2_O)        0.307    17.498 r  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           1.188    18.685    bordeYCnt[0]
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  fsm.bordeYCnt_reg[0]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.081    15.025    fsm.bordeYCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                 -3.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.595     1.478    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.056     1.675    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg_n_0_[0]
    SLICE_X2Y46          SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.866     1.993    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y46          SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.608    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fsm.yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.yPiezaAct_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.342ns (75.894%)  route 0.109ns (24.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  fsm.yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm.yPiezaAct_reg[1]/Q
                         net (fo=67, routed)          0.108     1.726    rstSynchronizer/fsm.yPiezaAct_reg[3]_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.873 r  rstSynchronizer/fsm.yPiezaAct_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    rstSynchronizer_n_35
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.928 r  fsm.yPiezaAct_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    yPiezaAct[4]
    SLICE_X5Y50          FDRE                                         r  fsm.yPiezaAct_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  fsm.yPiezaAct_reg[4]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    fsm.yPiezaAct_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fsm.yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.yPiezaAct_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.353ns (76.469%)  route 0.109ns (23.531%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  fsm.yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm.yPiezaAct_reg[1]/Q
                         net (fo=67, routed)          0.108     1.726    rstSynchronizer/fsm.yPiezaAct_reg[3]_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.873 r  rstSynchronizer/fsm.yPiezaAct_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    rstSynchronizer_n_35
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.939 r  fsm.yPiezaAct_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.939    yPiezaAct[6]
    SLICE_X5Y50          FDRE                                         r  fsm.yPiezaAct_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  fsm.yPiezaAct_reg[6]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    fsm.yPiezaAct_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fsm.yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.yPiezaAct_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.378ns (77.678%)  route 0.109ns (22.322%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  fsm.yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm.yPiezaAct_reg[1]/Q
                         net (fo=67, routed)          0.108     1.726    rstSynchronizer/fsm.yPiezaAct_reg[3]_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.873 r  rstSynchronizer/fsm.yPiezaAct_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    rstSynchronizer_n_35
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.964 r  fsm.yPiezaAct_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.964    yPiezaAct[5]
    SLICE_X5Y50          FDRE                                         r  fsm.yPiezaAct_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  fsm.yPiezaAct_reg[5]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    fsm.yPiezaAct_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fsm.yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.yPiezaAct_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.378ns (77.678%)  route 0.109ns (22.322%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  fsm.yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm.yPiezaAct_reg[1]/Q
                         net (fo=67, routed)          0.108     1.726    rstSynchronizer/fsm.yPiezaAct_reg[3]_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.873 r  rstSynchronizer/fsm.yPiezaAct_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    rstSynchronizer_n_35
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.964 r  fsm.yPiezaAct_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.964    yPiezaAct[7]
    SLICE_X5Y50          FDRE                                         r  fsm.yPiezaAct_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  fsm.yPiezaAct_reg[7]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    fsm.yPiezaAct_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fsm.yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.yPiezaAct_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.381ns (77.815%)  route 0.109ns (22.185%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  fsm.yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm.yPiezaAct_reg[1]/Q
                         net (fo=67, routed)          0.108     1.726    rstSynchronizer/fsm.yPiezaAct_reg[3]_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.873 r  rstSynchronizer/fsm.yPiezaAct_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    rstSynchronizer_n_35
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.913 r  fsm.yPiezaAct_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    fsm.yPiezaAct_reg[7]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  fsm.yPiezaAct_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    yPiezaAct[8]
    SLICE_X5Y51          FDRE                                         r  fsm.yPiezaAct_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  fsm.yPiezaAct_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    fsm.yPiezaAct_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fsm.yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.yPiezaAct_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.392ns (78.302%)  route 0.109ns (21.698%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  fsm.yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm.yPiezaAct_reg[1]/Q
                         net (fo=67, routed)          0.108     1.726    rstSynchronizer/fsm.yPiezaAct_reg[3]_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.873 r  rstSynchronizer/fsm.yPiezaAct_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    rstSynchronizer_n_35
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.913 r  fsm.yPiezaAct_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    fsm.yPiezaAct_reg[7]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  fsm.yPiezaAct_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    yPiezaAct[10]
    SLICE_X5Y51          FDRE                                         r  fsm.yPiezaAct_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  fsm.yPiezaAct_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    fsm.yPiezaAct_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fsm.yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.yPiezaAct_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.417ns (79.334%)  route 0.109ns (20.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  fsm.yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm.yPiezaAct_reg[1]/Q
                         net (fo=67, routed)          0.108     1.726    rstSynchronizer/fsm.yPiezaAct_reg[3]_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.873 r  rstSynchronizer/fsm.yPiezaAct_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    rstSynchronizer_n_35
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.913 r  fsm.yPiezaAct_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    fsm.yPiezaAct_reg[7]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.003 r  fsm.yPiezaAct_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.003    yPiezaAct[11]
    SLICE_X5Y51          FDRE                                         r  fsm.yPiezaAct_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  fsm.yPiezaAct_reg[11]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    fsm.yPiezaAct_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fsm.yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.yPiezaAct_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.417ns (79.334%)  route 0.109ns (20.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  fsm.yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm.yPiezaAct_reg[1]/Q
                         net (fo=67, routed)          0.108     1.726    rstSynchronizer/fsm.yPiezaAct_reg[3]_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.873 r  rstSynchronizer/fsm.yPiezaAct_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    rstSynchronizer_n_35
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.913 r  fsm.yPiezaAct_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    fsm.yPiezaAct_reg[7]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.003 r  fsm.yPiezaAct_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.003    yPiezaAct[9]
    SLICE_X5Y51          FDRE                                         r  fsm.yPiezaAct_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  fsm.yPiezaAct_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    fsm.yPiezaAct_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fsm.yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.yPiezaAct_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.420ns (79.451%)  route 0.109ns (20.549%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  fsm.yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fsm.yPiezaAct_reg[1]/Q
                         net (fo=67, routed)          0.108     1.726    rstSynchronizer/fsm.yPiezaAct_reg[3]_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.873 r  rstSynchronizer/fsm.yPiezaAct_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.874    rstSynchronizer_n_35
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.913 r  fsm.yPiezaAct_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    fsm.yPiezaAct_reg[7]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  fsm.yPiezaAct_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    fsm.yPiezaAct_reg[11]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  fsm.yPiezaAct_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    yPiezaAct[12]
    SLICE_X5Y52          FDRE                                         r  fsm.yPiezaAct_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  fsm.yPiezaAct_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.105     1.851    fsm.yPiezaAct_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y36    LInvPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y36    LInvPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y36    LInvPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y37    LInvPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y40    LPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y36    LPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y36    LPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y38    LPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y36    LinPos1_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y46    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y46    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y36    LInvPos1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y36    LInvPos1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    LInvPos2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    LInvPos2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y36    LInvPos3_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y36    LInvPos3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y37    LInvPos4_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y37    LInvPos4_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y46    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y46    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y36    LInvPos1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y36    LInvPos1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    LInvPos2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y36    LInvPos2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y36    LInvPos3_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y36    LInvPos3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y37    LInvPos4_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y37    LInvPos4_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.857ns  (logic 4.124ns (60.152%)  route 2.732ns (39.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.555     5.076    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           2.732     8.228    RGB_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.705    11.933 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.933    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.116ns (61.792%)  route 2.545ns (38.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.555     5.076    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           2.545     8.040    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.697    11.737 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.737    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 4.110ns (61.806%)  route 2.540ns (38.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.555     5.076    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  screenInteface/RGB_reg[9]/Q
                         net (fo=1, routed)           2.540     8.035    RGB_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.691    11.727 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.727    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.538ns  (logic 4.184ns (63.998%)  route 2.354ns (36.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.552     5.073    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  screenInteface/RGB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  screenInteface/RGB_reg[6]/Q
                         net (fo=1, routed)           2.354     7.905    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.706    11.611 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.611    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.463ns  (logic 4.115ns (63.673%)  route 2.348ns (36.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.555     5.076    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  screenInteface/RGB_reg[4]/Q
                         net (fo=1, routed)           2.348     7.843    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.696    11.539 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.539    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.379ns  (logic 4.023ns (63.075%)  route 2.355ns (36.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.552     5.073    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  screenInteface/RGB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  screenInteface/RGB_reg[5]/Q
                         net (fo=1, routed)           2.355     7.947    RGB_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.452 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.452    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.350ns  (logic 4.168ns (65.639%)  route 2.182ns (34.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.552     5.073    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  screenInteface/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  screenInteface/RGB_reg[2]/Q
                         net (fo=1, routed)           2.182     7.733    RGB_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.690    11.423 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.423    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 3.980ns (62.924%)  route 2.345ns (37.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.555     5.076    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           2.345     7.877    RGB_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.401 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.401    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 3.981ns (63.204%)  route 2.317ns (36.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.555     5.076    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           2.317     7.850    RGB_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.374 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.374    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.192ns  (logic 4.021ns (64.947%)  route 2.170ns (35.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.552     5.073    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  screenInteface/RGB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  screenInteface/RGB_reg[1]/Q
                         net (fo=1, routed)           2.170     7.762    RGB_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.265 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.265    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.339ns (71.543%)  route 0.533ns (28.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.586     1.469    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           0.533     2.143    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.340 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.340    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.345ns (71.717%)  route 0.531ns (28.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.585     1.468    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           0.531     2.140    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.344 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.344    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.338ns (69.695%)  route 0.582ns (30.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  screenInteface/RGB_reg[0]/Q
                         net (fo=1, routed)           0.582     2.162    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.358 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.358    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.345ns (69.794%)  route 0.582ns (30.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.582     2.162    RGB_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.366 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.366    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.369ns (69.753%)  route 0.593ns (30.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  screenInteface/RGB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  screenInteface/RGB_reg[1]/Q
                         net (fo=1, routed)           0.593     2.197    RGB_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.401 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.401    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.367ns (67.719%)  route 0.651ns (32.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           0.651     2.232    RGB_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.457 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.457    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.366ns (67.454%)  route 0.659ns (32.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           0.659     2.239    RGB_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.464 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.464    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.421ns (70.109%)  route 0.606ns (29.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  screenInteface/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  screenInteface/RGB_reg[2]/Q
                         net (fo=1, routed)           0.606     2.193    RGB_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.273     3.466 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.466    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.371ns (67.320%)  route 0.665ns (32.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  screenInteface/RGB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  screenInteface/RGB_reg[5]/Q
                         net (fo=1, routed)           0.665     2.268    RGB_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.475 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.475    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.404ns (67.412%)  route 0.679ns (32.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  screenInteface/RGB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  screenInteface/RGB_reg[4]/Q
                         net (fo=1, routed)           0.679     2.246    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.276     3.522 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.522    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.452ns (30.429%)  route 3.320ns (69.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.772    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X0Y51          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.510     4.851    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.448ns (31.322%)  route 3.176ns (68.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           3.176     4.624    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X3Y46          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.519     4.860    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.972ns  (logic 1.454ns (48.907%)  route 1.519ns (51.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.519     2.972    rstSynchronizer/D[0]
    SLICE_X1Y31          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.509     4.850    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  rstSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.222ns (26.332%)  route 0.621ns (73.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.843    rstSynchronizer/D[0]
    SLICE_X1Y31          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.857     1.984    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.217ns (14.532%)  route 1.274ns (85.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.490    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X3Y46          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.866     1.993    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.220ns (13.647%)  route 1.393ns (86.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           1.393     1.613    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X0Y51          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.864     1.992    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C





