<h1 align="center">Hi, I'm Leekesh Kumar Pagoti</h1>

<h3 align="center">Front-End VLSI Verification Engineer | UVM | SystemVerilog | Verilog</h3>

<p align="center">
Trained VLSI Verification fresher with hands-on experience in building UVM-based verification environments and validating RTL designs.  
Focused on developing clean testbenches, debugging simulation issues, and ensuring functional correctness of digital designs.
</p>

<img align="right" alt="Verification" width="350" src="https://raw.githubusercontent.com/devSouvik/devSouvik/master/gif3.gif">

---

### ğŸ‘¨â€ğŸ’» About Me
- ğŸ“ B.Tech in Electronics and Communication Engineering  
- ğŸ”¬ Trained in **Front-End VLSI Design & Verification (VLSI GURU)**  
- ğŸ§ª Worked on RTL verification using **UVM, SystemVerilog, Verilog**  
- ğŸ§© Experience verifying designs such as **Memory Module** and **Asynchronous FIFO**  
- ğŸ¯ Actively seeking **entry-level VLSI Verification Engineer** opportunities  

---

### ğŸ› ï¸ Skills & Tools

#### ğŸ”¹ Verification
- SystemVerilog  
- UVM  
- Functional Coverage  
- Assertions  
- Testbench Architecture  

#### ğŸ”¹ Design
- Digital Design  
- RTL Coding â€“ Verilog  

#### ğŸ”¹ Tools
- QuestaSim  
- ModelSim  
- GVim  

#### ğŸ”¹ Scripting
- Python (Basic automation)

---

### ğŸ“‚ Projects
ğŸ“Œ **Memory Module â€“ RTL Design & Verification**  
- Verified read/write operations, reset behavior, boundary checks, and random scenarios using SystemVerilog and functional coverage.

ğŸ“Œ **Asynchronous FIFO â€“ RTL Design & Verification**  
- Verified multi-clock FIFO operation including corner cases, clock-ratio stress testing, gray code synchronization, and assertions.

---

### ğŸ‘¨â€ğŸ’» GitHub
All projects and verification code are available here:  
ğŸ”— https://github.com/Leekesh123

---

### ğŸ“« Contact
ğŸ“§ Email: **leekeshpagoti@gmail.com**  
ğŸ”— LinkedIn:https://www.linkedin.com/in/leekesh/
---

### ğŸ¤ Connect with Me
<p align="left">
<a href="https://www.linkedin.com/in/leekesh-kumar-pagoti-289928250/" target="blank">
<img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" height="30" width="40" />
</a>
<a href="https://www.leetcode.com/pagotileekeshkumar/" target="blank">
<img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/leet-code.svg" height="30" width="40" />
</a>
<a href="https://auth.geeksforgeeks.org/user/pagotileekd2z4" target="blank">
<img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/geeks-for-geeks.svg" height="30" width="40" />
</a>
</p>

