{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430893864413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430893864415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  6 01:31:04 2015 " "Processing started: Wed May  6 01:31:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430893864415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430893864415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430893864415 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430893864878 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(41) " "Verilog HDL information at keyboard.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430893864967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893864968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file Dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/TERASIC_CY7C67200/CY7C67200_IF.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/TERASIC_CY7C67200/CY7C67200_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "ip/TERASIC_CY7C67200/CY7C67200_IF.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/ip/TERASIC_CY7C67200/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/Video_System.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/Video_System.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_irq_mapper " "Found entity 1: Video_System_irq_mapper" {  } { { "Video_System/synthesis/submodules/Video_System_irq_mapper.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0 " "Found entity 1: Video_System_mm_interconnect_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893864998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893864998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865006 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux_003 " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_003 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865028 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865028 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865028 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865028 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865028 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865028 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865037 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865037 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865037 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865037 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865037 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_007_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_007_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865044 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_007 " "Found entity 2: Video_System_mm_interconnect_0_router_007" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_006_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_006_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865046 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_006 " "Found entity 2: Video_System_mm_interconnect_0_router_006" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_004_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865047 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_004 " "Found entity 2: Video_System_mm_interconnect_0_router_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_003_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865049 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_003 " "Found entity 2: Video_System_mm_interconnect_0_router_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865050 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_002 " "Found entity 2: Video_System_mm_interconnect_0_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_001_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_001_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865052 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_001 " "Found entity 2: Video_System_mm_interconnect_0_router_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430893865053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865053 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router " "Found entity 2: Video_System_mm_interconnect_0_router" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_pio_0 " "Found entity 1: Video_System_pio_0" {  } { { "Video_System/synthesis/submodules/Video_System_pio_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_sdram_clk.v 4 4 " "Found 4 design units, including 4 entities, in source file Video_System/synthesis/submodules/Video_System_sdram_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_sdram_clk_dffpipe_l2c " "Found entity 1: Video_System_sdram_clk_dffpipe_l2c" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865068 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_sdram_clk_stdsync_sv6 " "Found entity 2: Video_System_sdram_clk_stdsync_sv6" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865068 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_sdram_clk_altpll_l942 " "Found entity 3: Video_System_sdram_clk_altpll_l942" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865068 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_sdram_clk " "Found entity 4: Video_System_sdram_clk" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_sdram_controller_0_input_efifo_module " "Found entity 1: Video_System_sdram_controller_0_input_efifo_module" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865070 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_sdram_controller_0 " "Found entity 2: Video_System_sdram_controller_0" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_keycode " "Found entity 1: Video_System_keycode" {  } { { "Video_System/synthesis/submodules/Video_System_keycode.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_video_pll_0 " "Found entity 1: Video_System_video_pll_0" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_VGA_Controller " "Found entity 1: Video_System_VGA_Controller" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865081 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1430893865082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Scaler " "Found entity 1: Video_System_Pixel_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_RGB_Resampler " "Found entity 1: Video_System_Pixel_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer_DMA " "Found entity 1: Video_System_Pixel_Buffer_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer " "Found entity 1: Video_System_Pixel_Buffer" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Dual_Clock_FIFO " "Found entity 1: Video_System_Dual_Clock_FIFO" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Char_Buffer_with_DMA " "Found entity 1: Video_System_Char_Buffer_with_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_sysclk " "Found entity 1: Video_System_CPU_jtag_debug_module_sysclk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_test_bench " "Found entity 1: Video_System_CPU_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_wrapper " "Found entity 1: Video_System_CPU_jtag_debug_module_wrapper" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_tck " "Found entity 1: Video_System_CPU_jtag_debug_module_tck" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU.v 21 21 " "Found 21 design units, including 21 entities, in source file Video_System/synthesis/submodules/Video_System_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_register_bank_a_module " "Found entity 1: Video_System_CPU_register_bank_a_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_CPU_register_bank_b_module " "Found entity 2: Video_System_CPU_register_bank_b_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_CPU_nios2_oci_debug " "Found entity 3: Video_System_CPU_nios2_oci_debug" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_CPU_ociram_sp_ram_module " "Found entity 4: Video_System_CPU_ociram_sp_ram_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_CPU_nios2_ocimem " "Found entity 5: Video_System_CPU_nios2_ocimem" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "6 Video_System_CPU_nios2_avalon_reg " "Found entity 6: Video_System_CPU_nios2_avalon_reg" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "7 Video_System_CPU_nios2_oci_break " "Found entity 7: Video_System_CPU_nios2_oci_break" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "8 Video_System_CPU_nios2_oci_xbrk " "Found entity 8: Video_System_CPU_nios2_oci_xbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "9 Video_System_CPU_nios2_oci_dbrk " "Found entity 9: Video_System_CPU_nios2_oci_dbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "10 Video_System_CPU_nios2_oci_itrace " "Found entity 10: Video_System_CPU_nios2_oci_itrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "11 Video_System_CPU_nios2_oci_td_mode " "Found entity 11: Video_System_CPU_nios2_oci_td_mode" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "12 Video_System_CPU_nios2_oci_dtrace " "Found entity 12: Video_System_CPU_nios2_oci_dtrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "13 Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 13: Video_System_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "14 Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 14: Video_System_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "15 Video_System_CPU_nios2_oci_fifo_cnt_inc " "Found entity 15: Video_System_CPU_nios2_oci_fifo_cnt_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "16 Video_System_CPU_nios2_oci_fifo " "Found entity 16: Video_System_CPU_nios2_oci_fifo" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "17 Video_System_CPU_nios2_oci_pib " "Found entity 17: Video_System_CPU_nios2_oci_pib" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "18 Video_System_CPU_nios2_oci_im " "Found entity 18: Video_System_CPU_nios2_oci_im" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_CPU_nios2_performance_monitors " "Found entity 19: Video_System_CPU_nios2_performance_monitors" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_CPU_nios2_oci " "Found entity 20: Video_System_CPU_nios2_oci" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_CPU " "Found entity 21: Video_System_CPU" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_oci_test_bench " "Found entity 1: Video_System_CPU_oci_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Alpha_Blender.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Alpha_Blender " "Found entity 1: Video_System_Alpha_Blender" {  } { { "Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Example_3_Both_Buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file Example_3_Both_Buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_3_Both_Buffers " "Found entity 1: Example_3_Both_Buffers" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865124 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1605) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1605): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430893865137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1607) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1607): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430893865137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1763) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1763): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430893865137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(2587) " "Verilog HDL or VHDL warning at Video_System_CPU.v(2587): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430893865141 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at Video_System_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430893865150 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at Video_System_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430893865150 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at Video_System_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430893865150 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at Video_System_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430893865152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_3_Both_Buffers " "Elaborating entity \"Example_3_Both_Buffers\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430893865305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Char_Buffer_System " "Elaborating entity \"Video_System\" for hierarchy \"Video_System:Char_Buffer_System\"" {  } { { "Example_3_Both_Buffers.v" "Char_Buffer_System" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Alpha_Blender Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender " "Elaborating entity \"Video_System_Alpha_Blender\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender\"" {  } { { "Video_System/synthesis/Video_System.v" "alpha_blender" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" "alpha_blender" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU Video_System:Char_Buffer_System\|Video_System_CPU:cpu " "Elaborating entity \"Video_System_CPU\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_test_bench Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench " "Elaborating entity \"Video_System_CPU_test_bench\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_test_bench" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_a_module Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a " "Elaborating entity \"Video_System_CPU_register_bank_a_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_a" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893865435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865436 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893865436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smg1 " "Found entity 1: altsyncram_smg1" {  } { { "db/altsyncram_smg1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_smg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smg1 Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated " "Elaborating entity \"altsyncram_smg1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_b_module Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b " "Elaborating entity \"Video_System_CPU_register_bank_b_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_b" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893865516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865517 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893865517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmg1 " "Found entity 1: altsyncram_tmg1" {  } { { "db/altsyncram_tmg1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_tmg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmg1 Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated " "Elaborating entity \"altsyncram_tmg1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci " "Elaborating entity \"Video_System_CPU_nios2_oci\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_debug Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug " "Elaborating entity \"Video_System_CPU_nios2_oci_debug\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_debug" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altera_std_synchronizer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893865593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865593 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893865593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_ocimem Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem " "Elaborating entity \"Video_System_CPU_nios2_ocimem\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_ocimem" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_ociram_sp_ram_module Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram " "Elaborating entity \"Video_System_CPU_ociram_sp_ram_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_ociram_sp_ram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"Video_System_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865610 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893865610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft81 " "Found entity 1: altsyncram_ft81" {  } { { "db/altsyncram_ft81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_ft81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ft81 Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated " "Elaborating entity \"altsyncram_ft81\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_avalon_reg Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg " "Elaborating entity \"Video_System_CPU_nios2_avalon_reg\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_avalon_reg" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_break Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break " "Elaborating entity \"Video_System_CPU_nios2_oci_break\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_break" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_xbrk Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_xbrk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_xbrk" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dbrk Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_dbrk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dbrk" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_itrace Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace " "Elaborating entity \"Video_System_CPU_nios2_oci_itrace\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_itrace" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dtrace Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace " "Elaborating entity \"Video_System_CPU_nios2_oci_dtrace\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dtrace" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_td_mode Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Video_System_CPU_nios2_oci_td_mode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_trc_ctrl_td_mode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_compute_input_tm_cnt Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Video_System_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_compute_input_tm_cnt" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_wrptr_inc Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_wrptr_inc" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_cnt_inc Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_cnt_inc" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_oci_test_bench Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench " "Elaborating entity \"Video_System_CPU_oci_test_bench\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_pib Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib " "Elaborating entity \"Video_System_CPU_nios2_oci_pib\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_pib" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_im Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im " "Elaborating entity \"Video_System_CPU_nios2_oci_im\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_im" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_wrapper Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper " "Elaborating entity \"Video_System_CPU_jtag_debug_module_wrapper\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_jtag_debug_module_wrapper" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_tck Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck " "Elaborating entity \"Video_System_CPU_jtag_debug_module_tck\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_tck" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_sysclk Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk " "Elaborating entity \"Video_System_CPU_jtag_debug_module_sysclk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_sysclk" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "Video_System_CPU_jtag_debug_module_phy" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865729 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893865729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Char_Buffer_with_DMA Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma " "Elaborating entity \"Video_System_Char_Buffer_with_DMA\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "char_buffer_with_dma" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "Char_Buffer_Memory" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865744 ""}  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893865744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m672.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m672.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m672 " "Found entity 1: altsyncram_m672" {  } { { "db/altsyncram_m672.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_m672.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m672 Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated " "Elaborating entity \"altsyncram_m672\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "Character_Rom" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865808 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893865808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ai1 " "Found entity 1: altsyncram_0ai1" {  } { { "db/altsyncram_0ai1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_0ai1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ai1 Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated " "Elaborating entity \"altsyncram_0ai1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Dual_Clock_FIFO Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"Video_System_Dual_Clock_FIFO\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "dual_clock_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "Data_FIFO" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865938 ""}  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893865938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893865991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893865991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893865993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pou " "Found entity 1: altsyncram_pou" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pou Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram " "Elaborating entity \"altsyncram_pou\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_26d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_26d " "Found entity 1: alt_synch_pipe_26d" {  } { { "db/alt_synch_pipe_26d.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/alt_synch_pipe_26d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_26d Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_26d\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_26d.tdf" "dffpipe12" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/alt_synch_pipe_26d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_36d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_36d " "Found entity 1: alt_synch_pipe_36d" {  } { { "db/alt_synch_pipe_36d.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/alt_synch_pipe_36d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_36d Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_36d\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_36d.tdf" "dffpipe16" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/alt_synch_pipe_36d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer:pixel_buffer " "Elaborating entity \"Video_System_Pixel_Buffer\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer:pixel_buffer\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer_DMA Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"Video_System_Pixel_Buffer_DMA\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(256) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866285 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(257) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866285 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(262) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866285 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(263) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866285 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Pixel_Buffer_DMA.v(343) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866285 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(357) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866285 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893866323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866324 ""}  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893866324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lh81 " "Found entity 1: altsyncram_lh81" {  } { { "db/altsyncram_lh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_lh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lh81 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram " "Elaborating entity \"altsyncram_lh81\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_RGB_Resampler Video_System:Char_Buffer_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"Video_System_Pixel_RGB_Resampler\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_rgb_resampler" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Pixel_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at Video_System_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430893866625 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Scaler Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler " "Elaborating entity \"Video_System_Pixel_Scaler\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Height" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866629 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866629 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866629 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893866658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866659 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893866659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bh81 " "Found entity 1: altsyncram_bh81" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bh81 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram " "Elaborating entity \"altsyncram_bh81\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893866964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893866964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Width" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866970 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_VGA_Controller Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller " "Elaborating entity \"Video_System_VGA_Controller\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "vga_controller" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "VGA_Timing" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866975 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430893866975 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_video_pll_0 Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0 " "Elaborating entity \"Video_System_video_pll_0\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\"" {  } { { "Video_System/synthesis/Video_System.v" "video_pll_0" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "video_pll" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893866978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867031 ""}  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430893867031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430893867083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430893867083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "reset_from_locked" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_keycode Video_System:Char_Buffer_System\|Video_System_keycode:keycode " "Elaborating entity \"Video_System_keycode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_keycode:keycode\"" {  } { { "Video_System/synthesis/Video_System.v" "keycode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_controller_0 Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"Video_System_sdram_controller_0\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\"" {  } { { "Video_System/synthesis/Video_System.v" "sdram_controller_0" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_controller_0_input_efifo_module Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|Video_System_sdram_controller_0_input_efifo_module:the_Video_System_sdram_controller_0_input_efifo_module " "Elaborating entity \"Video_System_sdram_controller_0_input_efifo_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|Video_System_sdram_controller_0_input_efifo_module:the_Video_System_sdram_controller_0_input_efifo_module\"" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "the_Video_System_sdram_controller_0_input_efifo_module" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_clk Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk " "Elaborating entity \"Video_System_sdram_clk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\"" {  } { { "Video_System/synthesis/Video_System.v" "sdram_clk" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_clk_stdsync_sv6 Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_stdsync_sv6:stdsync2 " "Elaborating entity \"Video_System_sdram_clk_stdsync_sv6\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_stdsync_sv6:stdsync2\"" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "stdsync2" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_clk_dffpipe_l2c Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_stdsync_sv6:stdsync2\|Video_System_sdram_clk_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Video_System_sdram_clk_dffpipe_l2c\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_stdsync_sv6:stdsync2\|Video_System_sdram_clk_dffpipe_l2c:dffpipe3\"" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "dffpipe3" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_clk_altpll_l942 Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1 " "Elaborating entity \"Video_System_sdram_clk_altpll_l942\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\"" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "sd1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_pio_0 Video_System:Char_Buffer_System\|Video_System_pio_0:pio_0 " "Elaborating entity \"Video_System_pio_0\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_pio_0:pio_0\"" {  } { { "Video_System/synthesis/Video_System.v" "pio_0" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Video_System_mm_interconnect_0\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Video_System/synthesis/Video_System.v" "mm_interconnect_0" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_control_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_control_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_control_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "keycode_s1_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_clk_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_clk_pll_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "sdram_clk_pll_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_agent_rsp_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_control_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_control_slave_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_control_slave_agent_rsp_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rsp_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rdata_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router " "Elaborating entity \"Video_System_mm_interconnect_0_router\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Video_System_mm_interconnect_0_router_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_001:router_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_001_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_001:router_001\|Video_System_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_001:router_001\|Video_System_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Video_System_mm_interconnect_0_router_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_002" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Video_System_mm_interconnect_0_router_003\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_003" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Video_System_mm_interconnect_0_router_004\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_004" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_006 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Video_System_mm_interconnect_0_router_006\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_006:router_006\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_006" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_006_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_006:router_006\|Video_System_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_006:router_006\|Video_System_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_007 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Video_System_mm_interconnect_0_router_007\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_007:router_007\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_007" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_007_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_007:router_007\|Video_System_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_007:router_007\|Video_System_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only_13_1 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only_13_1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_burst_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only_13_1 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only_13_1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_002 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_003 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_003\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_004 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux_003 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux_003\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux_004 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux_004\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_002 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_with_dma_avalon_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_with_dma_avalon_char_buffer_slave_cmd_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_to_char_buffer_with_dma_avalon_char_buffer_slave_cmd_width_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430893867393 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430893867393 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430893867400 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430893867400 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "crosser" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 4149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_irq_mapper Video_System:Char_Buffer_System\|Video_System_irq_mapper:irq_mapper " "Elaborating entity \"Video_System_irq_mapper\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_irq_mapper:irq_mapper\"" {  } { { "Video_System/synthesis/Video_System.v" "irq_mapper" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_003" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:PS2 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:PS2\"" {  } { { "Example_3_Both_Buffers.v" "PS2" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:PS2\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:PS2\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 keyboard:PS2\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"keyboard:PS2\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430893867448 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1430893869155 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "Char_Buffer_Memory" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1430893869171 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[1\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870690 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[2\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870690 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[3\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870690 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[12\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870690 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[13\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870690 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[22\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870690 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[23\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870690 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m672.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_m672.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 223 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870690 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430893870690 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430893870690 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[0\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 38 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870698 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[1\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 68 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870698 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[10\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 338 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870698 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[11\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 368 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870698 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[20\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 638 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870698 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[21\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 668 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893870698 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430893870698 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430893870698 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1430893872881 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1430893872881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430893875662 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 354 -1 0 } } { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 280 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3205 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4173 -1 0 } } { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 304 -1 0 } } { "keyboard.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 14 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3781 -1 0 } } { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 243 -1 0 } } { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430893875855 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430893875856 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430893878063 "|Example_3_Both_Buffers|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430893878063 "|Example_3_Both_Buffers|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430893878063 "|Example_3_Both_Buffers|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430893878063 "|Example_3_Both_Buffers|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430893878063 "|Example_3_Both_Buffers|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430893878063 "|Example_3_Both_Buffers|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430893878063 "|Example_3_Both_Buffers|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430893878063 "|Example_3_Both_Buffers|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430893878063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893878413 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "311 " "311 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430893881507 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.map.smsg " "Generated suppressed messages file /home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430893881870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430893883241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893883241 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } } { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 34 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 336 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1430893883565 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } } { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 34 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 336 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1430893883566 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893884025 "|Example_3_Both_Buffers|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893884025 "|Example_3_Both_Buffers|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430893884025 "|Example_3_Both_Buffers|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1430893884025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4957 " "Implemented 4957 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430893884025 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430893884025 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1430893884025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4638 " "Implemented 4638 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430893884025 ""} { "Info" "ICUT_CUT_TM_RAMS" "173 " "Implemented 173 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430893884025 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430893884025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430893884025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1003 " "Peak virtual memory: 1003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430893884129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  6 01:31:24 2015 " "Processing ended: Wed May  6 01:31:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430893884129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430893884129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430893884129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430893884129 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 63 s " "Quartus II Flow was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430893884822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430893887904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430893887905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  6 01:31:27 2015 " "Processing started: Wed May  6 01:31:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430893887905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1430893887905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1430893887905 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1430893887945 ""}
{ "Info" "0" "" "Project  = Example_3_Both_Buffers" {  } {  } 0 0 "Project  = Example_3_Both_Buffers" 0 0 "Fitter" 0 0 1430893887946 ""}
{ "Info" "0" "" "Revision = Example_3_Both_Buffers" {  } {  } 0 0 "Revision = Example_3_Both_Buffers" 0 0 "Fitter" 0 0 1430893887946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1430893888097 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Example_3_Both_Buffers EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Example_3_Both_Buffers\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430893888134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430893888169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430893888169 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|wire_pll7_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|wire_pll7_clk\[0\] port" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 151 -1 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1346 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430893888255 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 151 -1 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1346 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1430893888255 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1925 9684 10422 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1430893888256 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1926 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430893888256 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1925 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1430893888256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1430893888989 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1430893889002 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430893889203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430893889203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430893889203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430893889203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430893889203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430893889203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430893889203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430893889203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430893889203 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430893889203 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12259 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430893889223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12261 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430893889223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12263 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430893889223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12265 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430893889223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12267 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430893889223 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430893889223 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1430893889232 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430893889301 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 139 " "No exact pin location assignment(s) for 6 pins of 139 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1430893890384 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 " "The input ports of the PLL Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 and the PLL Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 ARESET " "PLL Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 and PLL Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1925 9684 10422 0} { 0 { 0 ""} 0 1346 9684 10422 0}  }  } } { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 193 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|Video_System_sdram_clk_altpll_l942:sd1|wire_pll7_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1430893890449 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1925 9684 10422 0} { 0 { 0 ""} 0 1346 9684 10422 0}  }  } } { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 193 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|Video_System_sdram_clk_altpll_l942:sd1|wire_pll7_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1430893890449 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } } { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1925 9684 10422 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1430893890528 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1430893891661 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1430893891661 ""}
{ "Info" "ISTA_SDC_FOUND" "Example_3_Both_Buffers.out.sdc " "Reading SDC File: 'Example_3_Both_Buffers.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1430893891711 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1430893891712 ""}
{ "Info" "ISTA_SDC_FOUND" "Video_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Video_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1430893891747 ""}
{ "Info" "ISTA_SDC_FOUND" "Video_System/synthesis/submodules/Video_System_CPU.sdc " "Reading SDC File: 'Video_System/synthesis/submodules/Video_System_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1430893891760 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_addr\[0\] CLOCK_50 " "Register Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1430893891777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1430893891777 "|Example_3_Both_Buffers|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:PS2\|reg_11:reg_A\|Data_Out\[2\] PS2_CLK " "Register keyboard:PS2\|reg_11:reg_A\|Data_Out\[2\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1430893891777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1430893891777 "|Example_3_Both_Buffers|PS2_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Char_Buffer_System\|sdram_clk\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Char_Buffer_System\|sdram_clk\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891831 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Char_Buffer_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Char_Buffer_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891831 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1430893891831 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1430893891831 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1430893891831 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1430893891831 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1430893891832 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430893891832 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1430893891832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""}  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 111 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12241 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 193 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|Video_System_sdram_clk_altpll_l942:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1346 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1925 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""}  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 11803 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6466 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|W_rf_wren " "Destination node Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|W_rf_wren" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3741 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_CPU:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 4300 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_CPU:cpu|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 3454 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430893892603 ""}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 510 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|active_rnw~3 " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|active_rnw~3" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 213 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6240 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|active_cs_n~0 " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|active_cs_n~0" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 210 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6253 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[0\] " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[0\]" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 354 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1617 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[2\] " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[2\]" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 354 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1615 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[1\] " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|i_refs\[1\]" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 354 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1616 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892603 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430893892603 ""}  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 4423 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2103 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2104 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2105 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2106 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2107 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2108 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2109 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2110 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2111 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\] " "Destination node Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_ea7.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_ea7.tdf" 80 17 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 2132 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430893892604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430893892604 ""}  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 517 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_004\|merged_reset~0  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_004\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892605 ""}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_004|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6270 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892605 ""}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 6787 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|prev_reset  " "Automatically promoted node Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430893892605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|readdata\[0\]~1 " "Destination node Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|readdata\[0\]~1" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 234 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|readdata[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 7454 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430893892605 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430893892605 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 245 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_clk:sdram_clk|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 1377 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430893892605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430893894110 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430893894134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430893894136 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430893894161 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12364 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894288 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[0\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12364 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894288 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12367 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894288 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[1\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12367 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894288 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12370 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894288 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[2\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12370 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894288 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12373 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894289 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[3\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12373 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894289 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12376 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894289 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[4\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12376 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894289 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12379 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894289 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[5\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12379 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894289 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12382 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894289 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[6\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12382 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894289 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12385 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894290 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[7\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12385 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894290 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12388 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894290 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[8\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12388 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894290 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12391 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894290 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[9\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12391 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894290 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12394 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894290 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[10\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12394 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894290 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12397 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894291 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[11\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12397 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894291 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12400 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894291 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[12\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12400 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894291 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12403 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894291 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[13\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12403 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894291 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12406 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894291 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[14\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12406 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894291 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12409 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894292 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[15\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12409 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894292 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[16]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12412 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894292 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[16\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[16]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12412 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894292 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[17]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12415 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894292 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[17\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[17]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12415 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894292 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[18]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12418 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894293 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[18\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[18]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12418 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894293 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[19]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12421 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894293 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[19\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[19]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12421 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894293 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[20]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12424 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894293 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[20\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[20]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12424 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894293 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[21]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12427 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894293 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[21\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[21]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12427 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894293 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[22]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12430 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894293 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[22\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[22]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12430 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894293 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[23]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12433 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894294 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[23\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[23]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12433 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894294 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[24]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12436 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894294 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[24\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[24]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12436 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894294 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[25]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12439 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894294 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[25\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[25]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12439 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894294 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[26]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12442 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894294 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[26\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[26]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12442 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894294 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[27]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12445 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894295 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[27\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[27]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12445 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894295 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[28]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12448 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894295 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[28\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[28]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12448 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894295 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[29]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12451 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894295 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[29\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[29]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12451 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894295 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[30]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12454 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894295 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[30\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[30]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12454 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894295 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1 " "Can't pack node Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[31]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12457 9684 10422 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1430893894296 ""}  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|m_data\[31\]~_Duplicate_1" } } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Video_System:Char_Buffer_System|Video_System_sdram_controller_0:sdram_controller_0|m_data[31]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 12457 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1430893894296 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1430893894313 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1430893894313 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1430893894313 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1430893894313 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1430893894313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430893894313 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430893894355 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430893894355 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430893894377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430893895647 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 I/O Input Buffer " "Packed 50 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1430893895668 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "154 I/O Output Buffer " "Packed 154 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1430893895668 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "67 " "Created 67 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1430893895668 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430893895668 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1430893895752 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1430893895752 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1430893895752 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 39 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430893895755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 61 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 61 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430893895755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 25 48 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430893895755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430893895755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430893895755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430893895755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 71 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430893895755 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430893895755 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1430893895755 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1430893895755 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } } { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 34 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 336 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 147 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1430893895958 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430893896181 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1430893896195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430893901769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430893904016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430893904118 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430893907814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430893907815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430893909341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430893915405 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430893915405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430893916370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1430893916372 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1430893916372 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1430893916372 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430893916572 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430893916701 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430893918313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430893918375 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430893919957 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430893921737 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1430893922206 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "55 Cyclone IV E " "55 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 280 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 281 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 282 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 283 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 284 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 285 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 286 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 287 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 288 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 289 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 290 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 291 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 292 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 293 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 294 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 295 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 296 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 297 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 116 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 298 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 299 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 300 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 301 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 302 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 303 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 304 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 305 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 306 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 307 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 308 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 309 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 310 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 311 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 312 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 313 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 314 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 328 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 329 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 118 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 330 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 111 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 398 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 279 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 143 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 410 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/wilywyrm/altera/14.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/wilywyrm/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 144 0 0 } } { "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/wilywyrm/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1430893922263 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1430893922263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.fit.smsg " "Generated suppressed messages file /home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1430893922957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1096 " "Peak virtual memory: 1096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430893924316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  6 01:32:04 2015 " "Processing ended: Wed May  6 01:32:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430893924316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430893924316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430893924316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430893924316 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 149 s " "Quartus II Flow was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430893924494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1430893927972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430893927974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  6 01:32:07 2015 " "Processing started: Wed May  6 01:32:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430893927974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1430893927974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1430893927974 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1430893932079 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1430893932207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430893933328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  6 01:32:13 2015 " "Processing ended: Wed May  6 01:32:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430893933328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430893933328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430893933328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1430893933328 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 149 s " "Quartus II Flow was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1430893933496 ""}
