Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Mar 21 23:44:01 2025
| Host         : Arnaud-Hugo-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.100        0.000                      0                  504        0.134        0.000                      0                  504        3.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.100        0.000                      0                  504        0.134        0.000                      0                  504        3.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.766ns (21.542%)  route 2.790ns (78.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.851     9.685    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.783    13.548    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[40]/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y146       FDRE (Setup_fdre_C_CE)      -0.169    13.784    design_1_i/uart_top_0/inst/rBuffer_reg[40]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.766ns (21.542%)  route 2.790ns (78.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.851     9.685    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.783    13.548    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[41]/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y146       FDRE (Setup_fdre_C_CE)      -0.169    13.784    design_1_i/uart_top_0/inst/rBuffer_reg[41]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.766ns (21.542%)  route 2.790ns (78.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.851     9.685    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.783    13.548    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[48]/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y146       FDRE (Setup_fdre_C_CE)      -0.169    13.784    design_1_i/uart_top_0/inst/rBuffer_reg[48]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.766ns (21.542%)  route 2.790ns (78.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.851     9.685    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.783    13.548    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[49]/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y146       FDRE (Setup_fdre_C_CE)      -0.169    13.784    design_1_i/uart_top_0/inst/rBuffer_reg[49]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.766ns (21.542%)  route 2.790ns (78.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.851     9.685    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.783    13.548    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[56]/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y146       FDRE (Setup_fdre_C_CE)      -0.169    13.784    design_1_i/uart_top_0/inst/rBuffer_reg[56]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.766ns (21.542%)  route 2.790ns (78.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.851     9.685    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.783    13.548    design_1_i/uart_top_0/inst/iClk
    SLICE_X104Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[57]/C
                         clock pessimism              0.441    13.989    
                         clock uncertainty           -0.035    13.953    
    SLICE_X104Y146       FDRE (Setup_fdre_C_CE)      -0.169    13.784    design_1_i/uart_top_0/inst/rBuffer_reg[57]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.766ns (22.042%)  route 2.709ns (77.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.771     9.604    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X105Y148       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.784    13.549    design_1_i/uart_top_0/inst/iClk
    SLICE_X105Y148       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[12]/C
                         clock pessimism              0.441    13.990    
                         clock uncertainty           -0.035    13.954    
    SLICE_X105Y148       FDRE (Setup_fdre_C_CE)      -0.205    13.749    design_1_i/uart_top_0/inst/rBuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.766ns (22.042%)  route 2.709ns (77.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.771     9.604    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X105Y148       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.784    13.549    design_1_i/uart_top_0/inst/iClk
    SLICE_X105Y148       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[13]/C
                         clock pessimism              0.441    13.990    
                         clock uncertainty           -0.035    13.954    
    SLICE_X105Y148       FDRE (Setup_fdre_C_CE)      -0.205    13.749    design_1_i/uart_top_0/inst/rBuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.766ns (22.042%)  route 2.709ns (77.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.771     9.604    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X105Y148       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.784    13.549    design_1_i/uart_top_0/inst/iClk
    SLICE_X105Y148       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[16]/C
                         clock pessimism              0.441    13.990    
                         clock uncertainty           -0.035    13.954    
    SLICE_X105Y148       FDRE (Setup_fdre_C_CE)      -0.205    13.749    design_1_i/uart_top_0/inst/rBuffer_reg[16]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.766ns (22.042%)  route 2.709ns (77.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         2.055     6.129    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/Q
                         net (fo=103, routed)         1.502     8.149    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_reg[0][1]
    SLICE_X109Y148       LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_4/O
                         net (fo=1, routed)           0.436     8.709    design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer_reg[0]_0
    SLICE_X109Y146       LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.771     9.604    design_1_i/uart_top_0/inst/rBuffer
    SLICE_X105Y148       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.784    13.549    design_1_i/uart_top_0/inst/iClk
    SLICE_X105Y148       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[17]/C
                         clock pessimism              0.441    13.990    
                         clock uncertainty           -0.035    13.954    
    SLICE_X105Y148       FDRE (Setup_fdre_C_CE)      -0.205    13.749    design_1_i/uart_top_0/inst/rBuffer_reg[17]
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.718     1.805    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/uart_top_0/inst/rTxByte_reg[3]/Q
                         net (fo=1, routed)           0.053     1.999    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[3]
    SLICE_X111Y145       LUT5 (Prop_lut5_I2_O)        0.045     2.044 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     2.044    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1_n_0
    SLICE_X111Y145       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.994     2.336    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X111Y145       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X111Y145       FDRE (Hold_fdre_C_D)         0.092     1.910    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.718     1.805    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/uart_top_0/inst/rTxByte_reg[7]/Q
                         net (fo=1, routed)           0.085     2.031    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[7]
    SLICE_X111Y146       LUT2 (Prop_lut2_I1_O)        0.045     2.076 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_2/O
                         net (fo=1, routed)           0.000     2.076    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[7]_i_2_n_0
    SLICE_X111Y146       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.994     2.336    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X111Y146       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X111Y146       FDRE (Hold_fdre_C_D)         0.092     1.910    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.718     1.805    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/uart_top_0/inst/rTxByte_reg[4]/Q
                         net (fo=1, routed)           0.086     2.031    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[4]
    SLICE_X111Y146       LUT5 (Prop_lut5_I2_O)        0.045     2.076 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1/O
                         net (fo=1, routed)           0.000     2.076    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1_n_0
    SLICE_X111Y146       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.994     2.336    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X111Y146       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X111Y146       FDRE (Hold_fdre_C_D)         0.091     1.909    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.719     1.806    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y149       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y149       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent_reg[8]/Q
                         net (fo=7, routed)           0.088     2.035    design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent[8]
    SLICE_X111Y149       LUT6 (Prop_lut6_I4_O)        0.045     2.080 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent[9]_i_1/O
                         net (fo=1, routed)           0.000     2.080    design_1_i/uart_top_0/inst/UART_RX_INST/wCntNext[9]
    SLICE_X111Y149       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.995     2.337    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y149       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent_reg[9]/C
                         clock pessimism             -0.519     1.819    
    SLICE_X111Y149       FDRE (Hold_fdre_C_D)         0.091     1.910    design_1_i/uart_top_0/inst/UART_RX_INST/rCntCurrent_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.323%)  route 0.112ns (37.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.718     1.805    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/uart_top_0/inst/rTxByte_reg[0]/Q
                         net (fo=1, routed)           0.112     2.058    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[0]
    SLICE_X109Y145       LUT5 (Prop_lut5_I2_O)        0.045     2.103 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.103    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[0]_i_1_n_0
    SLICE_X109Y145       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.991     2.333    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X109Y145       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/C
                         clock pessimism             -0.494     1.840    
    SLICE_X109Y145       FDRE (Hold_fdre_C_D)         0.092     1.932    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.717     1.804    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/Q
                         net (fo=4, routed)           0.068     2.036    design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg_n_0_[4]
    SLICE_X108Y146       FDSE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.991     2.333    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y146       FDSE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[0]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X108Y146       FDSE (Hold_fdse_C_D)         0.060     1.864    design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rTxByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.614%)  route 0.114ns (35.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.717     1.804    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y145       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  design_1_i/uart_top_0/inst/rBuffer_reg[90]/Q
                         net (fo=1, routed)           0.114     2.082    design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[7][2]
    SLICE_X110Y145       LUT6 (Prop_lut6_I5_O)        0.045     2.127 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte[2]_i_1/O
                         net (fo=1, routed)           0.000     2.127    design_1_i/uart_top_0/inst/p_0_in[2]
    SLICE_X110Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.994     2.336    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[2]/C
                         clock pessimism             -0.494     1.843    
    SLICE_X110Y145       FDRE (Hold_fdre_C_D)         0.092     1.935    design_1_i/uart_top_0/inst/rTxByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.719     1.806    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y148       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent_reg[0]/Q
                         net (fo=5, routed)           0.121     2.068    design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent[0]
    SLICE_X111Y148       LUT6 (Prop_lut6_I3_O)        0.045     2.113 r  design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent[1]_i_1/O
                         net (fo=1, routed)           0.000     2.113    design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent[1]_i_1_n_0
    SLICE_X111Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.995     2.337    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X111Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent_reg[1]/C
                         clock pessimism             -0.519     1.819    
    SLICE_X111Y148       FDRE (Hold_fdre_C_D)         0.092     1.911    design_1_i/uart_top_0/inst/UART_RX_INST/rBitCurrent_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.251ns (74.978%)  route 0.084ns (25.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.717     1.804    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y145       FDRE (Prop_fdre_C_Q)         0.148     1.952 r  design_1_i/uart_top_0/inst/rBuffer_reg[83]/Q
                         net (fo=1, routed)           0.084     2.035    design_1_i/uart_top_0/inst/in8[91]
    SLICE_X108Y145       LUT3 (Prop_lut3_I0_O)        0.103     2.138 r  design_1_i/uart_top_0/inst/rBuffer[91]_i_1/O
                         net (fo=1, routed)           0.000     2.138    design_1_i/uart_top_0/inst/rBuffer[91]_i_1_n_0
    SLICE_X108Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.991     2.333    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[91]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X108Y145       FDRE (Hold_fdre_C_D)         0.131     1.935    design_1_i/uart_top_0/inst/rBuffer_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.717     1.804    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDRE (Prop_fdre_C_Q)         0.128     1.932 r  design_1_i/uart_top_0/inst/rBuffer_reg[27]/Q
                         net (fo=1, routed)           0.086     2.017    design_1_i/uart_top_0/inst/in8[35]
    SLICE_X107Y145       LUT3 (Prop_lut3_I0_O)        0.104     2.121 r  design_1_i/uart_top_0/inst/rBuffer[35]_i_1/O
                         net (fo=1, routed)           0.000     2.121    design_1_i/uart_top_0/inst/rBuffer[35]_i_1_n_0
    SLICE_X107Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.991     2.333    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[35]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X107Y145       FDRE (Hold_fdre_C_D)         0.107     1.911    design_1_i/uart_top_0/inst/rBuffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X108Y146  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y146  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y144  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y146  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X108Y147  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y147  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



