{
  "module_name": "iavf_register.h",
  "hash_id": "0b6b005fee738d8ea4a6cb5e5a2943503a72b38e3be37b25ecef58251ec4edf9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/iavf/iavf_register.h",
  "human_readable_source": " \n \n\n#ifndef _IAVF_REGISTER_H_\n#define _IAVF_REGISTER_H_\n\n#define IAVF_VF_ARQBAH1 0x00006000  \n#define IAVF_VF_ARQBAL1 0x00006C00  \n#define IAVF_VF_ARQH1 0x00007400  \n#define IAVF_VF_ARQH1_ARQH_SHIFT 0\n#define IAVF_VF_ARQH1_ARQH_MASK IAVF_MASK(0x3FF, IAVF_VF_ARQH1_ARQH_SHIFT)\n#define IAVF_VF_ARQLEN1 0x00008000  \n#define IAVF_VF_ARQLEN1_ARQVFE_SHIFT 28\n#define IAVF_VF_ARQLEN1_ARQVFE_MASK IAVF_MASK(0x1, IAVF_VF_ARQLEN1_ARQVFE_SHIFT)\n#define IAVF_VF_ARQLEN1_ARQOVFL_SHIFT 29\n#define IAVF_VF_ARQLEN1_ARQOVFL_MASK IAVF_MASK(0x1, IAVF_VF_ARQLEN1_ARQOVFL_SHIFT)\n#define IAVF_VF_ARQLEN1_ARQCRIT_SHIFT 30\n#define IAVF_VF_ARQLEN1_ARQCRIT_MASK IAVF_MASK(0x1, IAVF_VF_ARQLEN1_ARQCRIT_SHIFT)\n#define IAVF_VF_ARQLEN1_ARQENABLE_SHIFT 31\n#define IAVF_VF_ARQLEN1_ARQENABLE_MASK IAVF_MASK(0x1, IAVF_VF_ARQLEN1_ARQENABLE_SHIFT)\n#define IAVF_VF_ARQT1 0x00007000  \n#define IAVF_VF_ATQBAH1 0x00007800  \n#define IAVF_VF_ATQBAL1 0x00007C00  \n#define IAVF_VF_ATQH1 0x00006400  \n#define IAVF_VF_ATQLEN1 0x00006800  \n#define IAVF_VF_ATQLEN1_ATQVFE_SHIFT 28\n#define IAVF_VF_ATQLEN1_ATQVFE_MASK IAVF_MASK(0x1, IAVF_VF_ATQLEN1_ATQVFE_SHIFT)\n#define IAVF_VF_ATQLEN1_ATQOVFL_SHIFT 29\n#define IAVF_VF_ATQLEN1_ATQOVFL_MASK IAVF_MASK(0x1, IAVF_VF_ATQLEN1_ATQOVFL_SHIFT)\n#define IAVF_VF_ATQLEN1_ATQCRIT_SHIFT 30\n#define IAVF_VF_ATQLEN1_ATQCRIT_MASK IAVF_MASK(0x1, IAVF_VF_ATQLEN1_ATQCRIT_SHIFT)\n#define IAVF_VF_ATQLEN1_ATQENABLE_SHIFT 31\n#define IAVF_VF_ATQLEN1_ATQENABLE_MASK IAVF_MASK(0x1, IAVF_VF_ATQLEN1_ATQENABLE_SHIFT)\n#define IAVF_VF_ATQT1 0x00008400  \n#define IAVF_VFGEN_RSTAT 0x00008800  \n#define IAVF_VFGEN_RSTAT_VFR_STATE_SHIFT 0\n#define IAVF_VFGEN_RSTAT_VFR_STATE_MASK IAVF_MASK(0x3, IAVF_VFGEN_RSTAT_VFR_STATE_SHIFT)\n#define IAVF_VFINT_DYN_CTL01 0x00005C00  \n#define IAVF_VFINT_DYN_CTL01_INTENA_SHIFT 0\n#define IAVF_VFINT_DYN_CTL01_INTENA_MASK IAVF_MASK(0x1, IAVF_VFINT_DYN_CTL01_INTENA_SHIFT)\n#define IAVF_VFINT_DYN_CTL01_ITR_INDX_SHIFT 3\n#define IAVF_VFINT_DYN_CTL01_ITR_INDX_MASK IAVF_MASK(0x3, IAVF_VFINT_DYN_CTL01_ITR_INDX_SHIFT)\n#define IAVF_VFINT_DYN_CTLN1(_INTVF) (0x00003800 + ((_INTVF) * 4))    \n#define IAVF_VFINT_DYN_CTLN1_INTENA_SHIFT 0\n#define IAVF_VFINT_DYN_CTLN1_INTENA_MASK IAVF_MASK(0x1, IAVF_VFINT_DYN_CTLN1_INTENA_SHIFT)\n#define IAVF_VFINT_DYN_CTLN1_SWINT_TRIG_SHIFT 2\n#define IAVF_VFINT_DYN_CTLN1_SWINT_TRIG_MASK IAVF_MASK(0x1, IAVF_VFINT_DYN_CTLN1_SWINT_TRIG_SHIFT)\n#define IAVF_VFINT_DYN_CTLN1_ITR_INDX_SHIFT 3\n#define IAVF_VFINT_DYN_CTLN1_ITR_INDX_MASK IAVF_MASK(0x3, IAVF_VFINT_DYN_CTLN1_ITR_INDX_SHIFT)\n#define IAVF_VFINT_DYN_CTLN1_INTERVAL_SHIFT 5\n#define IAVF_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT 24\n#define IAVF_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_MASK IAVF_MASK(0x1, IAVF_VFINT_DYN_CTLN1_SW_ITR_INDX_ENA_SHIFT)\n#define IAVF_VFINT_ICR0_ENA1 0x00005000  \n#define IAVF_VFINT_ICR0_ENA1_ADMINQ_SHIFT 30\n#define IAVF_VFINT_ICR0_ENA1_ADMINQ_MASK IAVF_MASK(0x1, IAVF_VFINT_ICR0_ENA1_ADMINQ_SHIFT)\n#define IAVF_VFINT_ICR0_ENA1_RSVD_SHIFT 31\n#define IAVF_VFINT_ICR01 0x00004800  \n#define IAVF_VFINT_ITRN1(_i, _INTVF) (0x00002800 + ((_i) * 64 + (_INTVF) * 4))    \n#define IAVF_QRX_TAIL1(_Q) (0x00002000 + ((_Q) * 4))    \n#define IAVF_QTX_TAIL1(_Q) (0x00000000 + ((_Q) * 4))    \n#define IAVF_VFQF_HENA(_i) (0x0000C400 + ((_i) * 4))    \n#define IAVF_VFQF_HKEY(_i) (0x0000CC00 + ((_i) * 4))    \n#define IAVF_VFQF_HKEY_MAX_INDEX 12\n#define IAVF_VFQF_HLUT(_i) (0x0000D000 + ((_i) * 4))    \n#define IAVF_VFQF_HLUT_MAX_INDEX 15\n#define IAVF_VFINT_DYN_CTLN1_WB_ON_ITR_SHIFT 30\n#define IAVF_VFINT_DYN_CTLN1_WB_ON_ITR_MASK IAVF_MASK(0x1, IAVF_VFINT_DYN_CTLN1_WB_ON_ITR_SHIFT)\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}