// Seed: 4201558905
module module_0 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    output wand id_7,
    input supply1 id_8
);
  assign id_4 = id_2;
  wire id_10 = id_1;
  assign id_6 = id_10;
  logic id_11;
  assign id_6 = 1 == -1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
