#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "IP_MATRIX.h"
#include "sleep.h"
#include "xscugic.h"
#include "xscutimer.h"


void displayNumber(int number);

int main()
{
	init_platform();

    while(1){
		for (int i = 0; i <= 9; i++)
		{
			for(int j = 0; i <= 8333; j++)
			{
				displayNumber(i);
			}
		}

    }
    cleanup_platform();
    return 0;
}

void displayNumber(int number) {
	switch (number)
	{
		case 0:
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0000001000001001);
    		usleep_A9(20);
    		IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
    		usleep_A9(10);
    		IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010100001111001);
    		usleep_A9(20);
    		IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
    		usleep_A9(10);
    		IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010100101101001);
    		usleep_A9(20);
    		IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
    		usleep_A9(10);
    		IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0000010000001001);
    		usleep_A9(20);
    		IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
    		usleep_A9(10);
			break;
		case 1:
		    IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0000000100001001);
	        usleep_A9(20);
	        IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
	        usleep_A9(10);
	        IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001011011);
	        usleep_A9(20);
	        IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
	        usleep_A9(10);
	        IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110001001101011);
	        usleep_A9(20);
	        IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
	        usleep_A9(10);
			break;
		case 2:
		   	IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0000101001001011);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010100000111001);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010000101101001);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010110001001011);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			break;
		case 3:
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0100001001101001);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0100000001111001);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0100000101101001);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0100010000001001);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			break;
		case 4:
		    IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110001000101011);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100000011011);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0000000100001001);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110110000101011);
			usleep_A9(20);
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
			usleep_A9(10);
			break;
		case 5:
		    IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0100001001001001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010000001111001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010000101101001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0100110000101001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
			break;
		case 6:
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0100001000001011);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010000001111001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010000101101001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0100110000101001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
			break;
		case 7:
			 IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110101001101001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0000100000111001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110000101101001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110110001001001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
			break;
		case 8:
		   	IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0000001000001000);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010000001111010);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010000101101010);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0000010000001000);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
			break;
		case 9:
			IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010001001001001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010000001111001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0010000101101001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110100001101011);
            usleep_A9(10);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0000010000001001);
            usleep_A9(20);
            IP_MATRIX_mWriteReg(XPAR_IP_MATRIX_0_S00_AXI_BASEADDR,IP_MATRIX_S00_AXI_SLV_REG0_OFFSET,0b0110110001101011);
            usleep_A9(10);
			break;

		default:
			break;
	}
}
