/**************************************************************************************************
**************************************************************************************************
*                                                                                                *
*  Revision      :  $Id$ *
*                                                                                                *
*  Description   :  Read/Write macros to Eagle/Merlin IP's uC RAM's User variables               *
*                                                                                                *
* $Copyright: (c) 2016 Broadcom.
* Broadcom Proprietary and Confidential. All rights reserved.$                                                                          *
*  No portions of this material may be reproduced in any form without                            *
*  the written permission of:                                                                    *
*      Broadcom Corporation                                                                      *
*      5300 California Avenue                                                                    *
*      Irvine, CA  92617                                                                         *
*                                                                                                *
*  All information contained in this document is Broadcom Corporation                            *
*  company private proprietary, and trade secret.                                                *
*                                                                                                *
**************************************************************************************************
**************************************************************************************************/

/** @file eagle_merlin_api_uc_vars_rdwr_defns.h
 * Read/Write macros to Eagle/Merlin IP's uC RAM's User variables
 */

/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */


#ifndef EAGLE_MERLIN_API_UC_VARS_RDWR_DEFNS_PUBLIC_H
#define EAGLE_MERLIN_API_UC_VARS_RDWR_DEFNS_PUBLIC_H

/************************************/
/*  Serdes IP RAM access functions  */
/************************************/

/* RAM access functions for lane_var_struct variables */
#define rdv_eagle2_tsc2pll_config_word()                                            eagle2_tsc2pll_rdwl_uc_var(__ERR, 0x0)
#define wrv_eagle2_tsc2pll_config_word(wr_val)                                      eagle2_tsc2pll_wrwl_uc_var(0x0, wr_val)
#define rdv_eagle2_tsc2pll_usr_ctrl_retune_after_restart()                          eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x2)
#define wrv_eagle2_tsc2pll_usr_ctrl_retune_after_restart(wr_val)                    eagle2_tsc2pll_wrbl_uc_var(0x2, wr_val)
#define rdv_eagle2_tsc2pll_usr_ctrl_clk90_offset_adjust()                           eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x3)
#define wrv_eagle2_tsc2pll_usr_ctrl_clk90_offset_adjust(wr_val)                     eagle2_tsc2pll_wrbl_uc_var(0x3, wr_val)
#define rdv_eagle2_tsc2pll_usr_ctrl_clk90_offset_override()                         eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x4)
#define wrv_eagle2_tsc2pll_usr_ctrl_clk90_offset_override(wr_val)                   eagle2_tsc2pll_wrbl_uc_var(0x4, wr_val)
#define rdv_eagle2_tsc2pll_usr_ctrl_lane_event_log_level()                          eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x5)
#define wrv_eagle2_tsc2pll_usr_ctrl_lane_event_log_level(wr_val)                    eagle2_tsc2pll_wrbl_uc_var(0x5, wr_val)
#define rdv_eagle2_tsc2pll_usr_ctrl_disable_startup_functions_byte()                eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x6)
#define wrv_eagle2_tsc2pll_usr_ctrl_disable_startup_functions_byte(wr_val)          eagle2_tsc2pll_wrbl_uc_var(0x6, wr_val)
#define rdv_eagle2_tsc2pll_usr_ctrl_disable_startup_dfe_functions_byte()            eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x7)
#define wrv_eagle2_tsc2pll_usr_ctrl_disable_startup_dfe_functions_byte(wr_val)      eagle2_tsc2pll_wrbl_uc_var(0x7, wr_val)
#define rdv_eagle2_tsc2pll_usr_ctrl_disable_steady_state_functions_byte()           eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x8)
#define wrv_eagle2_tsc2pll_usr_ctrl_disable_steady_state_functions_byte(wr_val)     eagle2_tsc2pll_wrbl_uc_var(0x8, wr_val)
#define rdv_eagle2_tsc2pll_usr_ctrl_disable_steady_state_dfe_functions_byte()       eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x9)
#define wrv_eagle2_tsc2pll_usr_ctrl_disable_steady_state_dfe_functions_byte(wr_val) eagle2_tsc2pll_wrbl_uc_var(0x9, wr_val)
#define rdv_eagle2_tsc2pll_usr_sts_restart_counter()                                eagle2_tsc2pll_rdbl_uc_var(__ERR, 0xa)
#define wrv_eagle2_tsc2pll_usr_sts_restart_counter(wr_val)                          eagle2_tsc2pll_wrbl_uc_var(0xa, wr_val)
#define rdv_eagle2_tsc2pll_usr_sts_reset_counter()                                  eagle2_tsc2pll_rdbl_uc_var(__ERR, 0xb)
#define wrv_eagle2_tsc2pll_usr_sts_reset_counter(wr_val)                            eagle2_tsc2pll_wrbl_uc_var(0xb, wr_val)
#define rdv_eagle2_tsc2pll_usr_sts_pmd_lock_counter()                               eagle2_tsc2pll_rdbl_uc_var(__ERR, 0xc)
#define wrv_eagle2_tsc2pll_usr_sts_pmd_lock_counter(wr_val)                         eagle2_tsc2pll_wrbl_uc_var(0xc, wr_val)
#define rdv_eagle2_tsc2pll_usr_sts_heye_left()                                      eagle2_tsc2pll_rdbl_uc_var(__ERR, 0xd)
#define wrv_eagle2_tsc2pll_usr_sts_heye_left(wr_val)                                eagle2_tsc2pll_wrbl_uc_var(0xd, wr_val)
#define rdv_eagle2_tsc2pll_usr_sts_heye_right()                                     eagle2_tsc2pll_rdbl_uc_var(__ERR, 0xe)
#define wrv_eagle2_tsc2pll_usr_sts_heye_right(wr_val)                               eagle2_tsc2pll_wrbl_uc_var(0xe, wr_val)
#define rdv_eagle2_tsc2pll_usr_sts_veye_upper()                                     eagle2_tsc2pll_rdbl_uc_var(__ERR, 0xf)
#define wrv_eagle2_tsc2pll_usr_sts_veye_upper(wr_val)                               eagle2_tsc2pll_wrbl_uc_var(0xf, wr_val)
#define rdv_eagle2_tsc2pll_usr_sts_veye_lower()                                     eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x10)
#define wrv_eagle2_tsc2pll_usr_sts_veye_lower(wr_val)                               eagle2_tsc2pll_wrbl_uc_var(0x10, wr_val)
#define rdv_eagle2_tsc2pll_usr_sts_micro_stopped()                                  eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x11)
#define wrv_eagle2_tsc2pll_usr_sts_micro_stopped(wr_val)                            eagle2_tsc2pll_wrbl_uc_var(0x11, wr_val)
#define rdv_eagle2_tsc2pll_usr_sts_link_time()                                      eagle2_tsc2pll_rdwl_uc_var(__ERR, 0x12)
#define wrv_eagle2_tsc2pll_usr_sts_link_time(wr_val)                                eagle2_tsc2pll_wrwl_uc_var(0x12, wr_val)
#define rdv_eagle2_tsc2pll_usr_diag_status()                                        eagle2_tsc2pll_rdwl_uc_var(__ERR, 0x14)
#define wrv_eagle2_tsc2pll_usr_diag_status(wr_val)                                  eagle2_tsc2pll_wrwl_uc_var(0x14, wr_val)
#define rdv_eagle2_tsc2pll_usr_diag_rd_ptr()                                        eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x16)
#define wrv_eagle2_tsc2pll_usr_diag_rd_ptr(wr_val)                                  eagle2_tsc2pll_wrbl_uc_var(0x16, wr_val)
#define rdv_eagle2_tsc2pll_usr_diag_mode()                                          eagle2_tsc2pll_rdbl_uc_var(__ERR, 0x17)
#define wrv_eagle2_tsc2pll_usr_diag_mode(wr_val)                                    eagle2_tsc2pll_wrbl_uc_var(0x17, wr_val)
#define rdv_eagle2_tsc2pll_usr_var_msb()                                            eagle2_tsc2pll_rdwl_uc_var(__ERR, 0x18)
#define wrv_eagle2_tsc2pll_usr_var_msb(wr_val)                                      eagle2_tsc2pll_wrwl_uc_var(0x18, wr_val)
#define rdv_eagle2_tsc2pll_usr_var_lsb()                                            eagle2_tsc2pll_rdwl_uc_var(__ERR, 0x1a)
#define wrv_eagle2_tsc2pll_usr_var_lsb(wr_val)                                      eagle2_tsc2pll_wrwl_uc_var(0x1a, wr_val)

/* RAM access functions for ilane_var_struct variables */

/* RAM access functions for core_var_struct variables */
#define rdcv_eagle2_tsc2pll_config_word()                                           eagle2_tsc2pll_rdwc_uc_var(__ERR, 0x0)
#define wrcv_eagle2_tsc2pll_config_word(wr_val)                                     eagle2_tsc2pll_wrwc_uc_var(0x0, wr_val)
#define rdcv_eagle2_tsc2pll_temp_frc_val()                                          eagle2_tsc2pll_rdwc_uc_var(__ERR, 0x2)
#define wrcv_eagle2_tsc2pll_temp_frc_val(wr_val)                                    eagle2_tsc2pll_wrwc_uc_var(0x2, wr_val)
#define rdcv_eagle2_tsc2pll_common_ucode_version()                                  eagle2_tsc2pll_rdwc_uc_var(__ERR, 0x4)
#define wrcv_eagle2_tsc2pll_common_ucode_version(wr_val)                            eagle2_tsc2pll_wrwc_uc_var(0x4, wr_val)
#define rdcv_eagle2_tsc2pll_avg_tmon_reg13bit()                                     eagle2_tsc2pll_rdwc_uc_var(__ERR, 0x6)
#define wrcv_eagle2_tsc2pll_avg_tmon_reg13bit(wr_val)                               eagle2_tsc2pll_wrwc_uc_var(0x6, wr_val)
#define rdcv_eagle2_tsc2pll_trace_mem_rd_idx()                                      eagle2_tsc2pll_rdwc_uc_var(__ERR, 0x8)
#define wrcv_eagle2_tsc2pll_trace_mem_rd_idx(wr_val)                                eagle2_tsc2pll_wrwc_uc_var(0x8, wr_val)
#define rdcv_eagle2_tsc2pll_trace_mem_wr_idx()                                      eagle2_tsc2pll_rdwc_uc_var(__ERR, 0xa)
#define wrcv_eagle2_tsc2pll_trace_mem_wr_idx(wr_val)                                eagle2_tsc2pll_wrwc_uc_var(0xa, wr_val)
#define rdcv_eagle2_tsc2pll_temp_idx()                                              eagle2_tsc2pll_rdbc_uc_var(__ERR, 0xc)
#define wrcv_eagle2_tsc2pll_temp_idx(wr_val)                                        eagle2_tsc2pll_wrbc_uc_var(0xc, wr_val)
#define rdcv_eagle2_tsc2pll_usr_ctrl_core_event_log_level()                         eagle2_tsc2pll_rdbc_uc_var(__ERR, 0xd)
#define wrcv_eagle2_tsc2pll_usr_ctrl_core_event_log_level(wr_val)                   eagle2_tsc2pll_wrbc_uc_var(0xd, wr_val)
#define rdcv_eagle2_tsc2pll_common_ucode_minor_version()                            eagle2_tsc2pll_rdbc_uc_var(__ERR, 0xe)
#define wrcv_eagle2_tsc2pll_common_ucode_minor_version(wr_val)                      eagle2_tsc2pll_wrbc_uc_var(0xe, wr_val)
#define rdcv_eagle2_tsc2pll_afe_hardware_version()                                  eagle2_tsc2pll_rdbc_uc_var(__ERR, 0xf)
#define wrcv_eagle2_tsc2pll_afe_hardware_version(wr_val)                            eagle2_tsc2pll_wrbc_uc_var(0xf, wr_val)
#define rdcv_eagle2_tsc2pll_status_byte()                                           eagle2_tsc2pll_rdbc_uc_var(__ERR, 0x10)
#define wrcv_eagle2_tsc2pll_status_byte(wr_val)                                     eagle2_tsc2pll_wrbc_uc_var(0x10, wr_val)
#define rdcv_eagle2_tsc2pll_diag_max_time_control()                                 eagle2_tsc2pll_rdbc_uc_var(__ERR, 0x11)
#define wrcv_eagle2_tsc2pll_diag_max_time_control(wr_val)                           eagle2_tsc2pll_wrbc_uc_var(0x11, wr_val)
#define rdcv_eagle2_tsc2pll_diag_max_err_control()                                  eagle2_tsc2pll_rdbc_uc_var(__ERR, 0x12)
#define wrcv_eagle2_tsc2pll_diag_max_err_control(wr_val)                            eagle2_tsc2pll_wrbc_uc_var(0x12, wr_val)
#define rdcv_eagle2_tsc2pll_config_pll1_word()                                      eagle2_tsc2pll_rdwc_uc_var(__ERR, 0x18)
#define wrcv_eagle2_tsc2pll_config_pll1_word(wr_val)                                eagle2_tsc2pll_wrwc_uc_var(0x18, wr_val)

#endif
