
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.969751                       # Number of seconds simulated
sim_ticks                                969750572500                       # Number of ticks simulated
final_tick                               969750572500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 273335                       # Simulator instruction rate (inst/s)
host_op_rate                                   352545                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              530132630                       # Simulator tick rate (ticks/s)
host_mem_usage                                 833548                       # Number of bytes of host memory used
host_seconds                                  1829.26                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     644895733                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           85568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          367104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             452672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        85568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         85568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            49                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 49                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              88237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             378555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                466792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         88237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            88237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks            3234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 3234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks            3234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             88237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            378555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               470026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7073                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         49                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       49                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 451520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  452672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          306                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  345979756500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7073                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   49                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.573843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.928690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.559652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1807     72.72%     72.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          251     10.10%     82.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           90      3.62%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      2.70%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      1.09%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      0.56%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      1.65%     92.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.48%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          176      7.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2485                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           3527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3512.362168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    453.962554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     67759750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               200041000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35275000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9604.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28354.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.61                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4575                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      29                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   48579016.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8814960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4809750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                23883600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 116640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          63339113760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          23161001805                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         561531255000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           648068995515                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            668.286990                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 934163175000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   32381960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3201417500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  9971640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5440875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                31145400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 103680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          63339113760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          23340381660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         561373904250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           648100061265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            668.319025                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 933900251000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   32381960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3464341500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   35                       # Number of system calls
system.cpu.numCycles                       1939501145                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     644895733                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             625873233                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               27676254                       # Number of float alu accesses
system.cpu.num_func_calls                     1531165                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     25302281                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    625873233                       # number of integer instructions
system.cpu.num_fp_insts                      27676254                       # number of float instructions
system.cpu.num_int_register_reads          1467548657                       # number of times the integer registers were read
system.cpu.num_int_register_writes          569494356                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             21879879                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            23672685                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            187332012                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           260734382                       # number of times the CC registers were written
system.cpu.num_mem_refs                     254894307                       # number of memory refs
system.cpu.num_load_insts                   219204129                       # Number of load instructions
system.cpu.num_store_insts                   35690178                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1939501145                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          27605108                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1502715      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                 363720567     56.40%     56.63% # Class of executed instruction
system.cpu.op_class::IntMult                   618823      0.10%     56.73% # Class of executed instruction
system.cpu.op_class::IntDiv                   6323450      0.98%     57.71% # Class of executed instruction
system.cpu.op_class::FloatAdd                17835871      2.77%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::MemRead                219204129     33.99%     94.47% # Class of executed instruction
system.cpu.op_class::MemWrite                35690178      5.53%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  644895733                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1543832                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.840663                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           253350507                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1544344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.050566                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1994697500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.840663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         256439195                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        256439195                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    218206228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       218206228                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     35144251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35144251                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     253350479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        253350479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    253350507                       # number of overall hits
system.cpu.dcache.overall_hits::total       253350507                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       992282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        992282                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       545972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       545972                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         6090                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6090                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1538254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1538254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1544344                       # number of overall misses
system.cpu.dcache.overall_misses::total       1544344                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  12943128500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12943128500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7361250500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7361250500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  20304379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20304379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  20304379000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20304379000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    219198510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    219198510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     35690223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35690223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         6118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    254888733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    254888733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    254894851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    254894851                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004527                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015298                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.995423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.995423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006059                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13043.800553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13043.800553                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13482.835200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13482.835200                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13199.626980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13199.626980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13147.575281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13147.575281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14629                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               592                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.711149                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1536662                       # number of writebacks
system.cpu.dcache.writebacks::total           1536662                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       992282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       992282                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       545972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       545972                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         6090                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         6090                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1538254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1538254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1544344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1544344                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  11950846500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11950846500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6815278500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6815278500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    157162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    157162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  18766125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18766125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  18923287500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18923287500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015298                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.995423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.995423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006035                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006035                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006059                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12043.800553                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12043.800553                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12482.835200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12482.835200                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 25806.650246                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25806.650246                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12199.626980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12199.626980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12253.285214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12253.285214                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               897                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.974816                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           695976656                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1409                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          493950.784954                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         635070500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.974816                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5567825929                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5567825929                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    695976656                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       695976656                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     695976656                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        695976656                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    695976656                       # number of overall hits
system.cpu.icache.overall_hits::total       695976656                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1409                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1409                       # number of overall misses
system.cpu.icache.overall_misses::total          1409                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    106793000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    106793000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    106793000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    106793000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    106793000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    106793000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    695978065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    695978065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    695978065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    695978065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    695978065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    695978065                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75793.470546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75793.470546                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75793.470546                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75793.470546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75793.470546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75793.470546                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          897                       # number of writebacks
system.cpu.icache.writebacks::total               897                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1409                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1409                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    105384000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105384000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    105384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    105384000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105384000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74793.470546                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74793.470546                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74793.470546                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74793.470546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74793.470546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74793.470546                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       493                       # number of replacements
system.l2.tags.tagsinuse                  5870.171173                       # Cycle average of tags in use
system.l2.tags.total_refs                     2430796                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6750                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    360.117926                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4278.024115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1043.648256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        548.498802                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.261110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.063699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.033478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.358287                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.381897                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3643203                       # Number of tag accesses
system.l2.tags.data_accesses                  3643203                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1536662                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1536662                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          897                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              897                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             542189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                542189                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         996419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            996419                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    72                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1538608                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1538680                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   72                       # number of overall hits
system.l2.overall_hits::cpu.data              1538608                       # number of overall hits
system.l2.overall_hits::total                 1538680                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             3783                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3783                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1337                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1953                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1337                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5736                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7073                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1337                       # number of overall misses
system.l2.overall_misses::cpu.data               5736                       # number of overall misses
system.l2.overall_misses::total                  7073                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    302612500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     302612500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    102502500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    102502500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    148038500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    148038500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     102502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     450651000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        553153500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    102502500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    450651000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       553153500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1536662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1536662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          897                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          897                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         545972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            545972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       998372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        998372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1409                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1544344                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1545753                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1409                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1544344                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1545753                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.006929                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.006929                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.948900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.948900                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.001956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001956                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.948900                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004576                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.948900                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004576                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79992.730637                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79992.730637                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76666.043381                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76666.043381                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 75800.563236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75800.563236                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76666.043381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 78565.376569                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78206.348084                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76666.043381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 78565.376569                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78206.348084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   49                       # number of writebacks
system.l2.writebacks::total                        49                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3783                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1337                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1953                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7073                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7073                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    264782500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    264782500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     89132500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89132500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    128508500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    128508500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     89132500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    393291000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    482423500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     89132500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    393291000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    482423500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.006929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.006929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.948900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.948900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.001956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001956                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.948900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004576                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.948900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004576                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69992.730637                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69992.730637                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66666.043381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66666.043381                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 65800.563236                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65800.563236                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66666.043381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 68565.376569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68206.348084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66666.043381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 68565.376569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68206.348084                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           49                       # Transaction distribution
system.membus.trans_dist::CleanEvict              306                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3783                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3783                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        14501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  455808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7428                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8371000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37612000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3090482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1544729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            158                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          158                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            999781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1536711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          897                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           545972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          545972                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1409                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       998372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4632519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4636234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       147584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    197184384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              197331968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             493                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1546246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010140                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1546087     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    159      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1546246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3082800000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2113500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2316516000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
