Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun  5 11:50:53 2023
| Host         : LAPTOP-LQ37KROC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file direction_judgement_top_timing_summary_routed.rpt -pb direction_judgement_top_timing_summary_routed.pb -rpx direction_judgement_top_timing_summary_routed.rpx -warn_on_violation
| Design       : direction_judgement_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      7           
TIMING-7   Critical Warning  No common node between related clocks               5           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           
DPIR-1     Warning           Asynchronous driver check                           16          
LUTAR-1    Warning           LUT drives async reset alert                        2           
SYNTH-10   Warning           Wide multiplier                                     6           
TIMING-16  Warning           Large setup violation                               31          
TIMING-18  Warning           Missing input or output delay                       14          
TIMING-20  Warning           Non-clocked latch                                   1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (151)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (13)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (151)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -46.827     -665.967                     37                30782        0.051        0.000                      0                30782        3.000        0.000                       0                  4471  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
I_OV7670_PCLK            {0.000 20.000}     40.000          25.000          
I_clk100                 {0.000 5.000}      10.000          100.000         
clk_div/inst/clk_in1     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1     {0.000 5.000}      10.000          100.000         
game/clk_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
I_OV7670_PCLK                 33.590        0.000                      0                  558        0.062        0.000                      0                  558       19.500        0.000                       0                    82  
I_clk100                       1.806        0.000                      0                  323        0.183        0.000                      0                  323        4.020        0.000                       0                   122  
clk_div/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         -46.827     -620.908                     23                 1148        0.095        0.000                      0                 1148       19.020        0.000                       0                   341  
  clkfbout_clk_wiz_1                                                                                                                                                       7.845        0.000                       0                     3  
game/clk_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          24.832        0.000                      0                28450        0.051        0.000                      0                28450       23.750        0.000                       0                  3918  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
I_clk100            I_OV7670_PCLK             5.138        0.000                      0                    2        1.347        0.000                      0                    2  
clk_out1_clk_wiz_1  I_clk100                  2.261        0.000                      0                   42        0.090        0.000                      0                   42  
clk_out1_clk_wiz_0  I_clk100                  3.938        0.000                      0                  115        0.069        0.000                      0                  115  
I_clk100            clk_out1_clk_wiz_1        0.277        0.000                      0                   38        1.482        0.000                      0                   38  
clk_out1_clk_wiz_0  clk_out1_clk_wiz_1       -1.514      -11.933                     12                   15        0.245        0.000                      0                   15  
I_clk100            clk_out1_clk_wiz_0       -4.617      -36.638                      8                  254        0.825        0.000                      0                  254  
clk_out1_clk_wiz_1  clk_out1_clk_wiz_0       -4.745       -4.745                      1                   19        0.128        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   I_clk100            I_OV7670_PCLK             1.823        0.000                      0                   57        2.037        0.000                      0                   57  
**async_default**   I_clk100            clk_out1_clk_wiz_1        0.179        0.000                      0                  229        0.872        0.000                      0                  229  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              I_clk100                                
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  I_OV7670_PCLK       
(none)                                  I_clk100            
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out1_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  I_OV7670_PCLK
  To Clock:  I_OV7670_PCLK

Setup :            0  Failing Endpoints,  Worst Slack       33.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.590ns  (required time - arrival time)
  Source:                 capture/dout_blue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.456ns (8.207%)  route 5.100ns (91.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 44.808 - 40.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.555     5.076    capture/CLK
    SLICE_X13Y89         FDCE                                         r  capture/dout_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  capture/dout_blue_reg[0]/Q
                         net (fo=16, routed)          5.100    10.632    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y15         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.466    44.808    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.186    44.994    
                         clock uncertainty           -0.035    44.958    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    44.221    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.221    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                 33.590    

Slack (MET) :             33.704ns  (required time - arrival time)
  Source:                 capture/dout_blue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.456ns (8.386%)  route 4.982ns (91.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 44.804 - 40.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.555     5.076    capture/CLK
    SLICE_X13Y89         FDCE                                         r  capture/dout_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  capture/dout_blue_reg[0]/Q
                         net (fo=16, routed)          4.982    10.513    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y14         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.462    44.804    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.186    44.990    
                         clock uncertainty           -0.035    44.954    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    44.217    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.217    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 33.704    

Slack (MET) :             34.039ns  (required time - arrival time)
  Source:                 capture/dout_blue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.456ns (8.939%)  route 4.645ns (91.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 44.802 - 40.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.555     5.076    capture/CLK
    SLICE_X13Y89         FDCE                                         r  capture/dout_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  capture/dout_blue_reg[0]/Q
                         net (fo=16, routed)          4.645    10.177    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y14         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.460    44.802    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.186    44.988    
                         clock uncertainty           -0.035    44.952    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    44.215    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.215    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                 34.039    

Slack (MET) :             34.076ns  (required time - arrival time)
  Source:                 capture/dout_blue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.456ns (8.983%)  route 4.620ns (91.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 44.814 - 40.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.555     5.076    capture/CLK
    SLICE_X13Y89         FDCE                                         r  capture/dout_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  capture/dout_blue_reg[0]/Q
                         net (fo=16, routed)          4.620    10.152    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y12         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.472    44.814    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.186    45.000    
                         clock uncertainty           -0.035    44.964    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    44.227    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.227    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 34.076    

Slack (MET) :             34.240ns  (required time - arrival time)
  Source:                 capture/dout_blue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.456ns (9.124%)  route 4.542ns (90.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 44.818 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.544     5.065    capture/CLK
    SLICE_X33Y82         FDCE                                         r  capture/dout_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  capture/dout_blue_reg[1]/Q
                         net (fo=16, routed)          4.542    10.062    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.476    44.818    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.257    45.075    
                         clock uncertainty           -0.035    45.039    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    44.302    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.302    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 34.240    

Slack (MET) :             34.268ns  (required time - arrival time)
  Source:                 capture/dout_blue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.456ns (9.349%)  route 4.421ns (90.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 44.808 - 40.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.555     5.076    capture/CLK
    SLICE_X13Y89         FDCE                                         r  capture/dout_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  capture/dout_blue_reg[0]/Q
                         net (fo=16, routed)          4.421     9.953    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y13         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.466    44.808    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.186    44.994    
                         clock uncertainty           -0.035    44.958    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    44.221    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.221    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                 34.268    

Slack (MET) :             34.423ns  (required time - arrival time)
  Source:                 capture/address_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.608ns (12.603%)  route 4.216ns (87.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 44.829 - 40.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.554     5.075    capture/CLK
    SLICE_X13Y88         FDCE                                         r  capture/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  capture/address_reg[13]/Q
                         net (fo=22, routed)          2.626     8.156    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.152     8.308 r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_69_LOPT_REMAP/O
                         net (fo=1, routed)           1.590     9.899    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_48
    RAMB36_X0Y9          RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.488    44.829    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.179    45.008    
                         clock uncertainty           -0.035    44.973    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    44.322    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.322    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                 34.423    

Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 capture/address_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.711ns (15.227%)  route 3.958ns (84.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 44.808 - 40.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.554     5.075    capture/CLK
    SLICE_X13Y88         FDCE                                         r  capture/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.419     5.494 f  capture/address_reg[15]/Q
                         net (fo=25, routed)          3.086     8.579    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_4
    SLICE_X55Y72         LUT5 (Prop_lut5_I0_O)        0.292     8.871 r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_63_LOPT_REMAP/O
                         net (fo=1, routed)           0.873     9.744    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_45
    RAMB36_X1Y13         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.466    44.808    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.186    44.994    
                         clock uncertainty           -0.035    44.958    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    44.307    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.307    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.600ns  (required time - arrival time)
  Source:                 capture/dout_blue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.456ns (9.975%)  route 4.116ns (90.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 44.829 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.544     5.065    capture/CLK
    SLICE_X33Y82         FDCE                                         r  capture/dout_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  capture/dout_blue_reg[1]/Q
                         net (fo=16, routed)          4.116     9.636    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.488    44.829    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.179    45.008    
                         clock uncertainty           -0.035    44.973    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    44.236    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.236    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                 34.600    

Slack (MET) :             34.616ns  (required time - arrival time)
  Source:                 capture/dout_blue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (I_OV7670_PCLK rise@40.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.456ns (10.034%)  route 4.089ns (89.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 44.829 - 40.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.425    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.555     5.076    capture/CLK
    SLICE_X13Y89         FDCE                                         r  capture/dout_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  capture/dout_blue_reg[0]/Q
                         net (fo=16, routed)          4.089     9.620    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y9          RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.488    44.829    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.179    45.008    
                         clock uncertainty           -0.035    44.973    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    44.236    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.236    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 34.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 capture/address_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.898%)  route 0.503ns (78.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.560     1.441    capture/CLK
    SLICE_X15Y85         FDCE                                         r  capture/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  capture/address_reg[6]/Q
                         net (fo=22, routed)          0.503     2.085    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y20         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.964     2.090    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.250     1.840    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.023    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 capture/address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.277%)  route 0.201ns (58.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.559     1.440    capture/CLK
    SLICE_X11Y83         FDCE                                         r  capture/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  capture/address_reg[2]/Q
                         net (fo=22, routed)          0.201     1.782    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y16         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.869     1.995    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.516    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.699    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 capture/address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.442%)  route 0.549ns (79.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.560     1.441    capture/CLK
    SLICE_X11Y84         FDCE                                         r  capture/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  capture/address_reg[1]/Q
                         net (fo=22, routed)          0.549     2.131    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.964     2.090    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.250     1.840    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.023    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 capture/dout_green_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.527%)  route 0.353ns (71.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.560     1.441    capture/CLK
    SLICE_X11Y86         FDCE                                         r  capture/dout_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  capture/dout_green_reg[3]/Q
                         net (fo=16, routed)          0.353     1.935    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y19         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.877     2.003    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.524    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.820    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 capture/address_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.151%)  route 0.249ns (63.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.560     1.441    capture/CLK
    SLICE_X11Y84         FDCE                                         r  capture/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  capture/address_reg[1]/Q
                         net (fo=22, routed)          0.249     1.831    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.874     2.000    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.521    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.704    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 capture/address_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.400%)  route 0.257ns (64.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.559     1.440    capture/CLK
    SLICE_X11Y83         FDCE                                         r  capture/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  capture/address_reg[3]/Q
                         net (fo=22, routed)          0.257     1.838    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.869     1.995    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.516    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.699    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 capture/address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.229%)  route 0.271ns (65.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.560     1.441    capture/CLK
    SLICE_X15Y85         FDCE                                         r  capture/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  capture/address_reg[5]/Q
                         net (fo=22, routed)          0.271     1.853    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y17         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.874     2.000    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.521    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.704    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 capture/d_latch_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            capture/dout_green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.443    capture/CLK
    SLICE_X9Y88          FDCE                                         r  capture/d_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  capture/d_latch_reg[5]/Q
                         net (fo=1, routed)           0.117     1.701    capture/p_1_in[1]
    SLICE_X11Y88         FDCE                                         r  capture/dout_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    capture/CLK
    SLICE_X11Y88         FDCE                                         r  capture/dout_green_reg[1]/C
                         clock pessimism             -0.479     1.479    
    SLICE_X11Y88         FDCE (Hold_fdce_C_D)         0.070     1.549    capture/dout_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 capture/dout_green_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.820%)  route 0.368ns (69.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.443    capture/CLK
    SLICE_X12Y89         FDCE                                         r  capture/dout_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  capture/dout_green_reg[0]/Q
                         net (fo=16, routed)          0.368     1.975    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y17         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.874     2.000    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.521    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.817    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 capture/address_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_OV7670_PCLK rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.017%)  route 0.600ns (80.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.855    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.881 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.562     1.443    capture/CLK
    SLICE_X13Y88         FDCE                                         r  capture/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  capture/address_reg[14]/Q
                         net (fo=22, routed)          0.600     2.184    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X0Y20         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.964     2.090    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.250     1.840    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.023    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_OV7670_PCLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { I_OV7670_PCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y20  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y21  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y17  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y80   capture/FSM_sequential_present_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y80   capture/FSM_sequential_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y80   capture/FSM_sequential_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y80   capture/FSM_sequential_present_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y81  capture/O_we_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y81  capture/O_we_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y84  capture/address_next_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y84  capture/address_next_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y86  capture/address_next_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y86  capture/address_next_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y80   capture/FSM_sequential_present_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y80   capture/FSM_sequential_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y80   capture/FSM_sequential_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y80   capture/FSM_sequential_present_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y81  capture/O_we_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y81  capture/O_we_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y84  capture/address_next_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y84  capture/address_next_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y86  capture/address_next_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y86  capture/address_next_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  I_clk100
  To Clock:  I_clk100

Setup :            0  Failing Endpoints,  Worst Slack        1.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 0.580ns (7.703%)  route 6.950ns (92.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          3.566     9.098    game/u2/u3/state_OBUF[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.222 r  game/u2/u3/mem_for_food_gen_i_4/O
                         net (fo=4, routed)           3.384    12.606    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.485    14.826    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.412    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 0.580ns (7.703%)  route 6.950ns (92.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          3.566     9.098    game/u2/u3/state_OBUF[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.222 r  game/u2/u3/mem_for_food_gen_i_4/O
                         net (fo=4, routed)           3.384    12.606    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.490    14.831    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.188    15.019    
                         clock uncertainty           -0.035    14.983    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.417    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 0.580ns (8.009%)  route 6.662ns (91.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          3.287     8.820    game/u2/u3/state_OBUF[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.944 r  game/u2/u3/mem_for_food_gen_i_8/O
                         net (fo=4, routed)           3.375    12.318    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.485    14.826    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.412    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 0.580ns (8.010%)  route 6.661ns (91.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          3.287     8.820    game/u2/u3/state_OBUF[0]
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.124     8.944 r  game/u2/u3/mem_for_food_gen_i_8/O
                         net (fo=4, routed)           3.373    12.317    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.490    14.831    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.188    15.019    
                         clock uncertainty           -0.035    14.983    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.417    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 0.580ns (8.050%)  route 6.625ns (91.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          3.566     9.098    game/u2/u3/state_OBUF[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.222 r  game/u2/u3/mem_for_food_gen_i_4/O
                         net (fo=4, routed)           3.059    12.281    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.488    14.829    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.188    15.017    
                         clock uncertainty           -0.035    14.981    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.415    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.580ns (8.121%)  route 6.562ns (91.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          3.062     8.595    game/u2/u3/state_OBUF[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.719 r  game/u2/u3/mem_for_food_gen_i_3/O
                         net (fo=4, routed)           3.499    12.218    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.485    14.826    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.412    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.580ns (8.121%)  route 6.562ns (91.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          3.062     8.595    game/u2/u3/state_OBUF[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     8.719 r  game/u2/u3/mem_for_food_gen_i_3/O
                         net (fo=4, routed)           3.499    12.218    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.490    14.831    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.188    15.019    
                         clock uncertainty           -0.035    14.983    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.417    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.580ns (8.174%)  route 6.515ns (91.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          3.566     9.098    game/u2/u3/state_OBUF[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124     9.222 r  game/u2/u3/mem_for_food_gen_i_4/O
                         net (fo=4, routed)           2.950    12.172    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.479    14.820    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.406    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_module/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 0.704ns (9.308%)  route 6.859ns (90.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.549     5.070    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  state_module/FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          4.444     9.971    state_module/state_OBUF[1]
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  state_module/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.978    11.072    state_module/FSM_onehot_state[2]_i_2_n_0
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.196 r  state_module/FSM_onehot_state[1]_i_1/O
                         net (fo=3, routed)           1.437    12.633    state_module/FSM_onehot_state[1]_i_1_n_0
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.438    14.779    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)       -0.067    14.937    state_module/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_module/FSM_onehot_state_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 0.704ns (9.311%)  route 6.857ns (90.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.549     5.070    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  state_module/FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          4.444     9.971    state_module/state_OBUF[1]
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  state_module/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.978    11.072    state_module/FSM_onehot_state[2]_i_2_n_0
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.196 r  state_module/FSM_onehot_state[1]_i_1/O
                         net (fo=3, routed)           1.435    12.631    state_module/FSM_onehot_state[1]_i_1_n_0
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.436    14.777    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)       -0.061    14.941    state_module/FSM_onehot_state_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.558     1.441    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X57Y28         FDRE                                         r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131     1.700    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X56Y28         SRL16E                                       r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X56Y28         SRL16E                                       r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.517    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.556%)  route 0.130ns (50.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.558     1.441    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X57Y28         FDRE                                         r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.130     1.699    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X56Y28         SRL16E                                       r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X56Y28         SRL16E                                       r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.516    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.558     1.441    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X57Y28         FDRE                                         r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070     1.639    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.099     1.738 r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     1.738    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A0
    SLICE_X57Y28         FDRE                                         r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X57Y28         FDRE                                         r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.091     1.532    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 btn_debounce/buf1_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_debounce/buf2_reg/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y8           FDRE                                         r  btn_debounce/buf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  btn_debounce/buf1_reg/Q
                         net (fo=2, routed)           0.155     1.771    btn_debounce/sample/buf1
    SLICE_X4Y7           LUT3 (Prop_lut3_I0_O)        0.045     1.816 r  btn_debounce/sample/buf2_i_1/O
                         net (fo=1, routed)           0.000     1.816    btn_debounce/sample_n_1
    SLICE_X4Y7           FDRE                                         r  btn_debounce/buf2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     1.990    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/buf2_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.091     1.582    btn_debounce/buf2_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.247ns (68.426%)  route 0.114ns (31.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.558     1.441    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X56Y28         FDRE                                         r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.114     1.703    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.099     1.802 r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     1.802    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A0
    SLICE_X57Y28         FDRE                                         r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X57Y28         FDRE                                         r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.498     1.454    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.092     1.546    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 state_module/cnt2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_module/cnt2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.565     1.448    state_module/I_clk100
    SLICE_X55Y40         FDRE                                         r  state_module/cnt2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  state_module/cnt2_reg[19]/Q
                         net (fo=2, routed)           0.117     1.706    state_module/cnt2_reg[19]
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  state_module/cnt2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    state_module/cnt2_reg[16]_i_1_n_4
    SLICE_X55Y40         FDRE                                         r  state_module/cnt2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.836     1.963    state_module/I_clk100
    SLICE_X55Y40         FDRE                                         r  state_module/cnt2_reg[19]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.105     1.553    state_module/cnt2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_debounce/sample/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_debounce/sample/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.476    btn_debounce/sample/I_clk100
    SLICE_X5Y5           FDRE                                         r  btn_debounce/sample/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  btn_debounce/sample/count_reg[20]/Q
                         net (fo=2, routed)           0.119     1.736    btn_debounce/sample/count[20]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  btn_debounce/sample/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    btn_debounce/sample/count_reg[20]_i_1_n_4
    SLICE_X5Y5           FDRE                                         r  btn_debounce/sample/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.864     1.991    btn_debounce/sample/I_clk100
    SLICE_X5Y5           FDRE                                         r  btn_debounce/sample/count_reg[20]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105     1.581    btn_debounce/sample/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/sample/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_debounce/sample/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/sample/I_clk100
    SLICE_X5Y7           FDRE                                         r  btn_debounce/sample/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  btn_debounce/sample/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.736    btn_debounce/sample/count[28]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  btn_debounce/sample/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    btn_debounce/sample/count_reg[28]_i_1_n_4
    SLICE_X5Y7           FDRE                                         r  btn_debounce/sample/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     1.990    btn_debounce/sample/I_clk100
    SLICE_X5Y7           FDRE                                         r  btn_debounce/sample/count_reg[28]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.105     1.580    btn_debounce/sample/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/sample/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_debounce/sample/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.594     1.477    btn_debounce/sample/I_clk100
    SLICE_X5Y1           FDRE                                         r  btn_debounce/sample/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  btn_debounce/sample/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.738    btn_debounce/sample/count[4]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  btn_debounce/sample/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    btn_debounce/sample/count_reg[4]_i_1_n_4
    SLICE_X5Y1           FDRE                                         r  btn_debounce/sample/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.865     1.992    btn_debounce/sample/I_clk100
    SLICE_X5Y1           FDRE                                         r  btn_debounce/sample/count_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.105     1.582    btn_debounce/sample/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_debounce/sample/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_debounce/sample/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.594     1.477    btn_debounce/sample/I_clk100
    SLICE_X5Y2           FDRE                                         r  btn_debounce/sample/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  btn_debounce/sample/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.738    btn_debounce/sample/count[8]
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  btn_debounce/sample/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    btn_debounce/sample/count_reg[8]_i_1_n_4
    SLICE_X5Y2           FDRE                                         r  btn_debounce/sample/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.865     1.992    btn_debounce/sample/I_clk100
    SLICE_X5Y2           FDRE                                         r  btn_debounce/sample/count_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y2           FDRE (Hold_fdre_C_D)         0.105     1.582    btn_debounce/sample/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { I_clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  I_clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y7     btn_debounce/btout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y8     btn_debounce/buf1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y7     btn_debounce/buf2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y1     btn_debounce/sample/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y3     btn_debounce/sample/count_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y28   game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y28   game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y28   game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y28   game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     btn_debounce/btout_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     btn_debounce/btout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y8     btn_debounce/buf1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y8     btn_debounce/buf1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     btn_debounce/buf2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     btn_debounce/buf2_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y28   game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y28   game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y28   game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y28   game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     btn_debounce/btout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     btn_debounce/btout_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y8     btn_debounce/buf1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y8     btn_debounce/buf1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     btn_debounce/buf2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     btn_debounce/buf2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div/inst/clk_in1
  To Clock:  clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           23  Failing Endpoints,  Worst Slack      -46.827ns,  Total Violation     -620.908ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -46.827ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        86.629ns  (logic 58.853ns (67.937%)  route 27.776ns (32.063%))
  Logic Levels:           314  (CARRY4=284 LUT1=1 LUT2=1 LUT3=28)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 f  vga_display/total_pixel_reg[4]/Q
                         net (fo=68, routed)          0.640     2.663    vga_display/total_pixel_reg[4]
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124     2.787 r  vga_display/prev_y[7]_i_1074/O
                         net (fo=1, routed)           0.000     2.787    vga_display/prev_y[7]_i_1074_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.300 r  vga_display/prev_y_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.300    vga_display/prev_y_reg[7]_i_1006_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  vga_display/prev_y_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.417    vga_display/prev_y_reg[7]_i_1001_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  vga_display/prev_y_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.534    vga_display/prev_y_reg[7]_i_996_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  vga_display/prev_y_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     3.651    vga_display/prev_y_reg[7]_i_991_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.768 r  vga_display/prev_y_reg[7]_i_986/CO[3]
                         net (fo=1, routed)           0.000     3.768    vga_display/prev_y_reg[7]_i_986_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.885 r  vga_display/prev_y_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000     3.885    vga_display/prev_y_reg[7]_i_981_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.002 r  vga_display/prev_y_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000     4.002    vga_display/prev_y_reg[7]_i_978_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.256 r  vga_display/prev_y_reg[7]_i_977/CO[0]
                         net (fo=35, routed)          1.006     5.262    vga_display/prev_y_reg[7]_i_978_0[0]
    SLICE_X33Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.629 r  vga_display/prev_y[7]_i_1018/O
                         net (fo=1, routed)           0.000     5.629    vga_display/prev_y[7]_i_1018_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.179 r  vga_display/prev_y_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.179    vga_display/prev_y_reg[7]_i_969_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  vga_display/prev_y_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.293    vga_display/prev_y_reg[7]_i_964_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  vga_display/prev_y_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.407    vga_display/prev_y_reg[7]_i_959_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  vga_display/prev_y_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.521    vga_display/prev_y_reg[7]_i_954_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  vga_display/prev_y_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.635    vga_display/prev_y_reg[7]_i_949_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.749 r  vga_display/prev_y_reg[7]_i_944/CO[3]
                         net (fo=1, routed)           0.000     6.749    vga_display/prev_y_reg[7]_i_944_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  vga_display/prev_y_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000     6.863    vga_display/prev_y_reg[7]_i_939_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  vga_display/prev_y_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000     6.977    vga_display/prev_y_reg[7]_i_936_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.134 r  vga_display/prev_y_reg[7]_i_935/CO[1]
                         net (fo=35, routed)          0.886     8.020    vga_display/total_pixel_reg[31]_56[0]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.349 r  vga_display/prev_y[7]_i_976/O
                         net (fo=1, routed)           0.000     8.349    vga_display/prev_y[7]_i_976_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.899 r  vga_display/prev_y_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     8.899    vga_display/prev_y_reg[7]_i_927_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  vga_display/prev_y_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.013    vga_display/prev_y_reg[7]_i_922_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  vga_display/prev_y_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.127    vga_display/prev_y_reg[7]_i_917_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  vga_display/prev_y_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.241    vga_display/prev_y_reg[7]_i_912_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  vga_display/prev_y_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.355    vga_display/prev_y_reg[7]_i_907_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  vga_display/prev_y_reg[7]_i_902/CO[3]
                         net (fo=1, routed)           0.000     9.469    vga_display/prev_y_reg[7]_i_902_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  vga_display/prev_y_reg[7]_i_897/CO[3]
                         net (fo=1, routed)           0.000     9.583    vga_display/prev_y_reg[7]_i_897_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  vga_display/prev_y_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000     9.697    vga_display/prev_y_reg[7]_i_894_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.854 r  vga_display/prev_y_reg[7]_i_893/CO[1]
                         net (fo=35, routed)          1.006    10.860    vga_display/total_pixel_reg[31]_58[0]
    SLICE_X31Y0          LUT3 (Prop_lut3_I0_O)        0.329    11.189 r  vga_display/prev_y[7]_i_934/O
                         net (fo=1, routed)           0.000    11.189    vga_display/prev_y[7]_i_934_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.739 r  vga_display/prev_y_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    11.739    vga_display/prev_y_reg[7]_i_885_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  vga_display/prev_y_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    11.853    vga_display/prev_y_reg[7]_i_880_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  vga_display/prev_y_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    11.967    vga_display/prev_y_reg[7]_i_875_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  vga_display/prev_y_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.081    vga_display/prev_y_reg[7]_i_870_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  vga_display/prev_y_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.195    vga_display/prev_y_reg[7]_i_865_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  vga_display/prev_y_reg[7]_i_860/CO[3]
                         net (fo=1, routed)           0.000    12.309    vga_display/prev_y_reg[7]_i_860_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  vga_display/prev_y_reg[7]_i_855/CO[3]
                         net (fo=1, routed)           0.000    12.423    vga_display/prev_y_reg[7]_i_855_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  vga_display/prev_y_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    12.537    vga_display/prev_y_reg[7]_i_852_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.694 r  vga_display/prev_y_reg[7]_i_851/CO[1]
                         net (fo=35, routed)          0.942    13.636    vga_display/total_pixel_reg[31]_60[0]
    SLICE_X29Y0          LUT3 (Prop_lut3_I0_O)        0.329    13.965 r  vga_display/prev_y[7]_i_892/O
                         net (fo=1, routed)           0.000    13.965    vga_display/prev_y[7]_i_892_n_0
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.515 r  vga_display/prev_y_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.515    vga_display/prev_y_reg[7]_i_843_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.629 r  vga_display/prev_y_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.629    vga_display/prev_y_reg[7]_i_838_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.743 r  vga_display/prev_y_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    14.743    vga_display/prev_y_reg[7]_i_833_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  vga_display/prev_y_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    14.857    vga_display/prev_y_reg[7]_i_828_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  vga_display/prev_y_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    14.971    vga_display/prev_y_reg[7]_i_823_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.085 r  vga_display/prev_y_reg[7]_i_818/CO[3]
                         net (fo=1, routed)           0.000    15.085    vga_display/prev_y_reg[7]_i_818_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.199 r  vga_display/prev_y_reg[7]_i_813/CO[3]
                         net (fo=1, routed)           0.000    15.199    vga_display/prev_y_reg[7]_i_813_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.313 r  vga_display/prev_y_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga_display/prev_y_reg[7]_i_810_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.470 r  vga_display/prev_y_reg[7]_i_809/CO[1]
                         net (fo=35, routed)          1.038    16.508    vga_display/total_pixel_reg[31]_62[0]
    SLICE_X28Y1          LUT3 (Prop_lut3_I0_O)        0.329    16.837 r  vga_display/prev_y[7]_i_846/O
                         net (fo=1, routed)           0.000    16.837    vga_display/prev_y[7]_i_846_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.387 r  vga_display/prev_y_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.387    vga_display/prev_y_reg[7]_i_796_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  vga_display/prev_y_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.501    vga_display/prev_y_reg[7]_i_791_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  vga_display/prev_y_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.615    vga_display/prev_y_reg[7]_i_786_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  vga_display/prev_y_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.729    vga_display/prev_y_reg[7]_i_781_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  vga_display/prev_y_reg[7]_i_776/CO[3]
                         net (fo=1, routed)           0.000    17.843    vga_display/prev_y_reg[7]_i_776_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  vga_display/prev_y_reg[7]_i_771/CO[3]
                         net (fo=1, routed)           0.000    17.957    vga_display/prev_y_reg[7]_i_771_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.071 r  vga_display/prev_y_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.071    vga_display/prev_y_reg[7]_i_768_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.228 r  vga_display/prev_y_reg[7]_i_767/CO[1]
                         net (fo=35, routed)          0.684    18.912    vga_display/total_pixel_reg[31]_64[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.241 r  vga_display/prev_y[7]_i_804/O
                         net (fo=1, routed)           0.000    19.241    vga_display/prev_y[7]_i_804_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.791 r  vga_display/prev_y_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    19.791    vga_display/prev_y_reg[7]_i_754_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.905 r  vga_display/prev_y_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    19.905    vga_display/prev_y_reg[7]_i_749_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  vga_display/prev_y_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.019    vga_display/prev_y_reg[7]_i_744_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.133 r  vga_display/prev_y_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.133    vga_display/prev_y_reg[7]_i_739_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.247 r  vga_display/prev_y_reg[7]_i_734/CO[3]
                         net (fo=1, routed)           0.000    20.247    vga_display/prev_y_reg[7]_i_734_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  vga_display/prev_y_reg[7]_i_729/CO[3]
                         net (fo=1, routed)           0.000    20.361    vga_display/prev_y_reg[7]_i_729_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  vga_display/prev_y_reg[7]_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.475    vga_display/prev_y_reg[7]_i_726_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.632 r  vga_display/prev_y_reg[7]_i_725/CO[1]
                         net (fo=35, routed)          0.893    21.526    vga_display/total_pixel_reg[31]_66[0]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.855 r  vga_display/prev_y[7]_i_766/O
                         net (fo=1, routed)           0.000    21.855    vga_display/prev_y[7]_i_766_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.405 r  vga_display/prev_y_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.405    vga_display/prev_y_reg[7]_i_717_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.519 r  vga_display/prev_y_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.519    vga_display/prev_y_reg[7]_i_712_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.633 r  vga_display/prev_y_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    22.633    vga_display/prev_y_reg[7]_i_707_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  vga_display/prev_y_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.747    vga_display/prev_y_reg[7]_i_702_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.861 r  vga_display/prev_y_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.861    vga_display/prev_y_reg[7]_i_697_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.975 r  vga_display/prev_y_reg[7]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.975    vga_display/prev_y_reg[7]_i_692_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.089 r  vga_display/prev_y_reg[7]_i_687/CO[3]
                         net (fo=1, routed)           0.000    23.089    vga_display/prev_y_reg[7]_i_687_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.203 r  vga_display/prev_y_reg[7]_i_684/CO[3]
                         net (fo=1, routed)           0.000    23.203    vga_display/prev_y_reg[7]_i_684_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.360 r  vga_display/prev_y_reg[7]_i_683/CO[1]
                         net (fo=35, routed)          0.885    24.245    vga_display/total_pixel_reg[31]_68[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    24.574 r  vga_display/prev_y[7]_i_724/O
                         net (fo=1, routed)           0.000    24.574    vga_display/prev_y[7]_i_724_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.124 r  vga_display/prev_y_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.124    vga_display/prev_y_reg[7]_i_675_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  vga_display/prev_y_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.238    vga_display/prev_y_reg[7]_i_670_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  vga_display/prev_y_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.352    vga_display/prev_y_reg[7]_i_665_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  vga_display/prev_y_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.466    vga_display/prev_y_reg[7]_i_660_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  vga_display/prev_y_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.580    vga_display/prev_y_reg[7]_i_655_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  vga_display/prev_y_reg[7]_i_650/CO[3]
                         net (fo=1, routed)           0.000    25.694    vga_display/prev_y_reg[7]_i_650_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  vga_display/prev_y_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    25.808    vga_display/prev_y_reg[7]_i_645_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  vga_display/prev_y_reg[7]_i_642/CO[3]
                         net (fo=1, routed)           0.000    25.922    vga_display/prev_y_reg[7]_i_642_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.079 r  vga_display/prev_y_reg[7]_i_641/CO[1]
                         net (fo=35, routed)          0.899    26.977    vga_display/total_pixel_reg[31]_70[0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  vga_display/prev_y[7]_i_682/O
                         net (fo=1, routed)           0.000    27.306    vga_display/prev_y[7]_i_682_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  vga_display/prev_y_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    27.856    vga_display/prev_y_reg[7]_i_633_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  vga_display/prev_y_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    27.970    vga_display/prev_y_reg[7]_i_628_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.084 r  vga_display/prev_y_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.084    vga_display/prev_y_reg[7]_i_623_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.198 r  vga_display/prev_y_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.198    vga_display/prev_y_reg[7]_i_618_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.312 r  vga_display/prev_y_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.312    vga_display/prev_y_reg[7]_i_613_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.426 r  vga_display/prev_y_reg[7]_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.426    vga_display/prev_y_reg[7]_i_608_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.540 r  vga_display/prev_y_reg[7]_i_603/CO[3]
                         net (fo=1, routed)           0.000    28.540    vga_display/prev_y_reg[7]_i_603_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.654 r  vga_display/prev_y_reg[7]_i_600/CO[3]
                         net (fo=1, routed)           0.000    28.654    vga_display/prev_y_reg[7]_i_600_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.811 r  vga_display/prev_y_reg[7]_i_599/CO[1]
                         net (fo=35, routed)          0.698    29.510    vga_display/total_pixel_reg[31]_72[0]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.839 r  vga_display/prev_y[7]_i_640/O
                         net (fo=1, routed)           0.000    29.839    vga_display/prev_y[7]_i_640_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.389 r  vga_display/prev_y_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    30.389    vga_display/prev_y_reg[7]_i_591_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.503 r  vga_display/prev_y_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.503    vga_display/prev_y_reg[7]_i_586_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.617 r  vga_display/prev_y_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    30.617    vga_display/prev_y_reg[7]_i_581_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.731 r  vga_display/prev_y_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    30.731    vga_display/prev_y_reg[7]_i_576_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.845 r  vga_display/prev_y_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    30.845    vga_display/prev_y_reg[7]_i_571_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.959 r  vga_display/prev_y_reg[7]_i_566/CO[3]
                         net (fo=1, routed)           0.000    30.959    vga_display/prev_y_reg[7]_i_566_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.073 r  vga_display/prev_y_reg[7]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.082    vga_display/prev_y_reg[7]_i_561_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.196 r  vga_display/prev_y_reg[7]_i_558/CO[3]
                         net (fo=1, routed)           0.000    31.196    vga_display/prev_y_reg[7]_i_558_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  vga_display/prev_y_reg[7]_i_557/CO[1]
                         net (fo=35, routed)          0.776    32.129    vga_display/total_pixel_reg[31]_74[0]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    32.458 r  vga_display/prev_y[7]_i_598/O
                         net (fo=1, routed)           0.000    32.458    vga_display/prev_y[7]_i_598_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.008 r  vga_display/prev_y_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.008    vga_display/prev_y_reg[7]_i_549_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.122 r  vga_display/prev_y_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.122    vga_display/prev_y_reg[7]_i_544_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.236 r  vga_display/prev_y_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.236    vga_display/prev_y_reg[7]_i_539_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.350 r  vga_display/prev_y_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    33.359    vga_display/prev_y_reg[7]_i_534_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.473 r  vga_display/prev_y_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    33.473    vga_display/prev_y_reg[7]_i_529_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.587 r  vga_display/prev_y_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000    33.587    vga_display/prev_y_reg[7]_i_524_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.701 r  vga_display/prev_y_reg[7]_i_519/CO[3]
                         net (fo=1, routed)           0.000    33.701    vga_display/prev_y_reg[7]_i_519_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.815 r  vga_display/prev_y_reg[7]_i_516/CO[3]
                         net (fo=1, routed)           0.000    33.815    vga_display/prev_y_reg[7]_i_516_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.972 r  vga_display/prev_y_reg[7]_i_515/CO[1]
                         net (fo=35, routed)          0.903    34.875    vga_display/total_pixel_reg[31]_76[0]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  vga_display/prev_y[7]_i_556/O
                         net (fo=1, routed)           0.000    35.204    vga_display/prev_y[7]_i_556_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.754 r  vga_display/prev_y_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.754    vga_display/prev_y_reg[7]_i_507_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.868 r  vga_display/prev_y_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.868    vga_display/prev_y_reg[7]_i_502_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.982 r  vga_display/prev_y_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.009    35.991    vga_display/prev_y_reg[7]_i_497_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  vga_display/prev_y_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.105    vga_display/prev_y_reg[7]_i_492_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  vga_display/prev_y_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.219    vga_display/prev_y_reg[7]_i_487_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  vga_display/prev_y_reg[7]_i_482/CO[3]
                         net (fo=1, routed)           0.000    36.333    vga_display/prev_y_reg[7]_i_482_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  vga_display/prev_y_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.447    vga_display/prev_y_reg[7]_i_477_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  vga_display/prev_y_reg[7]_i_474/CO[3]
                         net (fo=1, routed)           0.000    36.561    vga_display/prev_y_reg[7]_i_474_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.718 r  vga_display/prev_y_reg[7]_i_473/CO[1]
                         net (fo=35, routed)          1.089    37.807    vga_display/total_pixel_reg[31]_78[0]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.136 r  vga_display/prev_y[7]_i_514/O
                         net (fo=1, routed)           0.000    38.136    vga_display/prev_y[7]_i_514_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.686 r  vga_display/prev_y_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    38.686    vga_display/prev_y_reg[7]_i_465_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.800 r  vga_display/prev_y_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    38.800    vga_display/prev_y_reg[7]_i_460_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.914 r  vga_display/prev_y_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.009    38.923    vga_display/prev_y_reg[7]_i_455_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.037 r  vga_display/prev_y_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.037    vga_display/prev_y_reg[7]_i_450_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.151 r  vga_display/prev_y_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.151    vga_display/prev_y_reg[7]_i_445_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.265 r  vga_display/prev_y_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    39.265    vga_display/prev_y_reg[7]_i_440_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.379 r  vga_display/prev_y_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    39.379    vga_display/prev_y_reg[7]_i_435_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.493 r  vga_display/prev_y_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    39.493    vga_display/prev_y_reg[7]_i_432_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.650 r  vga_display/prev_y_reg[7]_i_431/CO[1]
                         net (fo=35, routed)          0.740    40.390    vga_display/total_pixel_reg[31]_80[0]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.719 r  vga_display/prev_y[7]_i_472/O
                         net (fo=1, routed)           0.000    40.719    vga_display/prev_y[7]_i_472_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.269 r  vga_display/prev_y_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.269    vga_display/prev_y_reg[7]_i_423_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.383 r  vga_display/prev_y_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.383    vga_display/prev_y_reg[7]_i_418_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.497 r  vga_display/prev_y_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    41.497    vga_display/prev_y_reg[7]_i_413_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.611 r  vga_display/prev_y_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    41.611    vga_display/prev_y_reg[7]_i_408_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.725 r  vga_display/prev_y_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    41.725    vga_display/prev_y_reg[7]_i_403_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.839 r  vga_display/prev_y_reg[7]_i_398/CO[3]
                         net (fo=1, routed)           0.000    41.839    vga_display/prev_y_reg[7]_i_398_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.953 r  vga_display/prev_y_reg[7]_i_393/CO[3]
                         net (fo=1, routed)           0.000    41.953    vga_display/prev_y_reg[7]_i_393_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.067 r  vga_display/prev_y_reg[7]_i_390/CO[3]
                         net (fo=1, routed)           0.000    42.067    vga_display/prev_y_reg[7]_i_390_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.224 r  vga_display/prev_y_reg[7]_i_389/CO[1]
                         net (fo=35, routed)          0.934    43.158    vga_display/total_pixel_reg[31]_82[0]
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.329    43.487 r  vga_display/prev_y[7]_i_427/O
                         net (fo=1, routed)           0.000    43.487    vga_display/prev_y[7]_i_427_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.019 r  vga_display/prev_y_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.019    vga_display/prev_y_reg[7]_i_376_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.133 r  vga_display/prev_y_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.133    vga_display/prev_y_reg[7]_i_371_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  vga_display/prev_y_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.247    vga_display/prev_y_reg[7]_i_366_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  vga_display/prev_y_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    44.361    vga_display/prev_y_reg[7]_i_361_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  vga_display/prev_y_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    44.475    vga_display/prev_y_reg[7]_i_356_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  vga_display/prev_y_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    44.589    vga_display/prev_y_reg[7]_i_351_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  vga_display/prev_y_reg[7]_i_348/CO[3]
                         net (fo=1, routed)           0.000    44.703    vga_display/prev_y_reg[7]_i_348_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  vga_display/prev_y_reg[7]_i_347/CO[1]
                         net (fo=35, routed)          0.780    45.640    vga_display/total_pixel_reg[31]_84[0]
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.329    45.969 r  vga_display/prev_y[7]_i_388/O
                         net (fo=1, routed)           0.000    45.969    vga_display/prev_y[7]_i_388_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.502 r  vga_display/prev_y_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.502    vga_display/prev_y_reg[7]_i_318_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.619 r  vga_display/prev_y_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    46.619    vga_display/prev_y_reg[7]_i_313_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.736 r  vga_display/prev_y_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    46.736    vga_display/prev_y_reg[7]_i_308_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.853 r  vga_display/prev_y_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    46.853    vga_display/prev_y_reg[7]_i_303_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.970 r  vga_display/prev_y_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    46.970    vga_display/prev_y_reg[7]_i_298_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.087 r  vga_display/prev_y_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000    47.087    vga_display/prev_y_reg[7]_i_293_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.204 r  vga_display/prev_y_reg[7]_i_288/CO[3]
                         net (fo=1, routed)           0.000    47.204    vga_display/prev_y_reg[7]_i_288_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.321 r  vga_display/prev_y_reg[7]_i_285/CO[3]
                         net (fo=1, routed)           0.000    47.321    vga_display/prev_y_reg[7]_i_285_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.478 r  vga_display/prev_y_reg[7]_i_284/CO[1]
                         net (fo=35, routed)          0.835    48.313    vga_display/total_pixel_reg[31]_86[0]
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.332    48.645 r  vga_display/prev_y[7]_i_346/O
                         net (fo=1, routed)           0.000    48.645    vga_display/prev_y[7]_i_346_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.195 r  vga_display/prev_y_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    49.195    vga_display/prev_y_reg[7]_i_279_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.309 r  vga_display/prev_y_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.309    vga_display/prev_y_reg[7]_i_243_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.423 r  vga_display/prev_y_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    49.423    vga_display/prev_y_reg[7]_i_238_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.537 r  vga_display/prev_y_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    49.537    vga_display/prev_y_reg[7]_i_233_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.651 r  vga_display/prev_y_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    49.651    vga_display/prev_y_reg[7]_i_228_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.765 r  vga_display/prev_y_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.765    vga_display/prev_y_reg[7]_i_223_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  vga_display/prev_y_reg[7]_i_218/CO[3]
                         net (fo=1, routed)           0.001    49.880    vga_display/prev_y_reg[7]_i_218_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.994 r  vga_display/prev_y_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    49.994    vga_display/prev_y_reg[7]_i_215_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.151 r  vga_display/prev_y_reg[7]_i_214/CO[1]
                         net (fo=35, routed)          0.712    50.863    vga_display/total_pixel_reg[31]_88[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.329    51.192 r  vga_display/prev_y[7]_i_343/O
                         net (fo=1, routed)           0.000    51.192    vga_display/prev_y[7]_i_343_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.725 r  vga_display/prev_y_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.001    51.725    vga_display/prev_y_reg[7]_i_274_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.842 r  vga_display/prev_y_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    51.842    vga_display/prev_y_reg[7]_i_209_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.959 r  vga_display/prev_y_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    51.959    vga_display/prev_y_reg[7]_i_178_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.076 r  vga_display/prev_y_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.076    vga_display/prev_y_reg[7]_i_173_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.193 r  vga_display/prev_y_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    52.193    vga_display/prev_y_reg[7]_i_168_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.310 r  vga_display/prev_y_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.310    vga_display/prev_y_reg[7]_i_163_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.427 r  vga_display/prev_y_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    52.427    vga_display/prev_y_reg[7]_i_158_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.544 r  vga_display/prev_y_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    52.544    vga_display/prev_y_reg[7]_i_155_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.701 r  vga_display/prev_y_reg[7]_i_154/CO[1]
                         net (fo=35, routed)          1.031    53.732    vga_display/total_pixel_reg[31]_90[0]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.332    54.064 r  vga_display/prev_y[7]_i_340/O
                         net (fo=1, routed)           0.000    54.064    vga_display/prev_y[7]_i_340_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.614 r  vga_display/prev_y_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    54.614    vga_display/prev_y_reg[7]_i_269_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  vga_display/prev_y_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    54.728    vga_display/prev_y_reg[7]_i_204_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.842 r  vga_display/prev_y_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    54.843    vga_display/prev_y_reg[7]_i_149_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.957 r  vga_display/prev_y_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    54.957    vga_display/prev_y_reg[7]_i_123_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  vga_display/prev_y_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.071    vga_display/prev_y_reg[7]_i_118_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  vga_display/prev_y_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    55.185    vga_display/prev_y_reg[7]_i_113_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  vga_display/prev_y_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.299    vga_display/prev_y_reg[7]_i_108_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  vga_display/prev_y_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.413    vga_display/prev_y_reg[7]_i_105_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.570 r  vga_display/prev_y_reg[7]_i_104/CO[1]
                         net (fo=35, routed)          0.765    56.335    vga_display/total_pixel_reg[31]_92[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.329    56.664 r  vga_display/prev_y[7]_i_337/O
                         net (fo=1, routed)           0.000    56.664    vga_display/prev_y[7]_i_337_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.214 r  vga_display/prev_y_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.001    57.215    vga_display/prev_y_reg[7]_i_264_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.329 r  vga_display/prev_y_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    57.329    vga_display/prev_y_reg[7]_i_199_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.443 r  vga_display/prev_y_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    57.443    vga_display/prev_y_reg[7]_i_144_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.557 r  vga_display/prev_y_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    57.557    vga_display/prev_y_reg[7]_i_99_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.671 r  vga_display/prev_y_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    57.671    vga_display/prev_y_reg[7]_i_78_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.785 r  vga_display/prev_y_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.785    vga_display/prev_y_reg[7]_i_73_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.899 r  vga_display/prev_y_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    57.899    vga_display/prev_y_reg[7]_i_68_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.013 r  vga_display/prev_y_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.013    vga_display/prev_y_reg[7]_i_65_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.170 r  vga_display/prev_y_reg[7]_i_64/CO[1]
                         net (fo=35, routed)          0.894    59.064    vga_display/total_pixel_reg[31]_94[0]
    SLICE_X35Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.849 r  vga_display/prev_y_reg[7]_i_259/CO[3]
                         net (fo=1, routed)           0.000    59.849    vga_display/prev_y_reg[7]_i_259_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.963 r  vga_display/prev_y_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    59.963    vga_display/prev_y_reg[7]_i_194_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.077 r  vga_display/prev_y_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    60.077    vga_display/prev_y_reg[7]_i_139_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.191 r  vga_display/prev_y_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    60.191    vga_display/prev_y_reg[7]_i_94_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.305 r  vga_display/prev_y_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.305    vga_display/prev_y_reg[7]_i_59_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.419 r  vga_display/prev_y_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.419    vga_display/prev_y_reg[7]_i_43_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.533 r  vga_display/prev_y_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.533    vga_display/prev_y_reg[7]_i_38_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.647 r  vga_display/prev_y_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.647    vga_display/prev_y_reg[7]_i_35_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.804 r  vga_display/prev_y_reg[7]_i_34/CO[1]
                         net (fo=35, routed)          0.569    61.373    vga_display/total_pixel_reg[31]_96[0]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.329    61.702 r  vga_display/prev_y[7]_i_331/O
                         net (fo=1, routed)           0.000    61.702    vga_display/prev_y[7]_i_331_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.235 r  vga_display/prev_y_reg[7]_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.235    vga_display/prev_y_reg[7]_i_254_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.352 r  vga_display/prev_y_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000    62.352    vga_display/prev_y_reg[7]_i_189_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.469 r  vga_display/prev_y_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    62.469    vga_display/prev_y_reg[7]_i_134_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.586 r  vga_display/prev_y_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.586    vga_display/prev_y_reg[7]_i_89_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.703 r  vga_display/prev_y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.703    vga_display/prev_y_reg[7]_i_54_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.820 r  vga_display/prev_y_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.820    vga_display/prev_y_reg[7]_i_29_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.937 r  vga_display/prev_y_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.937    vga_display/prev_y_reg[7]_i_18_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.054 r  vga_display/prev_y_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.054    vga_display/prev_y_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.211 r  vga_display/prev_y_reg[7]_i_14/CO[1]
                         net (fo=35, routed)          0.717    63.928    vga_display/total_pixel_reg[31]_98[0]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    64.260 r  vga_display/prev_y[7]_i_328/O
                         net (fo=1, routed)           0.000    64.260    vga_display/prev_y[7]_i_328_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.810 r  vga_display/prev_y_reg[7]_i_249/CO[3]
                         net (fo=1, routed)           0.000    64.810    vga_display/prev_y_reg[7]_i_249_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  vga_display/prev_y_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    64.924    vga_display/prev_y_reg[7]_i_184_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  vga_display/prev_y_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    65.038    vga_display/prev_y_reg[7]_i_129_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  vga_display/prev_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    65.152    vga_display/prev_y_reg[7]_i_84_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  vga_display/prev_y_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.266    vga_display/prev_y_reg[7]_i_49_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  vga_display/prev_y_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.380    vga_display/prev_y_reg[7]_i_24_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  vga_display/prev_y_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.494    vga_display/prev_y_reg[7]_i_9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  vga_display/prev_y_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.608    vga_display/prev_y_reg[7]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.765 r  vga_display/prev_y_reg[7]_i_4/CO[1]
                         net (fo=35, routed)          0.881    66.646    vga_display/total_pixel_reg[31]_100[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  vga_display/prev_y_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    67.431    vga_display/prev_y_reg[7]_i_248_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  vga_display/prev_y_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    67.545    vga_display/prev_y_reg[7]_i_183_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  vga_display/prev_y_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    67.659    vga_display/prev_y_reg[7]_i_128_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  vga_display/prev_y_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    67.773    vga_display/prev_y_reg[7]_i_83_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  vga_display/prev_y_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.009    67.896    vga_display/prev_y_reg[7]_i_48_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.010 r  vga_display/prev_y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_y_reg[7]_i_23_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_y_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_y_reg[7]_i_8_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_y_reg[7]_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.395 r  vga_display/prev_y_reg[7]_i_2/CO[1]
                         net (fo=36, routed)          0.870    69.265    vga_display/total_pixel_reg[31]_102[6]
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.594 r  vga_display/prev_y[6]_i_43/O
                         net (fo=1, routed)           0.000    69.594    vga_display/prev_y[6]_i_43_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.144 r  vga_display/prev_y_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009    70.153    vga_display/prev_y_reg[6]_i_36_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.267 r  vga_display/prev_y_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.267    vga_display/prev_y_reg[6]_i_31_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.381 r  vga_display/prev_y_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.381    vga_display/prev_y_reg[6]_i_26_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.495 r  vga_display/prev_y_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.495    vga_display/prev_y_reg[6]_i_21_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.609 r  vga_display/prev_y_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.609    vga_display/prev_y_reg[6]_i_16_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.723 r  vga_display/prev_y_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.723    vga_display/prev_y_reg[6]_i_11_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.837 r  vga_display/prev_y_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.837    vga_display/prev_y_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.951 r  vga_display/prev_y_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.951    vga_display/prev_y_reg[6]_i_3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.108 r  vga_display/prev_y_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.939    72.047    vga_display/total_pixel_reg[31]_102[5]
    SLICE_X36Y74         LUT3 (Prop_lut3_I0_O)        0.329    72.376 r  vga_display/prev_y[5]_i_43/O
                         net (fo=1, routed)           0.000    72.376    vga_display/prev_y[5]_i_43_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.926 r  vga_display/prev_y_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.009    72.935    vga_display/prev_y_reg[5]_i_36_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.049 r  vga_display/prev_y_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.049    vga_display/prev_y_reg[5]_i_31_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.163 r  vga_display/prev_y_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.163    vga_display/prev_y_reg[5]_i_26_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.277 r  vga_display/prev_y_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.277    vga_display/prev_y_reg[5]_i_21_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.391 r  vga_display/prev_y_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.391    vga_display/prev_y_reg[5]_i_16_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  vga_display/prev_y_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.505    vga_display/prev_y_reg[5]_i_11_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  vga_display/prev_y_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.619    vga_display/prev_y_reg[5]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  vga_display/prev_y_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.733    vga_display/prev_y_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.890 r  vga_display/prev_y_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          1.017    74.907    vga_display/total_pixel_reg[31]_102[4]
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    75.707 r  vga_display/prev_y_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.009    75.716    vga_display/prev_y_reg[4]_i_36_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.833 r  vga_display/prev_y_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    75.833    vga_display/prev_y_reg[4]_i_31_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.950 r  vga_display/prev_y_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.950    vga_display/prev_y_reg[4]_i_26_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.067 r  vga_display/prev_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.067    vga_display/prev_y_reg[4]_i_21_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.184 r  vga_display/prev_y_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.184    vga_display/prev_y_reg[4]_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.301 r  vga_display/prev_y_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.301    vga_display/prev_y_reg[4]_i_11_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.418 r  vga_display/prev_y_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.418    vga_display/prev_y_reg[4]_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.535 r  vga_display/prev_y_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.535    vga_display/prev_y_reg[4]_i_3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.692 r  vga_display/prev_y_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.995    77.687    vga_display/total_pixel_reg[31]_102[3]
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.332    78.019 r  vga_display/prev_y[3]_i_43/O
                         net (fo=1, routed)           0.000    78.019    vga_display/prev_y[3]_i_43_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.569 r  vga_display/prev_y_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.569    vga_display/prev_y_reg[3]_i_36_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.683 r  vga_display/prev_y_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.683    vga_display/prev_y_reg[3]_i_31_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.797 r  vga_display/prev_y_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.797    vga_display/prev_y_reg[3]_i_26_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.911 r  vga_display/prev_y_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.911    vga_display/prev_y_reg[3]_i_21_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.025 r  vga_display/prev_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    79.025    vga_display/prev_y_reg[3]_i_16_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.139 r  vga_display/prev_y_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    79.139    vga_display/prev_y_reg[3]_i_11_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.253 r  vga_display/prev_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.253    vga_display/prev_y_reg[3]_i_6_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.367 r  vga_display/prev_y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.367    vga_display/prev_y_reg[3]_i_3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.524 r  vga_display/prev_y_reg[3]_i_2/CO[1]
                         net (fo=36, routed)          0.752    80.276    vga_display/total_pixel_reg[31]_102[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    80.605 r  vga_display/prev_y[2]_i_43/O
                         net (fo=1, routed)           0.000    80.605    vga_display/prev_y[2]_i_43_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.138 r  vga_display/prev_y_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.138    vga_display/prev_y_reg[2]_i_36_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.255 r  vga_display/prev_y_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.255    vga_display/prev_y_reg[2]_i_31_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.372 r  vga_display/prev_y_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.372    vga_display/prev_y_reg[2]_i_26_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.489 r  vga_display/prev_y_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.489    vga_display/prev_y_reg[2]_i_21_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.606 r  vga_display/prev_y_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    81.606    vga_display/prev_y_reg[2]_i_16_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.723 r  vga_display/prev_y_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.723    vga_display/prev_y_reg[2]_i_11_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.840 r  vga_display/prev_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    81.840    vga_display/prev_y_reg[2]_i_6_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  vga_display/prev_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.957    vga_display/prev_y_reg[2]_i_3_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.114 r  vga_display/prev_y_reg[2]_i_2/CO[1]
                         net (fo=36, routed)          0.784    82.898    vga_display/total_pixel_reg[31]_102[1]
    SLICE_X35Y84         LUT3 (Prop_lut3_I0_O)        0.332    83.230 r  vga_display/prev_y[1]_i_43/O
                         net (fo=1, routed)           0.000    83.230    vga_display/prev_y[1]_i_43_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.780 r  vga_display/prev_y_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.780    vga_display/prev_y_reg[1]_i_36_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.894 r  vga_display/prev_y_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.894    vga_display/prev_y_reg[1]_i_31_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.008 r  vga_display/prev_y_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.008    vga_display/prev_y_reg[1]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.122 r  vga_display/prev_y_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.122    vga_display/prev_y_reg[1]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.236 r  vga_display/prev_y_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.236    vga_display/prev_y_reg[1]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.350 r  vga_display/prev_y_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    84.350    vga_display/prev_y_reg[1]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.464 r  vga_display/prev_y_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.464    vga_display/prev_y_reg[1]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.578 r  vga_display/prev_y_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.578    vga_display/prev_y_reg[1]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.735 r  vga_display/prev_y_reg[1]_i_2/CO[1]
                         net (fo=36, routed)          0.847    85.582    vga_display/total_pixel_reg[31]_102[0]
    SLICE_X36Y87         LUT3 (Prop_lut3_I0_O)        0.329    85.911 r  vga_display/prev_y[0]_i_42/O
                         net (fo=1, routed)           0.000    85.911    vga_display/prev_y[0]_i_42_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.461 r  vga_display/prev_y_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.461    vga_display/prev_y_reg[0]_i_35_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.575 r  vga_display/prev_y_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.575    vga_display/prev_y_reg[0]_i_30_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.689 r  vga_display/prev_y_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.689    vga_display/prev_y_reg[0]_i_25_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.803 r  vga_display/prev_y_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.803    vga_display/prev_y_reg[0]_i_20_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.917 r  vga_display/prev_y_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.917    vga_display/prev_y_reg[0]_i_15_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.031 r  vga_display/prev_y_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.031    vga_display/prev_y_reg[0]_i_10_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.145 r  vga_display/prev_y_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.145    vga_display/prev_y_reg[0]_i_5_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.259 r  vga_display/prev_y_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    87.259    vga_display/prev_y_reg[0]_i_3_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.530 r  vga_display/prev_y_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.293    87.822    vga_display/prev_y1[0]
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.373    88.195 r  vga_display/prev_y[0]_i_1/O
                         net (fo=1, routed)           0.000    88.195    vga_display/prev_y[0]_i_1_n_0
    SLICE_X37Y96         FDCE                                         r  vga_display/prev_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.435    41.435    vga_display/clk_out1
    SLICE_X37Y96         FDCE                                         r  vga_display/prev_y_reg[0]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.098    41.337    
    SLICE_X37Y96         FDCE (Setup_fdce_C_D)        0.031    41.368    vga_display/prev_y_reg[0]
  -------------------------------------------------------------------
                         required time                         41.368    
                         arrival time                         -88.195    
  -------------------------------------------------------------------
                         slack                                -46.827    

Slack (VIOLATED) :        -46.404ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        86.382ns  (logic 59.007ns (68.310%)  route 27.375ns (31.690%))
  Logic Levels:           316  (CARRY4=285 LUT2=2 LUT3=29)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 r  vga_display/total_pixel_reg[0]/Q
                         net (fo=67, routed)          0.653     2.675    vga_display/total_pixel_reg[0]
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.124     2.799 r  vga_display/prev_x[7]_i_1091/O
                         net (fo=1, routed)           0.000     2.799    vga_display/prev_x[7]_i_1091_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.331 r  vga_display/prev_x_reg[7]_i_1021/CO[3]
                         net (fo=1, routed)           0.000     3.331    vga_display/prev_x_reg[7]_i_1021_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.445 r  vga_display/prev_x_reg[7]_i_1016/CO[3]
                         net (fo=1, routed)           0.000     3.445    vga_display/prev_x_reg[7]_i_1016_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.559 r  vga_display/prev_x_reg[7]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     3.559    vga_display/prev_x_reg[7]_i_1011_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.673 r  vga_display/prev_x_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.673    vga_display/prev_x_reg[7]_i_1006_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.787 r  vga_display/prev_x_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.787    vga_display/prev_x_reg[7]_i_1001_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.901 r  vga_display/prev_x_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.901    vga_display/prev_x_reg[7]_i_996_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.015 r  vga_display/prev_x_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     4.015    vga_display/prev_x_reg[7]_i_991_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.129 r  vga_display/prev_x_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000     4.129    vga_display/prev_x_reg[7]_i_988_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.400 r  vga_display/prev_x_reg[7]_i_987/CO[0]
                         net (fo=35, routed)          1.103     5.504    vga_display/prev_x_reg[7]_i_988_0[0]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.373     5.877 r  vga_display/prev_x[7]_i_1025/O
                         net (fo=1, routed)           0.000     5.877    vga_display/prev_x[7]_i_1025_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  vga_display/prev_x_reg[7]_i_974/CO[3]
                         net (fo=1, routed)           0.000     6.409    vga_display/prev_x_reg[7]_i_974_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  vga_display/prev_x_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.523    vga_display/prev_x_reg[7]_i_969_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  vga_display/prev_x_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.637    vga_display/prev_x_reg[7]_i_964_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  vga_display/prev_x_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.751    vga_display/prev_x_reg[7]_i_959_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  vga_display/prev_x_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.865    vga_display/prev_x_reg[7]_i_954_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vga_display/prev_x_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.979    vga_display/prev_x_reg[7]_i_949_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  vga_display/prev_x_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000     7.093    vga_display/prev_x_reg[7]_i_946_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.250 r  vga_display/prev_x_reg[7]_i_945/CO[1]
                         net (fo=35, routed)          1.097     8.347    vga_display/total_pixel_reg[31]_1[0]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.676 r  vga_display/prev_x[7]_i_986/O
                         net (fo=1, routed)           0.000     8.676    vga_display/prev_x[7]_i_986_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  vga_display/prev_x_reg[7]_i_937/CO[3]
                         net (fo=1, routed)           0.000     9.226    vga_display/prev_x_reg[7]_i_937_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  vga_display/prev_x_reg[7]_i_932/CO[3]
                         net (fo=1, routed)           0.000     9.340    vga_display/prev_x_reg[7]_i_932_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  vga_display/prev_x_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     9.454    vga_display/prev_x_reg[7]_i_927_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  vga_display/prev_x_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.568    vga_display/prev_x_reg[7]_i_922_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  vga_display/prev_x_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.682    vga_display/prev_x_reg[7]_i_917_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  vga_display/prev_x_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.796    vga_display/prev_x_reg[7]_i_912_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  vga_display/prev_x_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.910    vga_display/prev_x_reg[7]_i_907_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.024 r  vga_display/prev_x_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    10.024    vga_display/prev_x_reg[7]_i_904_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.181 r  vga_display/prev_x_reg[7]_i_903/CO[1]
                         net (fo=35, routed)          0.825    11.006    vga_display/total_pixel_reg[31]_3[0]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329    11.335 r  vga_display/prev_x[7]_i_944/O
                         net (fo=1, routed)           0.000    11.335    vga_display/prev_x[7]_i_944_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.885 r  vga_display/prev_x_reg[7]_i_895/CO[3]
                         net (fo=1, routed)           0.000    11.885    vga_display/prev_x_reg[7]_i_895_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.999 r  vga_display/prev_x_reg[7]_i_890/CO[3]
                         net (fo=1, routed)           0.000    11.999    vga_display/prev_x_reg[7]_i_890_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.113 r  vga_display/prev_x_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    12.113    vga_display/prev_x_reg[7]_i_885_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.227 r  vga_display/prev_x_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    12.227    vga_display/prev_x_reg[7]_i_880_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  vga_display/prev_x_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    12.341    vga_display/prev_x_reg[7]_i_875_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.455 r  vga_display/prev_x_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.455    vga_display/prev_x_reg[7]_i_870_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.569 r  vga_display/prev_x_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.569    vga_display/prev_x_reg[7]_i_865_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.683 r  vga_display/prev_x_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.683    vga_display/prev_x_reg[7]_i_862_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.840 r  vga_display/prev_x_reg[7]_i_861/CO[1]
                         net (fo=35, routed)          0.892    13.733    vga_display/total_pixel_reg[31]_5[0]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.062 r  vga_display/prev_x[7]_i_902/O
                         net (fo=1, routed)           0.000    14.062    vga_display/prev_x[7]_i_902_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.612 r  vga_display/prev_x_reg[7]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.612    vga_display/prev_x_reg[7]_i_853_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  vga_display/prev_x_reg[7]_i_848/CO[3]
                         net (fo=1, routed)           0.000    14.726    vga_display/prev_x_reg[7]_i_848_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  vga_display/prev_x_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.840    vga_display/prev_x_reg[7]_i_843_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  vga_display/prev_x_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.954    vga_display/prev_x_reg[7]_i_838_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.068 r  vga_display/prev_x_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    15.068    vga_display/prev_x_reg[7]_i_833_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.182 r  vga_display/prev_x_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    15.182    vga_display/prev_x_reg[7]_i_828_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.296 r  vga_display/prev_x_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    15.296    vga_display/prev_x_reg[7]_i_823_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.410 r  vga_display/prev_x_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    15.410    vga_display/prev_x_reg[7]_i_820_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.567 r  vga_display/prev_x_reg[7]_i_819/CO[1]
                         net (fo=35, routed)          0.957    16.523    vga_display/total_pixel_reg[31]_7[0]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.308 r  vga_display/prev_x_reg[7]_i_811/CO[3]
                         net (fo=1, routed)           0.000    17.308    vga_display/prev_x_reg[7]_i_811_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  vga_display/prev_x_reg[7]_i_806/CO[3]
                         net (fo=1, routed)           0.000    17.422    vga_display/prev_x_reg[7]_i_806_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  vga_display/prev_x_reg[7]_i_801/CO[3]
                         net (fo=1, routed)           0.000    17.536    vga_display/prev_x_reg[7]_i_801_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  vga_display/prev_x_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.650    vga_display/prev_x_reg[7]_i_796_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  vga_display/prev_x_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.764    vga_display/prev_x_reg[7]_i_791_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  vga_display/prev_x_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.878    vga_display/prev_x_reg[7]_i_786_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  vga_display/prev_x_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.992    vga_display/prev_x_reg[7]_i_781_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  vga_display/prev_x_reg[7]_i_778/CO[3]
                         net (fo=1, routed)           0.000    18.106    vga_display/prev_x_reg[7]_i_778_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  vga_display/prev_x_reg[7]_i_777/CO[1]
                         net (fo=35, routed)          0.757    19.020    vga_display/total_pixel_reg[31]_9[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.349 r  vga_display/prev_x[7]_i_818/O
                         net (fo=1, routed)           0.000    19.349    vga_display/prev_x[7]_i_818_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.899 r  vga_display/prev_x_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.899    vga_display/prev_x_reg[7]_i_769_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.013 r  vga_display/prev_x_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.013    vga_display/prev_x_reg[7]_i_764_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.127 r  vga_display/prev_x_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.127    vga_display/prev_x_reg[7]_i_759_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.241 r  vga_display/prev_x_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.241    vga_display/prev_x_reg[7]_i_754_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  vga_display/prev_x_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.355    vga_display/prev_x_reg[7]_i_749_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.469 r  vga_display/prev_x_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.469    vga_display/prev_x_reg[7]_i_744_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.583 r  vga_display/prev_x_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.583    vga_display/prev_x_reg[7]_i_739_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.697 r  vga_display/prev_x_reg[7]_i_736/CO[3]
                         net (fo=1, routed)           0.000    20.697    vga_display/prev_x_reg[7]_i_736_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.854 r  vga_display/prev_x_reg[7]_i_735/CO[1]
                         net (fo=35, routed)          0.915    21.769    vga_display/total_pixel_reg[31]_11[0]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.098 r  vga_display/prev_x[7]_i_776/O
                         net (fo=1, routed)           0.000    22.098    vga_display/prev_x[7]_i_776_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.648 r  vga_display/prev_x_reg[7]_i_727/CO[3]
                         net (fo=1, routed)           0.000    22.648    vga_display/prev_x_reg[7]_i_727_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  vga_display/prev_x_reg[7]_i_722/CO[3]
                         net (fo=1, routed)           0.000    22.762    vga_display/prev_x_reg[7]_i_722_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  vga_display/prev_x_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.876    vga_display/prev_x_reg[7]_i_717_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  vga_display/prev_x_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.990    vga_display/prev_x_reg[7]_i_712_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.104 r  vga_display/prev_x_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    23.104    vga_display/prev_x_reg[7]_i_707_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.218 r  vga_display/prev_x_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    23.218    vga_display/prev_x_reg[7]_i_702_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.332 r  vga_display/prev_x_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    23.332    vga_display/prev_x_reg[7]_i_697_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.446 r  vga_display/prev_x_reg[7]_i_694/CO[3]
                         net (fo=1, routed)           0.000    23.446    vga_display/prev_x_reg[7]_i_694_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.603 r  vga_display/prev_x_reg[7]_i_693/CO[1]
                         net (fo=35, routed)          0.898    24.501    vga_display/total_pixel_reg[31]_13[0]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.830 r  vga_display/prev_x[7]_i_734/O
                         net (fo=1, routed)           0.000    24.830    vga_display/prev_x[7]_i_734_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  vga_display/prev_x_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    25.380    vga_display/prev_x_reg[7]_i_685_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  vga_display/prev_x_reg[7]_i_680/CO[3]
                         net (fo=1, routed)           0.000    25.494    vga_display/prev_x_reg[7]_i_680_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.608 r  vga_display/prev_x_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.608    vga_display/prev_x_reg[7]_i_675_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.722 r  vga_display/prev_x_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.722    vga_display/prev_x_reg[7]_i_670_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.836 r  vga_display/prev_x_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.836    vga_display/prev_x_reg[7]_i_665_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  vga_display/prev_x_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.950    vga_display/prev_x_reg[7]_i_660_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.064 r  vga_display/prev_x_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    26.064    vga_display/prev_x_reg[7]_i_655_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.178 r  vga_display/prev_x_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    26.178    vga_display/prev_x_reg[7]_i_652_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.335 r  vga_display/prev_x_reg[7]_i_651/CO[1]
                         net (fo=35, routed)          0.956    27.291    vga_display/total_pixel_reg[31]_15[0]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.620 r  vga_display/prev_x[7]_i_692/O
                         net (fo=1, routed)           0.000    27.620    vga_display/prev_x[7]_i_692_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.153 r  vga_display/prev_x_reg[7]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.153    vga_display/prev_x_reg[7]_i_643_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.270 r  vga_display/prev_x_reg[7]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.270    vga_display/prev_x_reg[7]_i_638_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.387 r  vga_display/prev_x_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    28.387    vga_display/prev_x_reg[7]_i_633_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  vga_display/prev_x_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.504    vga_display/prev_x_reg[7]_i_628_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  vga_display/prev_x_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.621    vga_display/prev_x_reg[7]_i_623_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  vga_display/prev_x_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.738    vga_display/prev_x_reg[7]_i_618_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  vga_display/prev_x_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.855    vga_display/prev_x_reg[7]_i_613_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  vga_display/prev_x_reg[7]_i_610/CO[3]
                         net (fo=1, routed)           0.000    28.972    vga_display/prev_x_reg[7]_i_610_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.129 r  vga_display/prev_x_reg[7]_i_609/CO[1]
                         net (fo=35, routed)          0.771    29.900    vga_display/total_pixel_reg[31]_17[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.232 r  vga_display/prev_x[7]_i_650/O
                         net (fo=1, routed)           0.000    30.232    vga_display/prev_x[7]_i_650_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.782 r  vga_display/prev_x_reg[7]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.782    vga_display/prev_x_reg[7]_i_601_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  vga_display/prev_x_reg[7]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.896    vga_display/prev_x_reg[7]_i_596_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  vga_display/prev_x_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    31.010    vga_display/prev_x_reg[7]_i_591_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  vga_display/prev_x_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.124    vga_display/prev_x_reg[7]_i_586_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.238 r  vga_display/prev_x_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    31.238    vga_display/prev_x_reg[7]_i_581_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  vga_display/prev_x_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    31.352    vga_display/prev_x_reg[7]_i_576_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  vga_display/prev_x_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    31.466    vga_display/prev_x_reg[7]_i_571_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  vga_display/prev_x_reg[7]_i_568/CO[3]
                         net (fo=1, routed)           0.000    31.580    vga_display/prev_x_reg[7]_i_568_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.737 r  vga_display/prev_x_reg[7]_i_567/CO[1]
                         net (fo=35, routed)          0.882    32.619    vga_display/total_pixel_reg[31]_19[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.948 r  vga_display/prev_x[7]_i_608/O
                         net (fo=1, routed)           0.000    32.948    vga_display/prev_x[7]_i_608_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.498 r  vga_display/prev_x_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    33.498    vga_display/prev_x_reg[7]_i_559_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.612 r  vga_display/prev_x_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    33.612    vga_display/prev_x_reg[7]_i_554_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.726 r  vga_display/prev_x_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.726    vga_display/prev_x_reg[7]_i_549_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.840 r  vga_display/prev_x_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.840    vga_display/prev_x_reg[7]_i_544_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.954 r  vga_display/prev_x_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.954    vga_display/prev_x_reg[7]_i_539_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  vga_display/prev_x_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    34.077    vga_display/prev_x_reg[7]_i_534_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.191 r  vga_display/prev_x_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.191    vga_display/prev_x_reg[7]_i_529_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.305 r  vga_display/prev_x_reg[7]_i_526/CO[3]
                         net (fo=1, routed)           0.000    34.305    vga_display/prev_x_reg[7]_i_526_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.462 r  vga_display/prev_x_reg[7]_i_525/CO[1]
                         net (fo=35, routed)          0.949    35.411    vga_display/total_pixel_reg[31]_21[0]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.740 r  vga_display/prev_x[7]_i_566/O
                         net (fo=1, routed)           0.000    35.740    vga_display/prev_x[7]_i_566_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.290 r  vga_display/prev_x_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000    36.290    vga_display/prev_x_reg[7]_i_517_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.404 r  vga_display/prev_x_reg[7]_i_512/CO[3]
                         net (fo=1, routed)           0.000    36.404    vga_display/prev_x_reg[7]_i_512_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.518 r  vga_display/prev_x_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.009    36.527    vga_display/prev_x_reg[7]_i_507_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  vga_display/prev_x_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.641    vga_display/prev_x_reg[7]_i_502_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  vga_display/prev_x_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.755    vga_display/prev_x_reg[7]_i_497_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  vga_display/prev_x_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.869    vga_display/prev_x_reg[7]_i_492_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  vga_display/prev_x_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.983    vga_display/prev_x_reg[7]_i_487_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  vga_display/prev_x_reg[7]_i_484/CO[3]
                         net (fo=1, routed)           0.000    37.097    vga_display/prev_x_reg[7]_i_484_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  vga_display/prev_x_reg[7]_i_483/CO[1]
                         net (fo=35, routed)          0.768    38.022    vga_display/total_pixel_reg[31]_23[0]
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.329    38.351 r  vga_display/prev_x[7]_i_524/O
                         net (fo=1, routed)           0.000    38.351    vga_display/prev_x[7]_i_524_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.901 r  vga_display/prev_x_reg[7]_i_475/CO[3]
                         net (fo=1, routed)           0.000    38.901    vga_display/prev_x_reg[7]_i_475_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.015 r  vga_display/prev_x_reg[7]_i_470/CO[3]
                         net (fo=1, routed)           0.000    39.015    vga_display/prev_x_reg[7]_i_470_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.129 r  vga_display/prev_x_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    39.129    vga_display/prev_x_reg[7]_i_465_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.243 r  vga_display/prev_x_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    39.243    vga_display/prev_x_reg[7]_i_460_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  vga_display/prev_x_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    39.357    vga_display/prev_x_reg[7]_i_455_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  vga_display/prev_x_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.471    vga_display/prev_x_reg[7]_i_450_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  vga_display/prev_x_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.585    vga_display/prev_x_reg[7]_i_445_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  vga_display/prev_x_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    39.699    vga_display/prev_x_reg[7]_i_442_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.856 r  vga_display/prev_x_reg[7]_i_441/CO[1]
                         net (fo=35, routed)          0.866    40.721    vga_display/total_pixel_reg[31]_25[0]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.050 r  vga_display/prev_x[7]_i_482/O
                         net (fo=1, routed)           0.000    41.050    vga_display/prev_x[7]_i_482_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.600 r  vga_display/prev_x_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.600    vga_display/prev_x_reg[7]_i_433_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.714 r  vga_display/prev_x_reg[7]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.714    vga_display/prev_x_reg[7]_i_428_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  vga_display/prev_x_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.828    vga_display/prev_x_reg[7]_i_423_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  vga_display/prev_x_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.942    vga_display/prev_x_reg[7]_i_418_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  vga_display/prev_x_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    42.056    vga_display/prev_x_reg[7]_i_413_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  vga_display/prev_x_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    42.170    vga_display/prev_x_reg[7]_i_408_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  vga_display/prev_x_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    42.284    vga_display/prev_x_reg[7]_i_403_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  vga_display/prev_x_reg[7]_i_400/CO[3]
                         net (fo=1, routed)           0.000    42.398    vga_display/prev_x_reg[7]_i_400_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.555 r  vga_display/prev_x_reg[7]_i_399/CO[1]
                         net (fo=35, routed)          0.980    43.535    vga_display/total_pixel_reg[31]_27[0]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.329    43.864 r  vga_display/prev_x[7]_i_440/O
                         net (fo=1, routed)           0.000    43.864    vga_display/prev_x[7]_i_440_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.414 r  vga_display/prev_x_reg[7]_i_391/CO[3]
                         net (fo=1, routed)           0.000    44.414    vga_display/prev_x_reg[7]_i_391_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  vga_display/prev_x_reg[7]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.528    vga_display/prev_x_reg[7]_i_386_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  vga_display/prev_x_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    44.642    vga_display/prev_x_reg[7]_i_381_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  vga_display/prev_x_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.756    vga_display/prev_x_reg[7]_i_376_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  vga_display/prev_x_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.870    vga_display/prev_x_reg[7]_i_371_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  vga_display/prev_x_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.984    vga_display/prev_x_reg[7]_i_366_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  vga_display/prev_x_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    45.098    vga_display/prev_x_reg[7]_i_361_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  vga_display/prev_x_reg[7]_i_358/CO[3]
                         net (fo=1, routed)           0.000    45.212    vga_display/prev_x_reg[7]_i_358_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.369 r  vga_display/prev_x_reg[7]_i_357/CO[1]
                         net (fo=35, routed)          0.780    46.149    vga_display/total_pixel_reg[31]_29[0]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.329    46.478 r  vga_display/prev_x[7]_i_398/O
                         net (fo=1, routed)           0.000    46.478    vga_display/prev_x[7]_i_398_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.028 r  vga_display/prev_x_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    47.028    vga_display/prev_x_reg[7]_i_328_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.142 r  vga_display/prev_x_reg[7]_i_323/CO[3]
                         net (fo=1, routed)           0.000    47.142    vga_display/prev_x_reg[7]_i_323_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.256 r  vga_display/prev_x_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    47.256    vga_display/prev_x_reg[7]_i_318_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.370 r  vga_display/prev_x_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    47.370    vga_display/prev_x_reg[7]_i_313_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.484 r  vga_display/prev_x_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    47.484    vga_display/prev_x_reg[7]_i_308_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.598 r  vga_display/prev_x_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    47.598    vga_display/prev_x_reg[7]_i_303_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.712 r  vga_display/prev_x_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    47.712    vga_display/prev_x_reg[7]_i_298_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.826 r  vga_display/prev_x_reg[7]_i_295/CO[3]
                         net (fo=1, routed)           0.000    47.826    vga_display/prev_x_reg[7]_i_295_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.983 r  vga_display/prev_x_reg[7]_i_294/CO[1]
                         net (fo=35, routed)          0.715    48.698    vga_display/total_pixel_reg[31]_31[0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.329    49.027 r  vga_display/prev_x[7]_i_356/O
                         net (fo=1, routed)           0.000    49.027    vga_display/prev_x[7]_i_356_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.577 r  vga_display/prev_x_reg[7]_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    vga_display/prev_x_reg[7]_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  vga_display/prev_x_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.691    vga_display/prev_x_reg[7]_i_253_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  vga_display/prev_x_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    49.805    vga_display/prev_x_reg[7]_i_248_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  vga_display/prev_x_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.919    vga_display/prev_x_reg[7]_i_243_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  vga_display/prev_x_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    50.033    vga_display/prev_x_reg[7]_i_238_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  vga_display/prev_x_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.147    vga_display/prev_x_reg[7]_i_233_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  vga_display/prev_x_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.261    vga_display/prev_x_reg[7]_i_228_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  vga_display/prev_x_reg[7]_i_225/CO[3]
                         net (fo=1, routed)           0.000    50.375    vga_display/prev_x_reg[7]_i_225_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.532 r  vga_display/prev_x_reg[7]_i_224/CO[1]
                         net (fo=35, routed)          0.952    51.484    vga_display/total_pixel_reg[31]_33[0]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  vga_display/prev_x[7]_i_353/O
                         net (fo=1, routed)           0.000    51.813    vga_display/prev_x[7]_i_353_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.363 r  vga_display/prev_x_reg[7]_i_284/CO[3]
                         net (fo=1, routed)           0.000    52.363    vga_display/prev_x_reg[7]_i_284_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.477 r  vga_display/prev_x_reg[7]_i_219/CO[3]
                         net (fo=1, routed)           0.000    52.477    vga_display/prev_x_reg[7]_i_219_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.591 r  vga_display/prev_x_reg[7]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.591    vga_display/prev_x_reg[7]_i_188_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.705 r  vga_display/prev_x_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.705    vga_display/prev_x_reg[7]_i_183_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.819 r  vga_display/prev_x_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    52.819    vga_display/prev_x_reg[7]_i_178_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.933 r  vga_display/prev_x_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.933    vga_display/prev_x_reg[7]_i_173_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.047 r  vga_display/prev_x_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.047    vga_display/prev_x_reg[7]_i_168_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.161 r  vga_display/prev_x_reg[7]_i_165/CO[3]
                         net (fo=1, routed)           0.000    53.161    vga_display/prev_x_reg[7]_i_165_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.318 r  vga_display/prev_x_reg[7]_i_164/CO[1]
                         net (fo=35, routed)          0.931    54.250    vga_display/total_pixel_reg[31]_35[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.329    54.579 r  vga_display/prev_x[7]_i_350/O
                         net (fo=1, routed)           0.000    54.579    vga_display/prev_x[7]_i_350_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.129 r  vga_display/prev_x_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.129    vga_display/prev_x_reg[7]_i_279_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  vga_display/prev_x_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000    55.243    vga_display/prev_x_reg[7]_i_214_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  vga_display/prev_x_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    55.357    vga_display/prev_x_reg[7]_i_159_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  vga_display/prev_x_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.471    vga_display/prev_x_reg[7]_i_133_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.585 r  vga_display/prev_x_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.585    vga_display/prev_x_reg[7]_i_128_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.699 r  vga_display/prev_x_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.699    vga_display/prev_x_reg[7]_i_123_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.813 r  vga_display/prev_x_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.813    vga_display/prev_x_reg[7]_i_118_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.927 r  vga_display/prev_x_reg[7]_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.927    vga_display/prev_x_reg[7]_i_115_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.084 r  vga_display/prev_x_reg[7]_i_114/CO[1]
                         net (fo=35, routed)          0.817    56.900    vga_display/total_pixel_reg[31]_37[0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    57.229 r  vga_display/prev_x[7]_i_347/O
                         net (fo=1, routed)           0.000    57.229    vga_display/prev_x[7]_i_347_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.779 r  vga_display/prev_x_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.000    57.779    vga_display/prev_x_reg[7]_i_274_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.893 r  vga_display/prev_x_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    57.893    vga_display/prev_x_reg[7]_i_209_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.007 r  vga_display/prev_x_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    58.007    vga_display/prev_x_reg[7]_i_154_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.121 r  vga_display/prev_x_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    58.121    vga_display/prev_x_reg[7]_i_109_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.235 r  vga_display/prev_x_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.235    vga_display/prev_x_reg[7]_i_88_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.349 r  vga_display/prev_x_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.349    vga_display/prev_x_reg[7]_i_83_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.463 r  vga_display/prev_x_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    58.463    vga_display/prev_x_reg[7]_i_78_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.577 r  vga_display/prev_x_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    58.577    vga_display/prev_x_reg[7]_i_75_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.734 r  vga_display/prev_x_reg[7]_i_74/CO[1]
                         net (fo=35, routed)          0.825    59.559    vga_display/total_pixel_reg[31]_39[0]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.329    59.888 r  vga_display/prev_x[7]_i_277/O
                         net (fo=1, routed)           0.000    59.888    vga_display/prev_x[7]_i_277_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.438 r  vga_display/prev_x_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.438    vga_display/prev_x_reg[7]_i_204_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  vga_display/prev_x_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    60.553    vga_display/prev_x_reg[7]_i_149_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.667 r  vga_display/prev_x_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.667    vga_display/prev_x_reg[7]_i_104_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  vga_display/prev_x_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.781    vga_display/prev_x_reg[7]_i_69_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  vga_display/prev_x_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.895    vga_display/prev_x_reg[7]_i_53_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  vga_display/prev_x_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.009    vga_display/prev_x_reg[7]_i_48_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  vga_display/prev_x_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.123    vga_display/prev_x_reg[7]_i_45_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.280 r  vga_display/prev_x_reg[7]_i_44/CO[1]
                         net (fo=35, routed)          0.684    61.964    vga_display/total_pixel_reg[31]_41[0]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.329    62.293 r  vga_display/prev_x[7]_i_341/O
                         net (fo=1, routed)           0.000    62.293    vga_display/prev_x[7]_i_341_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.843 r  vga_display/prev_x_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.000    62.843    vga_display/prev_x_reg[7]_i_264_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.957 r  vga_display/prev_x_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.957    vga_display/prev_x_reg[7]_i_199_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.071 r  vga_display/prev_x_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.071    vga_display/prev_x_reg[7]_i_144_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.185 r  vga_display/prev_x_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    63.185    vga_display/prev_x_reg[7]_i_99_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.299 r  vga_display/prev_x_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.299    vga_display/prev_x_reg[7]_i_64_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.413 r  vga_display/prev_x_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.413    vga_display/prev_x_reg[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.527 r  vga_display/prev_x_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.527    vga_display/prev_x_reg[7]_i_24_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.641 r  vga_display/prev_x_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.641    vga_display/prev_x_reg[7]_i_21_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.798 r  vga_display/prev_x_reg[7]_i_20/CO[1]
                         net (fo=35, routed)          0.897    64.695    vga_display/total_pixel_reg[31]_43[0]
    SLICE_X39Y55         LUT3 (Prop_lut3_I0_O)        0.329    65.024 r  vga_display/prev_x[7]_i_267/O
                         net (fo=1, routed)           0.000    65.024    vga_display/prev_x[7]_i_267_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.574 r  vga_display/prev_x_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    65.574    vga_display/prev_x_reg[7]_i_194_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.688 r  vga_display/prev_x_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.688    vga_display/prev_x_reg[7]_i_139_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.802 r  vga_display/prev_x_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.802    vga_display/prev_x_reg[7]_i_94_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.916 r  vga_display/prev_x_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    65.916    vga_display/prev_x_reg[7]_i_59_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.030 r  vga_display/prev_x_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.030    vga_display/prev_x_reg[7]_i_34_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.144 r  vga_display/prev_x_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.144    vga_display/prev_x_reg[7]_i_15_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.258 r  vga_display/prev_x_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    66.258    vga_display/prev_x_reg[7]_i_7_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.415 r  vga_display/prev_x_reg[7]_i_6/CO[1]
                         net (fo=35, routed)          0.716    67.131    vga_display/total_pixel_reg[31]_45[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.329    67.460 r  vga_display/prev_x[7]_i_335/O
                         net (fo=1, routed)           0.000    67.460    vga_display/prev_x[7]_i_335_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.010 r  vga_display/prev_x_reg[7]_i_258/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_x_reg[7]_i_258_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_x_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_x_reg[7]_i_193_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_x_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_x_reg[7]_i_138_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.352 r  vga_display/prev_x_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.352    vga_display/prev_x_reg[7]_i_93_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.466 r  vga_display/prev_x_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.466    vga_display/prev_x_reg[7]_i_58_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.580 r  vga_display/prev_x_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.580    vga_display/prev_x_reg[7]_i_33_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.694 r  vga_display/prev_x_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.694    vga_display/prev_x_reg[7]_i_14_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.808 r  vga_display/prev_x_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.808    vga_display/prev_x_reg[7]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.965 r  vga_display/prev_x_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.835    69.800    vga_display/total_pixel_reg[31]_47[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329    70.129 r  vga_display/prev_x[6]_i_43/O
                         net (fo=1, routed)           0.000    70.129    vga_display/prev_x[6]_i_43_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.679 r  vga_display/prev_x_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.679    vga_display/prev_x_reg[6]_i_36_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.793 r  vga_display/prev_x_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.793    vga_display/prev_x_reg[6]_i_31_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.907 r  vga_display/prev_x_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.907    vga_display/prev_x_reg[6]_i_26_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.021 r  vga_display/prev_x_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.021    vga_display/prev_x_reg[6]_i_21_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.135 r  vga_display/prev_x_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    71.135    vga_display/prev_x_reg[6]_i_16_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.249 r  vga_display/prev_x_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.249    vga_display/prev_x_reg[6]_i_11_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.363 r  vga_display/prev_x_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    71.363    vga_display/prev_x_reg[6]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.477 r  vga_display/prev_x_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.477    vga_display/prev_x_reg[6]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.634 r  vga_display/prev_x_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.667    72.301    vga_display/total_pixel_reg[31]_47[5]
    SLICE_X40Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.086 r  vga_display/prev_x_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.086    vga_display/prev_x_reg[5]_i_36_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.200 r  vga_display/prev_x_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.200    vga_display/prev_x_reg[5]_i_31_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.314 r  vga_display/prev_x_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.314    vga_display/prev_x_reg[5]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.428 r  vga_display/prev_x_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.428    vga_display/prev_x_reg[5]_i_21_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.542 r  vga_display/prev_x_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.542    vga_display/prev_x_reg[5]_i_16_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.656 r  vga_display/prev_x_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.009    73.665    vga_display/prev_x_reg[5]_i_11_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.779 r  vga_display/prev_x_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.779    vga_display/prev_x_reg[5]_i_6_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.893 r  vga_display/prev_x_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.893    vga_display/prev_x_reg[5]_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.050 r  vga_display/prev_x_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          0.820    74.869    vga_display/total_pixel_reg[31]_47[4]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    75.198 r  vga_display/prev_x[4]_i_43/O
                         net (fo=1, routed)           0.000    75.198    vga_display/prev_x[4]_i_43_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.748 r  vga_display/prev_x_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.748    vga_display/prev_x_reg[4]_i_36_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.862 r  vga_display/prev_x_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.009    75.871    vga_display/prev_x_reg[4]_i_31_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.985 r  vga_display/prev_x_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.985    vga_display/prev_x_reg[4]_i_26_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.099 r  vga_display/prev_x_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.099    vga_display/prev_x_reg[4]_i_21_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.213 r  vga_display/prev_x_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.213    vga_display/prev_x_reg[4]_i_16_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.327 r  vga_display/prev_x_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.327    vga_display/prev_x_reg[4]_i_11_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.441 r  vga_display/prev_x_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.441    vga_display/prev_x_reg[4]_i_6_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.555 r  vga_display/prev_x_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.555    vga_display/prev_x_reg[4]_i_3_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  vga_display/prev_x_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.730    77.442    vga_display/total_pixel_reg[31]_47[3]
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.329    77.771 r  vga_display/prev_x[3]_i_43/O
                         net (fo=1, routed)           0.000    77.771    vga_display/prev_x[3]_i_43_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.321 r  vga_display/prev_x_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.321    vga_display/prev_x_reg[3]_i_36_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.435 r  vga_display/prev_x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.435    vga_display/prev_x_reg[3]_i_31_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.549 r  vga_display/prev_x_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.549    vga_display/prev_x_reg[3]_i_26_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.663 r  vga_display/prev_x_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.663    vga_display/prev_x_reg[3]_i_21_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.777 r  vga_display/prev_x_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.777    vga_display/prev_x_reg[3]_i_16_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.891 r  vga_display/prev_x_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.891    vga_display/prev_x_reg[3]_i_11_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.005 r  vga_display/prev_x_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.005    vga_display/prev_x_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.119 r  vga_display/prev_x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.119    vga_display/prev_x_reg[3]_i_3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.276 r  vga_display/prev_x_reg[3]_i_2/CO[1]
                         net (fo=36, routed)          0.774    80.050    vga_display/total_pixel_reg[31]_47[2]
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.329    80.379 r  vga_display/prev_x[2]_i_43/O
                         net (fo=1, routed)           0.000    80.379    vga_display/prev_x[2]_i_43_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.929 r  vga_display/prev_x_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.929    vga_display/prev_x_reg[2]_i_36_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.043 r  vga_display/prev_x_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.043    vga_display/prev_x_reg[2]_i_31_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.157 r  vga_display/prev_x_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.157    vga_display/prev_x_reg[2]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.271 r  vga_display/prev_x_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.271    vga_display/prev_x_reg[2]_i_21_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.385 r  vga_display/prev_x_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    81.385    vga_display/prev_x_reg[2]_i_16_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.499 r  vga_display/prev_x_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.499    vga_display/prev_x_reg[2]_i_11_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.613 r  vga_display/prev_x_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    81.613    vga_display/prev_x_reg[2]_i_6_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  vga_display/prev_x_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.727    vga_display/prev_x_reg[2]_i_3_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.884 r  vga_display/prev_x_reg[2]_i_2/CO[1]
                         net (fo=36, routed)          0.759    82.643    vga_display/total_pixel_reg[31]_47[1]
    SLICE_X39Y88         LUT3 (Prop_lut3_I0_O)        0.329    82.972 r  vga_display/prev_x[1]_i_43/O
                         net (fo=1, routed)           0.000    82.972    vga_display/prev_x[1]_i_43_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.522 r  vga_display/prev_x_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.522    vga_display/prev_x_reg[1]_i_36_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.636 r  vga_display/prev_x_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.636    vga_display/prev_x_reg[1]_i_31_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.750 r  vga_display/prev_x_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.750    vga_display/prev_x_reg[1]_i_26_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.864 r  vga_display/prev_x_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.864    vga_display/prev_x_reg[1]_i_21_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.978 r  vga_display/prev_x_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.978    vga_display/prev_x_reg[1]_i_16_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.092 r  vga_display/prev_x_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    84.092    vga_display/prev_x_reg[1]_i_11_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.206 r  vga_display/prev_x_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.206    vga_display/prev_x_reg[1]_i_6_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.320 r  vga_display/prev_x_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.320    vga_display/prev_x_reg[1]_i_3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.477 r  vga_display/prev_x_reg[1]_i_2/CO[1]
                         net (fo=36, routed)          0.874    85.351    vga_display/total_pixel_reg[31]_47[0]
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.329    85.680 r  vga_display/prev_x[0]_i_43/O
                         net (fo=1, routed)           0.000    85.680    vga_display/prev_x[0]_i_43_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    86.212 r  vga_display/prev_x_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.212    vga_display/prev_x_reg[0]_i_35_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.326 r  vga_display/prev_x_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.326    vga_display/prev_x_reg[0]_i_30_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.440 r  vga_display/prev_x_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.440    vga_display/prev_x_reg[0]_i_25_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.554 r  vga_display/prev_x_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.554    vga_display/prev_x_reg[0]_i_20_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.668 r  vga_display/prev_x_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    86.668    vga_display/prev_x_reg[0]_i_15_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.782 r  vga_display/prev_x_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.782    vga_display/prev_x_reg[0]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.896 r  vga_display/prev_x_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.001    86.897    vga_display/prev_x_reg[0]_i_5_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.011 r  vga_display/prev_x_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    87.011    vga_display/prev_x_reg[0]_i_3_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.282 r  vga_display/prev_x_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.293    87.575    vga_display/prev_x1[0]
    SLICE_X41Y102        LUT2 (Prop_lut2_I0_O)        0.373    87.948 r  vga_display/prev_x[0]_i_1/O
                         net (fo=1, routed)           0.000    87.948    vga_display/prev_x[0]_i_1_n_0
    SLICE_X41Y102        FDCE                                         r  vga_display/prev_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.610    41.610    vga_display/clk_out1
    SLICE_X41Y102        FDCE                                         r  vga_display/prev_x_reg[0]/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.098    41.513    
    SLICE_X41Y102        FDCE (Setup_fdce_C_D)        0.031    41.544    vga_display/prev_x_reg[0]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                         -87.948    
  -------------------------------------------------------------------
                         slack                                -46.404    

Slack (VIOLATED) :        -44.230ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        84.032ns  (logic 56.861ns (67.666%)  route 27.171ns (32.334%))
  Logic Levels:           304  (CARRY4=275 LUT1=1 LUT2=1 LUT3=27)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 f  vga_display/total_pixel_reg[4]/Q
                         net (fo=68, routed)          0.640     2.663    vga_display/total_pixel_reg[4]
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124     2.787 r  vga_display/prev_y[7]_i_1074/O
                         net (fo=1, routed)           0.000     2.787    vga_display/prev_y[7]_i_1074_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.300 r  vga_display/prev_y_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.300    vga_display/prev_y_reg[7]_i_1006_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  vga_display/prev_y_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.417    vga_display/prev_y_reg[7]_i_1001_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  vga_display/prev_y_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.534    vga_display/prev_y_reg[7]_i_996_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  vga_display/prev_y_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     3.651    vga_display/prev_y_reg[7]_i_991_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.768 r  vga_display/prev_y_reg[7]_i_986/CO[3]
                         net (fo=1, routed)           0.000     3.768    vga_display/prev_y_reg[7]_i_986_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.885 r  vga_display/prev_y_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000     3.885    vga_display/prev_y_reg[7]_i_981_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.002 r  vga_display/prev_y_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000     4.002    vga_display/prev_y_reg[7]_i_978_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.256 r  vga_display/prev_y_reg[7]_i_977/CO[0]
                         net (fo=35, routed)          1.006     5.262    vga_display/prev_y_reg[7]_i_978_0[0]
    SLICE_X33Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.629 r  vga_display/prev_y[7]_i_1018/O
                         net (fo=1, routed)           0.000     5.629    vga_display/prev_y[7]_i_1018_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.179 r  vga_display/prev_y_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.179    vga_display/prev_y_reg[7]_i_969_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  vga_display/prev_y_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.293    vga_display/prev_y_reg[7]_i_964_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  vga_display/prev_y_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.407    vga_display/prev_y_reg[7]_i_959_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  vga_display/prev_y_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.521    vga_display/prev_y_reg[7]_i_954_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  vga_display/prev_y_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.635    vga_display/prev_y_reg[7]_i_949_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.749 r  vga_display/prev_y_reg[7]_i_944/CO[3]
                         net (fo=1, routed)           0.000     6.749    vga_display/prev_y_reg[7]_i_944_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  vga_display/prev_y_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000     6.863    vga_display/prev_y_reg[7]_i_939_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  vga_display/prev_y_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000     6.977    vga_display/prev_y_reg[7]_i_936_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.134 r  vga_display/prev_y_reg[7]_i_935/CO[1]
                         net (fo=35, routed)          0.886     8.020    vga_display/total_pixel_reg[31]_56[0]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.349 r  vga_display/prev_y[7]_i_976/O
                         net (fo=1, routed)           0.000     8.349    vga_display/prev_y[7]_i_976_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.899 r  vga_display/prev_y_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     8.899    vga_display/prev_y_reg[7]_i_927_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  vga_display/prev_y_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.013    vga_display/prev_y_reg[7]_i_922_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  vga_display/prev_y_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.127    vga_display/prev_y_reg[7]_i_917_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  vga_display/prev_y_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.241    vga_display/prev_y_reg[7]_i_912_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  vga_display/prev_y_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.355    vga_display/prev_y_reg[7]_i_907_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  vga_display/prev_y_reg[7]_i_902/CO[3]
                         net (fo=1, routed)           0.000     9.469    vga_display/prev_y_reg[7]_i_902_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  vga_display/prev_y_reg[7]_i_897/CO[3]
                         net (fo=1, routed)           0.000     9.583    vga_display/prev_y_reg[7]_i_897_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  vga_display/prev_y_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000     9.697    vga_display/prev_y_reg[7]_i_894_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.854 r  vga_display/prev_y_reg[7]_i_893/CO[1]
                         net (fo=35, routed)          1.006    10.860    vga_display/total_pixel_reg[31]_58[0]
    SLICE_X31Y0          LUT3 (Prop_lut3_I0_O)        0.329    11.189 r  vga_display/prev_y[7]_i_934/O
                         net (fo=1, routed)           0.000    11.189    vga_display/prev_y[7]_i_934_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.739 r  vga_display/prev_y_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    11.739    vga_display/prev_y_reg[7]_i_885_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  vga_display/prev_y_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    11.853    vga_display/prev_y_reg[7]_i_880_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  vga_display/prev_y_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    11.967    vga_display/prev_y_reg[7]_i_875_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  vga_display/prev_y_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.081    vga_display/prev_y_reg[7]_i_870_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  vga_display/prev_y_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.195    vga_display/prev_y_reg[7]_i_865_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  vga_display/prev_y_reg[7]_i_860/CO[3]
                         net (fo=1, routed)           0.000    12.309    vga_display/prev_y_reg[7]_i_860_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  vga_display/prev_y_reg[7]_i_855/CO[3]
                         net (fo=1, routed)           0.000    12.423    vga_display/prev_y_reg[7]_i_855_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  vga_display/prev_y_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    12.537    vga_display/prev_y_reg[7]_i_852_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.694 r  vga_display/prev_y_reg[7]_i_851/CO[1]
                         net (fo=35, routed)          0.942    13.636    vga_display/total_pixel_reg[31]_60[0]
    SLICE_X29Y0          LUT3 (Prop_lut3_I0_O)        0.329    13.965 r  vga_display/prev_y[7]_i_892/O
                         net (fo=1, routed)           0.000    13.965    vga_display/prev_y[7]_i_892_n_0
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.515 r  vga_display/prev_y_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.515    vga_display/prev_y_reg[7]_i_843_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.629 r  vga_display/prev_y_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.629    vga_display/prev_y_reg[7]_i_838_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.743 r  vga_display/prev_y_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    14.743    vga_display/prev_y_reg[7]_i_833_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  vga_display/prev_y_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    14.857    vga_display/prev_y_reg[7]_i_828_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  vga_display/prev_y_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    14.971    vga_display/prev_y_reg[7]_i_823_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.085 r  vga_display/prev_y_reg[7]_i_818/CO[3]
                         net (fo=1, routed)           0.000    15.085    vga_display/prev_y_reg[7]_i_818_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.199 r  vga_display/prev_y_reg[7]_i_813/CO[3]
                         net (fo=1, routed)           0.000    15.199    vga_display/prev_y_reg[7]_i_813_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.313 r  vga_display/prev_y_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga_display/prev_y_reg[7]_i_810_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.470 r  vga_display/prev_y_reg[7]_i_809/CO[1]
                         net (fo=35, routed)          1.038    16.508    vga_display/total_pixel_reg[31]_62[0]
    SLICE_X28Y1          LUT3 (Prop_lut3_I0_O)        0.329    16.837 r  vga_display/prev_y[7]_i_846/O
                         net (fo=1, routed)           0.000    16.837    vga_display/prev_y[7]_i_846_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.387 r  vga_display/prev_y_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.387    vga_display/prev_y_reg[7]_i_796_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  vga_display/prev_y_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.501    vga_display/prev_y_reg[7]_i_791_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  vga_display/prev_y_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.615    vga_display/prev_y_reg[7]_i_786_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  vga_display/prev_y_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.729    vga_display/prev_y_reg[7]_i_781_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  vga_display/prev_y_reg[7]_i_776/CO[3]
                         net (fo=1, routed)           0.000    17.843    vga_display/prev_y_reg[7]_i_776_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  vga_display/prev_y_reg[7]_i_771/CO[3]
                         net (fo=1, routed)           0.000    17.957    vga_display/prev_y_reg[7]_i_771_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.071 r  vga_display/prev_y_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.071    vga_display/prev_y_reg[7]_i_768_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.228 r  vga_display/prev_y_reg[7]_i_767/CO[1]
                         net (fo=35, routed)          0.684    18.912    vga_display/total_pixel_reg[31]_64[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.241 r  vga_display/prev_y[7]_i_804/O
                         net (fo=1, routed)           0.000    19.241    vga_display/prev_y[7]_i_804_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.791 r  vga_display/prev_y_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    19.791    vga_display/prev_y_reg[7]_i_754_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.905 r  vga_display/prev_y_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    19.905    vga_display/prev_y_reg[7]_i_749_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  vga_display/prev_y_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.019    vga_display/prev_y_reg[7]_i_744_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.133 r  vga_display/prev_y_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.133    vga_display/prev_y_reg[7]_i_739_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.247 r  vga_display/prev_y_reg[7]_i_734/CO[3]
                         net (fo=1, routed)           0.000    20.247    vga_display/prev_y_reg[7]_i_734_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  vga_display/prev_y_reg[7]_i_729/CO[3]
                         net (fo=1, routed)           0.000    20.361    vga_display/prev_y_reg[7]_i_729_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  vga_display/prev_y_reg[7]_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.475    vga_display/prev_y_reg[7]_i_726_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.632 r  vga_display/prev_y_reg[7]_i_725/CO[1]
                         net (fo=35, routed)          0.893    21.526    vga_display/total_pixel_reg[31]_66[0]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.855 r  vga_display/prev_y[7]_i_766/O
                         net (fo=1, routed)           0.000    21.855    vga_display/prev_y[7]_i_766_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.405 r  vga_display/prev_y_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.405    vga_display/prev_y_reg[7]_i_717_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.519 r  vga_display/prev_y_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.519    vga_display/prev_y_reg[7]_i_712_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.633 r  vga_display/prev_y_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    22.633    vga_display/prev_y_reg[7]_i_707_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  vga_display/prev_y_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.747    vga_display/prev_y_reg[7]_i_702_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.861 r  vga_display/prev_y_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.861    vga_display/prev_y_reg[7]_i_697_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.975 r  vga_display/prev_y_reg[7]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.975    vga_display/prev_y_reg[7]_i_692_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.089 r  vga_display/prev_y_reg[7]_i_687/CO[3]
                         net (fo=1, routed)           0.000    23.089    vga_display/prev_y_reg[7]_i_687_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.203 r  vga_display/prev_y_reg[7]_i_684/CO[3]
                         net (fo=1, routed)           0.000    23.203    vga_display/prev_y_reg[7]_i_684_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.360 r  vga_display/prev_y_reg[7]_i_683/CO[1]
                         net (fo=35, routed)          0.885    24.245    vga_display/total_pixel_reg[31]_68[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    24.574 r  vga_display/prev_y[7]_i_724/O
                         net (fo=1, routed)           0.000    24.574    vga_display/prev_y[7]_i_724_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.124 r  vga_display/prev_y_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.124    vga_display/prev_y_reg[7]_i_675_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  vga_display/prev_y_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.238    vga_display/prev_y_reg[7]_i_670_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  vga_display/prev_y_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.352    vga_display/prev_y_reg[7]_i_665_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  vga_display/prev_y_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.466    vga_display/prev_y_reg[7]_i_660_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  vga_display/prev_y_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.580    vga_display/prev_y_reg[7]_i_655_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  vga_display/prev_y_reg[7]_i_650/CO[3]
                         net (fo=1, routed)           0.000    25.694    vga_display/prev_y_reg[7]_i_650_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  vga_display/prev_y_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    25.808    vga_display/prev_y_reg[7]_i_645_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  vga_display/prev_y_reg[7]_i_642/CO[3]
                         net (fo=1, routed)           0.000    25.922    vga_display/prev_y_reg[7]_i_642_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.079 r  vga_display/prev_y_reg[7]_i_641/CO[1]
                         net (fo=35, routed)          0.899    26.977    vga_display/total_pixel_reg[31]_70[0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  vga_display/prev_y[7]_i_682/O
                         net (fo=1, routed)           0.000    27.306    vga_display/prev_y[7]_i_682_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  vga_display/prev_y_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    27.856    vga_display/prev_y_reg[7]_i_633_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  vga_display/prev_y_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    27.970    vga_display/prev_y_reg[7]_i_628_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.084 r  vga_display/prev_y_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.084    vga_display/prev_y_reg[7]_i_623_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.198 r  vga_display/prev_y_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.198    vga_display/prev_y_reg[7]_i_618_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.312 r  vga_display/prev_y_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.312    vga_display/prev_y_reg[7]_i_613_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.426 r  vga_display/prev_y_reg[7]_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.426    vga_display/prev_y_reg[7]_i_608_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.540 r  vga_display/prev_y_reg[7]_i_603/CO[3]
                         net (fo=1, routed)           0.000    28.540    vga_display/prev_y_reg[7]_i_603_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.654 r  vga_display/prev_y_reg[7]_i_600/CO[3]
                         net (fo=1, routed)           0.000    28.654    vga_display/prev_y_reg[7]_i_600_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.811 r  vga_display/prev_y_reg[7]_i_599/CO[1]
                         net (fo=35, routed)          0.698    29.510    vga_display/total_pixel_reg[31]_72[0]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.839 r  vga_display/prev_y[7]_i_640/O
                         net (fo=1, routed)           0.000    29.839    vga_display/prev_y[7]_i_640_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.389 r  vga_display/prev_y_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    30.389    vga_display/prev_y_reg[7]_i_591_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.503 r  vga_display/prev_y_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.503    vga_display/prev_y_reg[7]_i_586_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.617 r  vga_display/prev_y_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    30.617    vga_display/prev_y_reg[7]_i_581_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.731 r  vga_display/prev_y_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    30.731    vga_display/prev_y_reg[7]_i_576_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.845 r  vga_display/prev_y_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    30.845    vga_display/prev_y_reg[7]_i_571_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.959 r  vga_display/prev_y_reg[7]_i_566/CO[3]
                         net (fo=1, routed)           0.000    30.959    vga_display/prev_y_reg[7]_i_566_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.073 r  vga_display/prev_y_reg[7]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.082    vga_display/prev_y_reg[7]_i_561_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.196 r  vga_display/prev_y_reg[7]_i_558/CO[3]
                         net (fo=1, routed)           0.000    31.196    vga_display/prev_y_reg[7]_i_558_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  vga_display/prev_y_reg[7]_i_557/CO[1]
                         net (fo=35, routed)          0.776    32.129    vga_display/total_pixel_reg[31]_74[0]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    32.458 r  vga_display/prev_y[7]_i_598/O
                         net (fo=1, routed)           0.000    32.458    vga_display/prev_y[7]_i_598_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.008 r  vga_display/prev_y_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.008    vga_display/prev_y_reg[7]_i_549_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.122 r  vga_display/prev_y_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.122    vga_display/prev_y_reg[7]_i_544_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.236 r  vga_display/prev_y_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.236    vga_display/prev_y_reg[7]_i_539_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.350 r  vga_display/prev_y_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    33.359    vga_display/prev_y_reg[7]_i_534_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.473 r  vga_display/prev_y_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    33.473    vga_display/prev_y_reg[7]_i_529_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.587 r  vga_display/prev_y_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000    33.587    vga_display/prev_y_reg[7]_i_524_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.701 r  vga_display/prev_y_reg[7]_i_519/CO[3]
                         net (fo=1, routed)           0.000    33.701    vga_display/prev_y_reg[7]_i_519_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.815 r  vga_display/prev_y_reg[7]_i_516/CO[3]
                         net (fo=1, routed)           0.000    33.815    vga_display/prev_y_reg[7]_i_516_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.972 r  vga_display/prev_y_reg[7]_i_515/CO[1]
                         net (fo=35, routed)          0.903    34.875    vga_display/total_pixel_reg[31]_76[0]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  vga_display/prev_y[7]_i_556/O
                         net (fo=1, routed)           0.000    35.204    vga_display/prev_y[7]_i_556_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.754 r  vga_display/prev_y_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.754    vga_display/prev_y_reg[7]_i_507_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.868 r  vga_display/prev_y_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.868    vga_display/prev_y_reg[7]_i_502_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.982 r  vga_display/prev_y_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.009    35.991    vga_display/prev_y_reg[7]_i_497_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  vga_display/prev_y_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.105    vga_display/prev_y_reg[7]_i_492_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  vga_display/prev_y_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.219    vga_display/prev_y_reg[7]_i_487_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  vga_display/prev_y_reg[7]_i_482/CO[3]
                         net (fo=1, routed)           0.000    36.333    vga_display/prev_y_reg[7]_i_482_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  vga_display/prev_y_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.447    vga_display/prev_y_reg[7]_i_477_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  vga_display/prev_y_reg[7]_i_474/CO[3]
                         net (fo=1, routed)           0.000    36.561    vga_display/prev_y_reg[7]_i_474_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.718 r  vga_display/prev_y_reg[7]_i_473/CO[1]
                         net (fo=35, routed)          1.089    37.807    vga_display/total_pixel_reg[31]_78[0]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.136 r  vga_display/prev_y[7]_i_514/O
                         net (fo=1, routed)           0.000    38.136    vga_display/prev_y[7]_i_514_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.686 r  vga_display/prev_y_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    38.686    vga_display/prev_y_reg[7]_i_465_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.800 r  vga_display/prev_y_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    38.800    vga_display/prev_y_reg[7]_i_460_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.914 r  vga_display/prev_y_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.009    38.923    vga_display/prev_y_reg[7]_i_455_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.037 r  vga_display/prev_y_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.037    vga_display/prev_y_reg[7]_i_450_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.151 r  vga_display/prev_y_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.151    vga_display/prev_y_reg[7]_i_445_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.265 r  vga_display/prev_y_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    39.265    vga_display/prev_y_reg[7]_i_440_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.379 r  vga_display/prev_y_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    39.379    vga_display/prev_y_reg[7]_i_435_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.493 r  vga_display/prev_y_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    39.493    vga_display/prev_y_reg[7]_i_432_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.650 r  vga_display/prev_y_reg[7]_i_431/CO[1]
                         net (fo=35, routed)          0.740    40.390    vga_display/total_pixel_reg[31]_80[0]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.719 r  vga_display/prev_y[7]_i_472/O
                         net (fo=1, routed)           0.000    40.719    vga_display/prev_y[7]_i_472_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.269 r  vga_display/prev_y_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.269    vga_display/prev_y_reg[7]_i_423_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.383 r  vga_display/prev_y_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.383    vga_display/prev_y_reg[7]_i_418_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.497 r  vga_display/prev_y_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    41.497    vga_display/prev_y_reg[7]_i_413_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.611 r  vga_display/prev_y_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    41.611    vga_display/prev_y_reg[7]_i_408_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.725 r  vga_display/prev_y_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    41.725    vga_display/prev_y_reg[7]_i_403_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.839 r  vga_display/prev_y_reg[7]_i_398/CO[3]
                         net (fo=1, routed)           0.000    41.839    vga_display/prev_y_reg[7]_i_398_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.953 r  vga_display/prev_y_reg[7]_i_393/CO[3]
                         net (fo=1, routed)           0.000    41.953    vga_display/prev_y_reg[7]_i_393_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.067 r  vga_display/prev_y_reg[7]_i_390/CO[3]
                         net (fo=1, routed)           0.000    42.067    vga_display/prev_y_reg[7]_i_390_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.224 r  vga_display/prev_y_reg[7]_i_389/CO[1]
                         net (fo=35, routed)          0.934    43.158    vga_display/total_pixel_reg[31]_82[0]
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.329    43.487 r  vga_display/prev_y[7]_i_427/O
                         net (fo=1, routed)           0.000    43.487    vga_display/prev_y[7]_i_427_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.019 r  vga_display/prev_y_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.019    vga_display/prev_y_reg[7]_i_376_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.133 r  vga_display/prev_y_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.133    vga_display/prev_y_reg[7]_i_371_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  vga_display/prev_y_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.247    vga_display/prev_y_reg[7]_i_366_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  vga_display/prev_y_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    44.361    vga_display/prev_y_reg[7]_i_361_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  vga_display/prev_y_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    44.475    vga_display/prev_y_reg[7]_i_356_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  vga_display/prev_y_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    44.589    vga_display/prev_y_reg[7]_i_351_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  vga_display/prev_y_reg[7]_i_348/CO[3]
                         net (fo=1, routed)           0.000    44.703    vga_display/prev_y_reg[7]_i_348_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  vga_display/prev_y_reg[7]_i_347/CO[1]
                         net (fo=35, routed)          0.780    45.640    vga_display/total_pixel_reg[31]_84[0]
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.329    45.969 r  vga_display/prev_y[7]_i_388/O
                         net (fo=1, routed)           0.000    45.969    vga_display/prev_y[7]_i_388_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.502 r  vga_display/prev_y_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.502    vga_display/prev_y_reg[7]_i_318_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.619 r  vga_display/prev_y_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    46.619    vga_display/prev_y_reg[7]_i_313_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.736 r  vga_display/prev_y_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    46.736    vga_display/prev_y_reg[7]_i_308_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.853 r  vga_display/prev_y_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    46.853    vga_display/prev_y_reg[7]_i_303_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.970 r  vga_display/prev_y_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    46.970    vga_display/prev_y_reg[7]_i_298_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.087 r  vga_display/prev_y_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000    47.087    vga_display/prev_y_reg[7]_i_293_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.204 r  vga_display/prev_y_reg[7]_i_288/CO[3]
                         net (fo=1, routed)           0.000    47.204    vga_display/prev_y_reg[7]_i_288_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.321 r  vga_display/prev_y_reg[7]_i_285/CO[3]
                         net (fo=1, routed)           0.000    47.321    vga_display/prev_y_reg[7]_i_285_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.478 r  vga_display/prev_y_reg[7]_i_284/CO[1]
                         net (fo=35, routed)          0.835    48.313    vga_display/total_pixel_reg[31]_86[0]
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.332    48.645 r  vga_display/prev_y[7]_i_346/O
                         net (fo=1, routed)           0.000    48.645    vga_display/prev_y[7]_i_346_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.195 r  vga_display/prev_y_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    49.195    vga_display/prev_y_reg[7]_i_279_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.309 r  vga_display/prev_y_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.309    vga_display/prev_y_reg[7]_i_243_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.423 r  vga_display/prev_y_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    49.423    vga_display/prev_y_reg[7]_i_238_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.537 r  vga_display/prev_y_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    49.537    vga_display/prev_y_reg[7]_i_233_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.651 r  vga_display/prev_y_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    49.651    vga_display/prev_y_reg[7]_i_228_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.765 r  vga_display/prev_y_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.765    vga_display/prev_y_reg[7]_i_223_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  vga_display/prev_y_reg[7]_i_218/CO[3]
                         net (fo=1, routed)           0.001    49.880    vga_display/prev_y_reg[7]_i_218_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.994 r  vga_display/prev_y_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    49.994    vga_display/prev_y_reg[7]_i_215_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.151 r  vga_display/prev_y_reg[7]_i_214/CO[1]
                         net (fo=35, routed)          0.712    50.863    vga_display/total_pixel_reg[31]_88[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.329    51.192 r  vga_display/prev_y[7]_i_343/O
                         net (fo=1, routed)           0.000    51.192    vga_display/prev_y[7]_i_343_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.725 r  vga_display/prev_y_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.001    51.725    vga_display/prev_y_reg[7]_i_274_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.842 r  vga_display/prev_y_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    51.842    vga_display/prev_y_reg[7]_i_209_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.959 r  vga_display/prev_y_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    51.959    vga_display/prev_y_reg[7]_i_178_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.076 r  vga_display/prev_y_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.076    vga_display/prev_y_reg[7]_i_173_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.193 r  vga_display/prev_y_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    52.193    vga_display/prev_y_reg[7]_i_168_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.310 r  vga_display/prev_y_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.310    vga_display/prev_y_reg[7]_i_163_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.427 r  vga_display/prev_y_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    52.427    vga_display/prev_y_reg[7]_i_158_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.544 r  vga_display/prev_y_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    52.544    vga_display/prev_y_reg[7]_i_155_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.701 r  vga_display/prev_y_reg[7]_i_154/CO[1]
                         net (fo=35, routed)          1.031    53.732    vga_display/total_pixel_reg[31]_90[0]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.332    54.064 r  vga_display/prev_y[7]_i_340/O
                         net (fo=1, routed)           0.000    54.064    vga_display/prev_y[7]_i_340_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.614 r  vga_display/prev_y_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    54.614    vga_display/prev_y_reg[7]_i_269_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  vga_display/prev_y_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    54.728    vga_display/prev_y_reg[7]_i_204_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.842 r  vga_display/prev_y_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    54.843    vga_display/prev_y_reg[7]_i_149_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.957 r  vga_display/prev_y_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    54.957    vga_display/prev_y_reg[7]_i_123_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  vga_display/prev_y_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.071    vga_display/prev_y_reg[7]_i_118_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  vga_display/prev_y_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    55.185    vga_display/prev_y_reg[7]_i_113_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  vga_display/prev_y_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.299    vga_display/prev_y_reg[7]_i_108_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  vga_display/prev_y_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.413    vga_display/prev_y_reg[7]_i_105_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.570 r  vga_display/prev_y_reg[7]_i_104/CO[1]
                         net (fo=35, routed)          0.765    56.335    vga_display/total_pixel_reg[31]_92[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.329    56.664 r  vga_display/prev_y[7]_i_337/O
                         net (fo=1, routed)           0.000    56.664    vga_display/prev_y[7]_i_337_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.214 r  vga_display/prev_y_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.001    57.215    vga_display/prev_y_reg[7]_i_264_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.329 r  vga_display/prev_y_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    57.329    vga_display/prev_y_reg[7]_i_199_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.443 r  vga_display/prev_y_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    57.443    vga_display/prev_y_reg[7]_i_144_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.557 r  vga_display/prev_y_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    57.557    vga_display/prev_y_reg[7]_i_99_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.671 r  vga_display/prev_y_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    57.671    vga_display/prev_y_reg[7]_i_78_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.785 r  vga_display/prev_y_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.785    vga_display/prev_y_reg[7]_i_73_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.899 r  vga_display/prev_y_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    57.899    vga_display/prev_y_reg[7]_i_68_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.013 r  vga_display/prev_y_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.013    vga_display/prev_y_reg[7]_i_65_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.170 r  vga_display/prev_y_reg[7]_i_64/CO[1]
                         net (fo=35, routed)          0.894    59.064    vga_display/total_pixel_reg[31]_94[0]
    SLICE_X35Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.849 r  vga_display/prev_y_reg[7]_i_259/CO[3]
                         net (fo=1, routed)           0.000    59.849    vga_display/prev_y_reg[7]_i_259_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.963 r  vga_display/prev_y_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    59.963    vga_display/prev_y_reg[7]_i_194_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.077 r  vga_display/prev_y_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    60.077    vga_display/prev_y_reg[7]_i_139_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.191 r  vga_display/prev_y_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    60.191    vga_display/prev_y_reg[7]_i_94_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.305 r  vga_display/prev_y_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.305    vga_display/prev_y_reg[7]_i_59_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.419 r  vga_display/prev_y_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.419    vga_display/prev_y_reg[7]_i_43_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.533 r  vga_display/prev_y_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.533    vga_display/prev_y_reg[7]_i_38_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.647 r  vga_display/prev_y_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.647    vga_display/prev_y_reg[7]_i_35_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.804 r  vga_display/prev_y_reg[7]_i_34/CO[1]
                         net (fo=35, routed)          0.569    61.373    vga_display/total_pixel_reg[31]_96[0]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.329    61.702 r  vga_display/prev_y[7]_i_331/O
                         net (fo=1, routed)           0.000    61.702    vga_display/prev_y[7]_i_331_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.235 r  vga_display/prev_y_reg[7]_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.235    vga_display/prev_y_reg[7]_i_254_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.352 r  vga_display/prev_y_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000    62.352    vga_display/prev_y_reg[7]_i_189_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.469 r  vga_display/prev_y_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    62.469    vga_display/prev_y_reg[7]_i_134_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.586 r  vga_display/prev_y_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.586    vga_display/prev_y_reg[7]_i_89_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.703 r  vga_display/prev_y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.703    vga_display/prev_y_reg[7]_i_54_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.820 r  vga_display/prev_y_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.820    vga_display/prev_y_reg[7]_i_29_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.937 r  vga_display/prev_y_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.937    vga_display/prev_y_reg[7]_i_18_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.054 r  vga_display/prev_y_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.054    vga_display/prev_y_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.211 r  vga_display/prev_y_reg[7]_i_14/CO[1]
                         net (fo=35, routed)          0.717    63.928    vga_display/total_pixel_reg[31]_98[0]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    64.260 r  vga_display/prev_y[7]_i_328/O
                         net (fo=1, routed)           0.000    64.260    vga_display/prev_y[7]_i_328_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.810 r  vga_display/prev_y_reg[7]_i_249/CO[3]
                         net (fo=1, routed)           0.000    64.810    vga_display/prev_y_reg[7]_i_249_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  vga_display/prev_y_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    64.924    vga_display/prev_y_reg[7]_i_184_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  vga_display/prev_y_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    65.038    vga_display/prev_y_reg[7]_i_129_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  vga_display/prev_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    65.152    vga_display/prev_y_reg[7]_i_84_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  vga_display/prev_y_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.266    vga_display/prev_y_reg[7]_i_49_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  vga_display/prev_y_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.380    vga_display/prev_y_reg[7]_i_24_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  vga_display/prev_y_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.494    vga_display/prev_y_reg[7]_i_9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  vga_display/prev_y_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.608    vga_display/prev_y_reg[7]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.765 r  vga_display/prev_y_reg[7]_i_4/CO[1]
                         net (fo=35, routed)          0.881    66.646    vga_display/total_pixel_reg[31]_100[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  vga_display/prev_y_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    67.431    vga_display/prev_y_reg[7]_i_248_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  vga_display/prev_y_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    67.545    vga_display/prev_y_reg[7]_i_183_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  vga_display/prev_y_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    67.659    vga_display/prev_y_reg[7]_i_128_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  vga_display/prev_y_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    67.773    vga_display/prev_y_reg[7]_i_83_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  vga_display/prev_y_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.009    67.896    vga_display/prev_y_reg[7]_i_48_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.010 r  vga_display/prev_y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_y_reg[7]_i_23_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_y_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_y_reg[7]_i_8_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_y_reg[7]_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.395 r  vga_display/prev_y_reg[7]_i_2/CO[1]
                         net (fo=36, routed)          0.870    69.265    vga_display/total_pixel_reg[31]_102[6]
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.594 r  vga_display/prev_y[6]_i_43/O
                         net (fo=1, routed)           0.000    69.594    vga_display/prev_y[6]_i_43_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.144 r  vga_display/prev_y_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009    70.153    vga_display/prev_y_reg[6]_i_36_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.267 r  vga_display/prev_y_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.267    vga_display/prev_y_reg[6]_i_31_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.381 r  vga_display/prev_y_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.381    vga_display/prev_y_reg[6]_i_26_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.495 r  vga_display/prev_y_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.495    vga_display/prev_y_reg[6]_i_21_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.609 r  vga_display/prev_y_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.609    vga_display/prev_y_reg[6]_i_16_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.723 r  vga_display/prev_y_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.723    vga_display/prev_y_reg[6]_i_11_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.837 r  vga_display/prev_y_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.837    vga_display/prev_y_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.951 r  vga_display/prev_y_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.951    vga_display/prev_y_reg[6]_i_3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.108 r  vga_display/prev_y_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.939    72.047    vga_display/total_pixel_reg[31]_102[5]
    SLICE_X36Y74         LUT3 (Prop_lut3_I0_O)        0.329    72.376 r  vga_display/prev_y[5]_i_43/O
                         net (fo=1, routed)           0.000    72.376    vga_display/prev_y[5]_i_43_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.926 r  vga_display/prev_y_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.009    72.935    vga_display/prev_y_reg[5]_i_36_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.049 r  vga_display/prev_y_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.049    vga_display/prev_y_reg[5]_i_31_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.163 r  vga_display/prev_y_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.163    vga_display/prev_y_reg[5]_i_26_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.277 r  vga_display/prev_y_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.277    vga_display/prev_y_reg[5]_i_21_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.391 r  vga_display/prev_y_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.391    vga_display/prev_y_reg[5]_i_16_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  vga_display/prev_y_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.505    vga_display/prev_y_reg[5]_i_11_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  vga_display/prev_y_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.619    vga_display/prev_y_reg[5]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  vga_display/prev_y_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.733    vga_display/prev_y_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.890 r  vga_display/prev_y_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          1.017    74.907    vga_display/total_pixel_reg[31]_102[4]
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    75.707 r  vga_display/prev_y_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.009    75.716    vga_display/prev_y_reg[4]_i_36_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.833 r  vga_display/prev_y_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    75.833    vga_display/prev_y_reg[4]_i_31_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.950 r  vga_display/prev_y_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.950    vga_display/prev_y_reg[4]_i_26_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.067 r  vga_display/prev_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.067    vga_display/prev_y_reg[4]_i_21_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.184 r  vga_display/prev_y_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.184    vga_display/prev_y_reg[4]_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.301 r  vga_display/prev_y_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.301    vga_display/prev_y_reg[4]_i_11_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.418 r  vga_display/prev_y_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.418    vga_display/prev_y_reg[4]_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.535 r  vga_display/prev_y_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.535    vga_display/prev_y_reg[4]_i_3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.692 r  vga_display/prev_y_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.995    77.687    vga_display/total_pixel_reg[31]_102[3]
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.332    78.019 r  vga_display/prev_y[3]_i_43/O
                         net (fo=1, routed)           0.000    78.019    vga_display/prev_y[3]_i_43_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.569 r  vga_display/prev_y_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.569    vga_display/prev_y_reg[3]_i_36_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.683 r  vga_display/prev_y_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.683    vga_display/prev_y_reg[3]_i_31_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.797 r  vga_display/prev_y_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.797    vga_display/prev_y_reg[3]_i_26_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.911 r  vga_display/prev_y_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.911    vga_display/prev_y_reg[3]_i_21_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.025 r  vga_display/prev_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    79.025    vga_display/prev_y_reg[3]_i_16_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.139 r  vga_display/prev_y_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    79.139    vga_display/prev_y_reg[3]_i_11_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.253 r  vga_display/prev_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.253    vga_display/prev_y_reg[3]_i_6_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.367 r  vga_display/prev_y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.367    vga_display/prev_y_reg[3]_i_3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.524 r  vga_display/prev_y_reg[3]_i_2/CO[1]
                         net (fo=36, routed)          0.752    80.276    vga_display/total_pixel_reg[31]_102[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    80.605 r  vga_display/prev_y[2]_i_43/O
                         net (fo=1, routed)           0.000    80.605    vga_display/prev_y[2]_i_43_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.138 r  vga_display/prev_y_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.138    vga_display/prev_y_reg[2]_i_36_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.255 r  vga_display/prev_y_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.255    vga_display/prev_y_reg[2]_i_31_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.372 r  vga_display/prev_y_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.372    vga_display/prev_y_reg[2]_i_26_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.489 r  vga_display/prev_y_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.489    vga_display/prev_y_reg[2]_i_21_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.606 r  vga_display/prev_y_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    81.606    vga_display/prev_y_reg[2]_i_16_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.723 r  vga_display/prev_y_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.723    vga_display/prev_y_reg[2]_i_11_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.840 r  vga_display/prev_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    81.840    vga_display/prev_y_reg[2]_i_6_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  vga_display/prev_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.957    vga_display/prev_y_reg[2]_i_3_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.114 r  vga_display/prev_y_reg[2]_i_2/CO[1]
                         net (fo=36, routed)          0.784    82.898    vga_display/total_pixel_reg[31]_102[1]
    SLICE_X35Y84         LUT3 (Prop_lut3_I0_O)        0.332    83.230 r  vga_display/prev_y[1]_i_43/O
                         net (fo=1, routed)           0.000    83.230    vga_display/prev_y[1]_i_43_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.780 r  vga_display/prev_y_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.780    vga_display/prev_y_reg[1]_i_36_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.894 r  vga_display/prev_y_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.894    vga_display/prev_y_reg[1]_i_31_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.008 r  vga_display/prev_y_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.008    vga_display/prev_y_reg[1]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.122 r  vga_display/prev_y_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.122    vga_display/prev_y_reg[1]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.236 r  vga_display/prev_y_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.236    vga_display/prev_y_reg[1]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.350 r  vga_display/prev_y_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    84.350    vga_display/prev_y_reg[1]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.464 r  vga_display/prev_y_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.464    vga_display/prev_y_reg[1]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.578 r  vga_display/prev_y_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.578    vga_display/prev_y_reg[1]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.735 r  vga_display/prev_y_reg[1]_i_2/CO[1]
                         net (fo=36, routed)          0.534    85.269    vga_display/total_pixel_reg[31]_102[0]
    SLICE_X35Y93         LUT2 (Prop_lut2_I0_O)        0.329    85.598 r  vga_display/prev_y[1]_i_1/O
                         net (fo=1, routed)           0.000    85.598    vga_display/prev_y[1]_i_1_n_0
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.434    41.434    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
                         clock pessimism              0.000    41.434    
                         clock uncertainty           -0.098    41.336    
    SLICE_X35Y93         FDCE (Setup_fdce_C_D)        0.032    41.368    vga_display/prev_y_reg[1]
  -------------------------------------------------------------------
                         required time                         41.368    
                         arrival time                         -85.598    
  -------------------------------------------------------------------
                         slack                                -44.230    

Slack (VIOLATED) :        -43.826ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        83.628ns  (logic 57.033ns (68.199%)  route 26.595ns (31.801%))
  Logic Levels:           306  (CARRY4=276 LUT2=2 LUT3=28)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 r  vga_display/total_pixel_reg[0]/Q
                         net (fo=67, routed)          0.653     2.675    vga_display/total_pixel_reg[0]
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.124     2.799 r  vga_display/prev_x[7]_i_1091/O
                         net (fo=1, routed)           0.000     2.799    vga_display/prev_x[7]_i_1091_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.331 r  vga_display/prev_x_reg[7]_i_1021/CO[3]
                         net (fo=1, routed)           0.000     3.331    vga_display/prev_x_reg[7]_i_1021_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.445 r  vga_display/prev_x_reg[7]_i_1016/CO[3]
                         net (fo=1, routed)           0.000     3.445    vga_display/prev_x_reg[7]_i_1016_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.559 r  vga_display/prev_x_reg[7]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     3.559    vga_display/prev_x_reg[7]_i_1011_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.673 r  vga_display/prev_x_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.673    vga_display/prev_x_reg[7]_i_1006_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.787 r  vga_display/prev_x_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.787    vga_display/prev_x_reg[7]_i_1001_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.901 r  vga_display/prev_x_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.901    vga_display/prev_x_reg[7]_i_996_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.015 r  vga_display/prev_x_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     4.015    vga_display/prev_x_reg[7]_i_991_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.129 r  vga_display/prev_x_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000     4.129    vga_display/prev_x_reg[7]_i_988_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.400 r  vga_display/prev_x_reg[7]_i_987/CO[0]
                         net (fo=35, routed)          1.103     5.504    vga_display/prev_x_reg[7]_i_988_0[0]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.373     5.877 r  vga_display/prev_x[7]_i_1025/O
                         net (fo=1, routed)           0.000     5.877    vga_display/prev_x[7]_i_1025_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  vga_display/prev_x_reg[7]_i_974/CO[3]
                         net (fo=1, routed)           0.000     6.409    vga_display/prev_x_reg[7]_i_974_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  vga_display/prev_x_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.523    vga_display/prev_x_reg[7]_i_969_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  vga_display/prev_x_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.637    vga_display/prev_x_reg[7]_i_964_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  vga_display/prev_x_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.751    vga_display/prev_x_reg[7]_i_959_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  vga_display/prev_x_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.865    vga_display/prev_x_reg[7]_i_954_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vga_display/prev_x_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.979    vga_display/prev_x_reg[7]_i_949_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  vga_display/prev_x_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000     7.093    vga_display/prev_x_reg[7]_i_946_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.250 r  vga_display/prev_x_reg[7]_i_945/CO[1]
                         net (fo=35, routed)          1.097     8.347    vga_display/total_pixel_reg[31]_1[0]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.676 r  vga_display/prev_x[7]_i_986/O
                         net (fo=1, routed)           0.000     8.676    vga_display/prev_x[7]_i_986_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  vga_display/prev_x_reg[7]_i_937/CO[3]
                         net (fo=1, routed)           0.000     9.226    vga_display/prev_x_reg[7]_i_937_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  vga_display/prev_x_reg[7]_i_932/CO[3]
                         net (fo=1, routed)           0.000     9.340    vga_display/prev_x_reg[7]_i_932_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  vga_display/prev_x_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     9.454    vga_display/prev_x_reg[7]_i_927_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  vga_display/prev_x_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.568    vga_display/prev_x_reg[7]_i_922_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  vga_display/prev_x_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.682    vga_display/prev_x_reg[7]_i_917_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  vga_display/prev_x_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.796    vga_display/prev_x_reg[7]_i_912_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  vga_display/prev_x_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.910    vga_display/prev_x_reg[7]_i_907_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.024 r  vga_display/prev_x_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    10.024    vga_display/prev_x_reg[7]_i_904_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.181 r  vga_display/prev_x_reg[7]_i_903/CO[1]
                         net (fo=35, routed)          0.825    11.006    vga_display/total_pixel_reg[31]_3[0]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329    11.335 r  vga_display/prev_x[7]_i_944/O
                         net (fo=1, routed)           0.000    11.335    vga_display/prev_x[7]_i_944_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.885 r  vga_display/prev_x_reg[7]_i_895/CO[3]
                         net (fo=1, routed)           0.000    11.885    vga_display/prev_x_reg[7]_i_895_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.999 r  vga_display/prev_x_reg[7]_i_890/CO[3]
                         net (fo=1, routed)           0.000    11.999    vga_display/prev_x_reg[7]_i_890_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.113 r  vga_display/prev_x_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    12.113    vga_display/prev_x_reg[7]_i_885_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.227 r  vga_display/prev_x_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    12.227    vga_display/prev_x_reg[7]_i_880_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  vga_display/prev_x_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    12.341    vga_display/prev_x_reg[7]_i_875_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.455 r  vga_display/prev_x_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.455    vga_display/prev_x_reg[7]_i_870_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.569 r  vga_display/prev_x_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.569    vga_display/prev_x_reg[7]_i_865_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.683 r  vga_display/prev_x_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.683    vga_display/prev_x_reg[7]_i_862_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.840 r  vga_display/prev_x_reg[7]_i_861/CO[1]
                         net (fo=35, routed)          0.892    13.733    vga_display/total_pixel_reg[31]_5[0]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.062 r  vga_display/prev_x[7]_i_902/O
                         net (fo=1, routed)           0.000    14.062    vga_display/prev_x[7]_i_902_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.612 r  vga_display/prev_x_reg[7]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.612    vga_display/prev_x_reg[7]_i_853_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  vga_display/prev_x_reg[7]_i_848/CO[3]
                         net (fo=1, routed)           0.000    14.726    vga_display/prev_x_reg[7]_i_848_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  vga_display/prev_x_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.840    vga_display/prev_x_reg[7]_i_843_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  vga_display/prev_x_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.954    vga_display/prev_x_reg[7]_i_838_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.068 r  vga_display/prev_x_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    15.068    vga_display/prev_x_reg[7]_i_833_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.182 r  vga_display/prev_x_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    15.182    vga_display/prev_x_reg[7]_i_828_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.296 r  vga_display/prev_x_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    15.296    vga_display/prev_x_reg[7]_i_823_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.410 r  vga_display/prev_x_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    15.410    vga_display/prev_x_reg[7]_i_820_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.567 r  vga_display/prev_x_reg[7]_i_819/CO[1]
                         net (fo=35, routed)          0.957    16.523    vga_display/total_pixel_reg[31]_7[0]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.308 r  vga_display/prev_x_reg[7]_i_811/CO[3]
                         net (fo=1, routed)           0.000    17.308    vga_display/prev_x_reg[7]_i_811_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  vga_display/prev_x_reg[7]_i_806/CO[3]
                         net (fo=1, routed)           0.000    17.422    vga_display/prev_x_reg[7]_i_806_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  vga_display/prev_x_reg[7]_i_801/CO[3]
                         net (fo=1, routed)           0.000    17.536    vga_display/prev_x_reg[7]_i_801_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  vga_display/prev_x_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.650    vga_display/prev_x_reg[7]_i_796_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  vga_display/prev_x_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.764    vga_display/prev_x_reg[7]_i_791_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  vga_display/prev_x_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.878    vga_display/prev_x_reg[7]_i_786_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  vga_display/prev_x_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.992    vga_display/prev_x_reg[7]_i_781_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  vga_display/prev_x_reg[7]_i_778/CO[3]
                         net (fo=1, routed)           0.000    18.106    vga_display/prev_x_reg[7]_i_778_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  vga_display/prev_x_reg[7]_i_777/CO[1]
                         net (fo=35, routed)          0.757    19.020    vga_display/total_pixel_reg[31]_9[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.349 r  vga_display/prev_x[7]_i_818/O
                         net (fo=1, routed)           0.000    19.349    vga_display/prev_x[7]_i_818_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.899 r  vga_display/prev_x_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.899    vga_display/prev_x_reg[7]_i_769_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.013 r  vga_display/prev_x_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.013    vga_display/prev_x_reg[7]_i_764_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.127 r  vga_display/prev_x_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.127    vga_display/prev_x_reg[7]_i_759_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.241 r  vga_display/prev_x_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.241    vga_display/prev_x_reg[7]_i_754_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  vga_display/prev_x_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.355    vga_display/prev_x_reg[7]_i_749_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.469 r  vga_display/prev_x_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.469    vga_display/prev_x_reg[7]_i_744_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.583 r  vga_display/prev_x_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.583    vga_display/prev_x_reg[7]_i_739_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.697 r  vga_display/prev_x_reg[7]_i_736/CO[3]
                         net (fo=1, routed)           0.000    20.697    vga_display/prev_x_reg[7]_i_736_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.854 r  vga_display/prev_x_reg[7]_i_735/CO[1]
                         net (fo=35, routed)          0.915    21.769    vga_display/total_pixel_reg[31]_11[0]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.098 r  vga_display/prev_x[7]_i_776/O
                         net (fo=1, routed)           0.000    22.098    vga_display/prev_x[7]_i_776_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.648 r  vga_display/prev_x_reg[7]_i_727/CO[3]
                         net (fo=1, routed)           0.000    22.648    vga_display/prev_x_reg[7]_i_727_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  vga_display/prev_x_reg[7]_i_722/CO[3]
                         net (fo=1, routed)           0.000    22.762    vga_display/prev_x_reg[7]_i_722_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  vga_display/prev_x_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.876    vga_display/prev_x_reg[7]_i_717_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  vga_display/prev_x_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.990    vga_display/prev_x_reg[7]_i_712_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.104 r  vga_display/prev_x_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    23.104    vga_display/prev_x_reg[7]_i_707_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.218 r  vga_display/prev_x_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    23.218    vga_display/prev_x_reg[7]_i_702_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.332 r  vga_display/prev_x_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    23.332    vga_display/prev_x_reg[7]_i_697_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.446 r  vga_display/prev_x_reg[7]_i_694/CO[3]
                         net (fo=1, routed)           0.000    23.446    vga_display/prev_x_reg[7]_i_694_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.603 r  vga_display/prev_x_reg[7]_i_693/CO[1]
                         net (fo=35, routed)          0.898    24.501    vga_display/total_pixel_reg[31]_13[0]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.830 r  vga_display/prev_x[7]_i_734/O
                         net (fo=1, routed)           0.000    24.830    vga_display/prev_x[7]_i_734_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  vga_display/prev_x_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    25.380    vga_display/prev_x_reg[7]_i_685_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  vga_display/prev_x_reg[7]_i_680/CO[3]
                         net (fo=1, routed)           0.000    25.494    vga_display/prev_x_reg[7]_i_680_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.608 r  vga_display/prev_x_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.608    vga_display/prev_x_reg[7]_i_675_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.722 r  vga_display/prev_x_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.722    vga_display/prev_x_reg[7]_i_670_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.836 r  vga_display/prev_x_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.836    vga_display/prev_x_reg[7]_i_665_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  vga_display/prev_x_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.950    vga_display/prev_x_reg[7]_i_660_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.064 r  vga_display/prev_x_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    26.064    vga_display/prev_x_reg[7]_i_655_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.178 r  vga_display/prev_x_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    26.178    vga_display/prev_x_reg[7]_i_652_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.335 r  vga_display/prev_x_reg[7]_i_651/CO[1]
                         net (fo=35, routed)          0.956    27.291    vga_display/total_pixel_reg[31]_15[0]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.620 r  vga_display/prev_x[7]_i_692/O
                         net (fo=1, routed)           0.000    27.620    vga_display/prev_x[7]_i_692_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.153 r  vga_display/prev_x_reg[7]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.153    vga_display/prev_x_reg[7]_i_643_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.270 r  vga_display/prev_x_reg[7]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.270    vga_display/prev_x_reg[7]_i_638_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.387 r  vga_display/prev_x_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    28.387    vga_display/prev_x_reg[7]_i_633_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  vga_display/prev_x_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.504    vga_display/prev_x_reg[7]_i_628_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  vga_display/prev_x_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.621    vga_display/prev_x_reg[7]_i_623_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  vga_display/prev_x_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.738    vga_display/prev_x_reg[7]_i_618_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  vga_display/prev_x_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.855    vga_display/prev_x_reg[7]_i_613_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  vga_display/prev_x_reg[7]_i_610/CO[3]
                         net (fo=1, routed)           0.000    28.972    vga_display/prev_x_reg[7]_i_610_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.129 r  vga_display/prev_x_reg[7]_i_609/CO[1]
                         net (fo=35, routed)          0.771    29.900    vga_display/total_pixel_reg[31]_17[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.232 r  vga_display/prev_x[7]_i_650/O
                         net (fo=1, routed)           0.000    30.232    vga_display/prev_x[7]_i_650_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.782 r  vga_display/prev_x_reg[7]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.782    vga_display/prev_x_reg[7]_i_601_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  vga_display/prev_x_reg[7]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.896    vga_display/prev_x_reg[7]_i_596_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  vga_display/prev_x_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    31.010    vga_display/prev_x_reg[7]_i_591_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  vga_display/prev_x_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.124    vga_display/prev_x_reg[7]_i_586_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.238 r  vga_display/prev_x_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    31.238    vga_display/prev_x_reg[7]_i_581_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  vga_display/prev_x_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    31.352    vga_display/prev_x_reg[7]_i_576_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  vga_display/prev_x_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    31.466    vga_display/prev_x_reg[7]_i_571_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  vga_display/prev_x_reg[7]_i_568/CO[3]
                         net (fo=1, routed)           0.000    31.580    vga_display/prev_x_reg[7]_i_568_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.737 r  vga_display/prev_x_reg[7]_i_567/CO[1]
                         net (fo=35, routed)          0.882    32.619    vga_display/total_pixel_reg[31]_19[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.948 r  vga_display/prev_x[7]_i_608/O
                         net (fo=1, routed)           0.000    32.948    vga_display/prev_x[7]_i_608_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.498 r  vga_display/prev_x_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    33.498    vga_display/prev_x_reg[7]_i_559_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.612 r  vga_display/prev_x_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    33.612    vga_display/prev_x_reg[7]_i_554_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.726 r  vga_display/prev_x_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.726    vga_display/prev_x_reg[7]_i_549_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.840 r  vga_display/prev_x_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.840    vga_display/prev_x_reg[7]_i_544_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.954 r  vga_display/prev_x_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.954    vga_display/prev_x_reg[7]_i_539_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  vga_display/prev_x_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    34.077    vga_display/prev_x_reg[7]_i_534_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.191 r  vga_display/prev_x_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.191    vga_display/prev_x_reg[7]_i_529_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.305 r  vga_display/prev_x_reg[7]_i_526/CO[3]
                         net (fo=1, routed)           0.000    34.305    vga_display/prev_x_reg[7]_i_526_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.462 r  vga_display/prev_x_reg[7]_i_525/CO[1]
                         net (fo=35, routed)          0.949    35.411    vga_display/total_pixel_reg[31]_21[0]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.740 r  vga_display/prev_x[7]_i_566/O
                         net (fo=1, routed)           0.000    35.740    vga_display/prev_x[7]_i_566_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.290 r  vga_display/prev_x_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000    36.290    vga_display/prev_x_reg[7]_i_517_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.404 r  vga_display/prev_x_reg[7]_i_512/CO[3]
                         net (fo=1, routed)           0.000    36.404    vga_display/prev_x_reg[7]_i_512_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.518 r  vga_display/prev_x_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.009    36.527    vga_display/prev_x_reg[7]_i_507_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  vga_display/prev_x_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.641    vga_display/prev_x_reg[7]_i_502_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  vga_display/prev_x_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.755    vga_display/prev_x_reg[7]_i_497_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  vga_display/prev_x_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.869    vga_display/prev_x_reg[7]_i_492_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  vga_display/prev_x_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.983    vga_display/prev_x_reg[7]_i_487_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  vga_display/prev_x_reg[7]_i_484/CO[3]
                         net (fo=1, routed)           0.000    37.097    vga_display/prev_x_reg[7]_i_484_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  vga_display/prev_x_reg[7]_i_483/CO[1]
                         net (fo=35, routed)          0.768    38.022    vga_display/total_pixel_reg[31]_23[0]
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.329    38.351 r  vga_display/prev_x[7]_i_524/O
                         net (fo=1, routed)           0.000    38.351    vga_display/prev_x[7]_i_524_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.901 r  vga_display/prev_x_reg[7]_i_475/CO[3]
                         net (fo=1, routed)           0.000    38.901    vga_display/prev_x_reg[7]_i_475_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.015 r  vga_display/prev_x_reg[7]_i_470/CO[3]
                         net (fo=1, routed)           0.000    39.015    vga_display/prev_x_reg[7]_i_470_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.129 r  vga_display/prev_x_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    39.129    vga_display/prev_x_reg[7]_i_465_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.243 r  vga_display/prev_x_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    39.243    vga_display/prev_x_reg[7]_i_460_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  vga_display/prev_x_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    39.357    vga_display/prev_x_reg[7]_i_455_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  vga_display/prev_x_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.471    vga_display/prev_x_reg[7]_i_450_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  vga_display/prev_x_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.585    vga_display/prev_x_reg[7]_i_445_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  vga_display/prev_x_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    39.699    vga_display/prev_x_reg[7]_i_442_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.856 r  vga_display/prev_x_reg[7]_i_441/CO[1]
                         net (fo=35, routed)          0.866    40.721    vga_display/total_pixel_reg[31]_25[0]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.050 r  vga_display/prev_x[7]_i_482/O
                         net (fo=1, routed)           0.000    41.050    vga_display/prev_x[7]_i_482_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.600 r  vga_display/prev_x_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.600    vga_display/prev_x_reg[7]_i_433_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.714 r  vga_display/prev_x_reg[7]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.714    vga_display/prev_x_reg[7]_i_428_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  vga_display/prev_x_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.828    vga_display/prev_x_reg[7]_i_423_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  vga_display/prev_x_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.942    vga_display/prev_x_reg[7]_i_418_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  vga_display/prev_x_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    42.056    vga_display/prev_x_reg[7]_i_413_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  vga_display/prev_x_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    42.170    vga_display/prev_x_reg[7]_i_408_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  vga_display/prev_x_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    42.284    vga_display/prev_x_reg[7]_i_403_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  vga_display/prev_x_reg[7]_i_400/CO[3]
                         net (fo=1, routed)           0.000    42.398    vga_display/prev_x_reg[7]_i_400_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.555 r  vga_display/prev_x_reg[7]_i_399/CO[1]
                         net (fo=35, routed)          0.980    43.535    vga_display/total_pixel_reg[31]_27[0]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.329    43.864 r  vga_display/prev_x[7]_i_440/O
                         net (fo=1, routed)           0.000    43.864    vga_display/prev_x[7]_i_440_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.414 r  vga_display/prev_x_reg[7]_i_391/CO[3]
                         net (fo=1, routed)           0.000    44.414    vga_display/prev_x_reg[7]_i_391_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  vga_display/prev_x_reg[7]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.528    vga_display/prev_x_reg[7]_i_386_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  vga_display/prev_x_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    44.642    vga_display/prev_x_reg[7]_i_381_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  vga_display/prev_x_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.756    vga_display/prev_x_reg[7]_i_376_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  vga_display/prev_x_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.870    vga_display/prev_x_reg[7]_i_371_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  vga_display/prev_x_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.984    vga_display/prev_x_reg[7]_i_366_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  vga_display/prev_x_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    45.098    vga_display/prev_x_reg[7]_i_361_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  vga_display/prev_x_reg[7]_i_358/CO[3]
                         net (fo=1, routed)           0.000    45.212    vga_display/prev_x_reg[7]_i_358_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.369 r  vga_display/prev_x_reg[7]_i_357/CO[1]
                         net (fo=35, routed)          0.780    46.149    vga_display/total_pixel_reg[31]_29[0]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.329    46.478 r  vga_display/prev_x[7]_i_398/O
                         net (fo=1, routed)           0.000    46.478    vga_display/prev_x[7]_i_398_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.028 r  vga_display/prev_x_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    47.028    vga_display/prev_x_reg[7]_i_328_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.142 r  vga_display/prev_x_reg[7]_i_323/CO[3]
                         net (fo=1, routed)           0.000    47.142    vga_display/prev_x_reg[7]_i_323_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.256 r  vga_display/prev_x_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    47.256    vga_display/prev_x_reg[7]_i_318_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.370 r  vga_display/prev_x_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    47.370    vga_display/prev_x_reg[7]_i_313_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.484 r  vga_display/prev_x_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    47.484    vga_display/prev_x_reg[7]_i_308_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.598 r  vga_display/prev_x_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    47.598    vga_display/prev_x_reg[7]_i_303_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.712 r  vga_display/prev_x_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    47.712    vga_display/prev_x_reg[7]_i_298_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.826 r  vga_display/prev_x_reg[7]_i_295/CO[3]
                         net (fo=1, routed)           0.000    47.826    vga_display/prev_x_reg[7]_i_295_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.983 r  vga_display/prev_x_reg[7]_i_294/CO[1]
                         net (fo=35, routed)          0.715    48.698    vga_display/total_pixel_reg[31]_31[0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.329    49.027 r  vga_display/prev_x[7]_i_356/O
                         net (fo=1, routed)           0.000    49.027    vga_display/prev_x[7]_i_356_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.577 r  vga_display/prev_x_reg[7]_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    vga_display/prev_x_reg[7]_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  vga_display/prev_x_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.691    vga_display/prev_x_reg[7]_i_253_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  vga_display/prev_x_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    49.805    vga_display/prev_x_reg[7]_i_248_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  vga_display/prev_x_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.919    vga_display/prev_x_reg[7]_i_243_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  vga_display/prev_x_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    50.033    vga_display/prev_x_reg[7]_i_238_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  vga_display/prev_x_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.147    vga_display/prev_x_reg[7]_i_233_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  vga_display/prev_x_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.261    vga_display/prev_x_reg[7]_i_228_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  vga_display/prev_x_reg[7]_i_225/CO[3]
                         net (fo=1, routed)           0.000    50.375    vga_display/prev_x_reg[7]_i_225_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.532 r  vga_display/prev_x_reg[7]_i_224/CO[1]
                         net (fo=35, routed)          0.952    51.484    vga_display/total_pixel_reg[31]_33[0]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  vga_display/prev_x[7]_i_353/O
                         net (fo=1, routed)           0.000    51.813    vga_display/prev_x[7]_i_353_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.363 r  vga_display/prev_x_reg[7]_i_284/CO[3]
                         net (fo=1, routed)           0.000    52.363    vga_display/prev_x_reg[7]_i_284_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.477 r  vga_display/prev_x_reg[7]_i_219/CO[3]
                         net (fo=1, routed)           0.000    52.477    vga_display/prev_x_reg[7]_i_219_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.591 r  vga_display/prev_x_reg[7]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.591    vga_display/prev_x_reg[7]_i_188_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.705 r  vga_display/prev_x_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.705    vga_display/prev_x_reg[7]_i_183_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.819 r  vga_display/prev_x_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    52.819    vga_display/prev_x_reg[7]_i_178_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.933 r  vga_display/prev_x_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.933    vga_display/prev_x_reg[7]_i_173_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.047 r  vga_display/prev_x_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.047    vga_display/prev_x_reg[7]_i_168_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.161 r  vga_display/prev_x_reg[7]_i_165/CO[3]
                         net (fo=1, routed)           0.000    53.161    vga_display/prev_x_reg[7]_i_165_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.318 r  vga_display/prev_x_reg[7]_i_164/CO[1]
                         net (fo=35, routed)          0.931    54.250    vga_display/total_pixel_reg[31]_35[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.329    54.579 r  vga_display/prev_x[7]_i_350/O
                         net (fo=1, routed)           0.000    54.579    vga_display/prev_x[7]_i_350_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.129 r  vga_display/prev_x_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.129    vga_display/prev_x_reg[7]_i_279_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  vga_display/prev_x_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000    55.243    vga_display/prev_x_reg[7]_i_214_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  vga_display/prev_x_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    55.357    vga_display/prev_x_reg[7]_i_159_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  vga_display/prev_x_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.471    vga_display/prev_x_reg[7]_i_133_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.585 r  vga_display/prev_x_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.585    vga_display/prev_x_reg[7]_i_128_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.699 r  vga_display/prev_x_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.699    vga_display/prev_x_reg[7]_i_123_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.813 r  vga_display/prev_x_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.813    vga_display/prev_x_reg[7]_i_118_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.927 r  vga_display/prev_x_reg[7]_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.927    vga_display/prev_x_reg[7]_i_115_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.084 r  vga_display/prev_x_reg[7]_i_114/CO[1]
                         net (fo=35, routed)          0.817    56.900    vga_display/total_pixel_reg[31]_37[0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    57.229 r  vga_display/prev_x[7]_i_347/O
                         net (fo=1, routed)           0.000    57.229    vga_display/prev_x[7]_i_347_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.779 r  vga_display/prev_x_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.000    57.779    vga_display/prev_x_reg[7]_i_274_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.893 r  vga_display/prev_x_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    57.893    vga_display/prev_x_reg[7]_i_209_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.007 r  vga_display/prev_x_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    58.007    vga_display/prev_x_reg[7]_i_154_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.121 r  vga_display/prev_x_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    58.121    vga_display/prev_x_reg[7]_i_109_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.235 r  vga_display/prev_x_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.235    vga_display/prev_x_reg[7]_i_88_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.349 r  vga_display/prev_x_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.349    vga_display/prev_x_reg[7]_i_83_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.463 r  vga_display/prev_x_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    58.463    vga_display/prev_x_reg[7]_i_78_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.577 r  vga_display/prev_x_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    58.577    vga_display/prev_x_reg[7]_i_75_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.734 r  vga_display/prev_x_reg[7]_i_74/CO[1]
                         net (fo=35, routed)          0.825    59.559    vga_display/total_pixel_reg[31]_39[0]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.329    59.888 r  vga_display/prev_x[7]_i_277/O
                         net (fo=1, routed)           0.000    59.888    vga_display/prev_x[7]_i_277_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.438 r  vga_display/prev_x_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.438    vga_display/prev_x_reg[7]_i_204_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  vga_display/prev_x_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    60.553    vga_display/prev_x_reg[7]_i_149_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.667 r  vga_display/prev_x_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.667    vga_display/prev_x_reg[7]_i_104_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  vga_display/prev_x_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.781    vga_display/prev_x_reg[7]_i_69_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  vga_display/prev_x_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.895    vga_display/prev_x_reg[7]_i_53_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  vga_display/prev_x_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.009    vga_display/prev_x_reg[7]_i_48_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  vga_display/prev_x_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.123    vga_display/prev_x_reg[7]_i_45_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.280 r  vga_display/prev_x_reg[7]_i_44/CO[1]
                         net (fo=35, routed)          0.684    61.964    vga_display/total_pixel_reg[31]_41[0]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.329    62.293 r  vga_display/prev_x[7]_i_341/O
                         net (fo=1, routed)           0.000    62.293    vga_display/prev_x[7]_i_341_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.843 r  vga_display/prev_x_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.000    62.843    vga_display/prev_x_reg[7]_i_264_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.957 r  vga_display/prev_x_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.957    vga_display/prev_x_reg[7]_i_199_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.071 r  vga_display/prev_x_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.071    vga_display/prev_x_reg[7]_i_144_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.185 r  vga_display/prev_x_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    63.185    vga_display/prev_x_reg[7]_i_99_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.299 r  vga_display/prev_x_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.299    vga_display/prev_x_reg[7]_i_64_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.413 r  vga_display/prev_x_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.413    vga_display/prev_x_reg[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.527 r  vga_display/prev_x_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.527    vga_display/prev_x_reg[7]_i_24_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.641 r  vga_display/prev_x_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.641    vga_display/prev_x_reg[7]_i_21_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.798 r  vga_display/prev_x_reg[7]_i_20/CO[1]
                         net (fo=35, routed)          0.897    64.695    vga_display/total_pixel_reg[31]_43[0]
    SLICE_X39Y55         LUT3 (Prop_lut3_I0_O)        0.329    65.024 r  vga_display/prev_x[7]_i_267/O
                         net (fo=1, routed)           0.000    65.024    vga_display/prev_x[7]_i_267_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.574 r  vga_display/prev_x_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    65.574    vga_display/prev_x_reg[7]_i_194_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.688 r  vga_display/prev_x_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.688    vga_display/prev_x_reg[7]_i_139_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.802 r  vga_display/prev_x_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.802    vga_display/prev_x_reg[7]_i_94_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.916 r  vga_display/prev_x_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    65.916    vga_display/prev_x_reg[7]_i_59_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.030 r  vga_display/prev_x_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.030    vga_display/prev_x_reg[7]_i_34_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.144 r  vga_display/prev_x_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.144    vga_display/prev_x_reg[7]_i_15_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.258 r  vga_display/prev_x_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    66.258    vga_display/prev_x_reg[7]_i_7_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.415 r  vga_display/prev_x_reg[7]_i_6/CO[1]
                         net (fo=35, routed)          0.716    67.131    vga_display/total_pixel_reg[31]_45[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.329    67.460 r  vga_display/prev_x[7]_i_335/O
                         net (fo=1, routed)           0.000    67.460    vga_display/prev_x[7]_i_335_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.010 r  vga_display/prev_x_reg[7]_i_258/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_x_reg[7]_i_258_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_x_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_x_reg[7]_i_193_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_x_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_x_reg[7]_i_138_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.352 r  vga_display/prev_x_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.352    vga_display/prev_x_reg[7]_i_93_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.466 r  vga_display/prev_x_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.466    vga_display/prev_x_reg[7]_i_58_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.580 r  vga_display/prev_x_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.580    vga_display/prev_x_reg[7]_i_33_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.694 r  vga_display/prev_x_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.694    vga_display/prev_x_reg[7]_i_14_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.808 r  vga_display/prev_x_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.808    vga_display/prev_x_reg[7]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.965 r  vga_display/prev_x_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.835    69.800    vga_display/total_pixel_reg[31]_47[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329    70.129 r  vga_display/prev_x[6]_i_43/O
                         net (fo=1, routed)           0.000    70.129    vga_display/prev_x[6]_i_43_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.679 r  vga_display/prev_x_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.679    vga_display/prev_x_reg[6]_i_36_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.793 r  vga_display/prev_x_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.793    vga_display/prev_x_reg[6]_i_31_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.907 r  vga_display/prev_x_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.907    vga_display/prev_x_reg[6]_i_26_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.021 r  vga_display/prev_x_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.021    vga_display/prev_x_reg[6]_i_21_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.135 r  vga_display/prev_x_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    71.135    vga_display/prev_x_reg[6]_i_16_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.249 r  vga_display/prev_x_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.249    vga_display/prev_x_reg[6]_i_11_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.363 r  vga_display/prev_x_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    71.363    vga_display/prev_x_reg[6]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.477 r  vga_display/prev_x_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.477    vga_display/prev_x_reg[6]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.634 r  vga_display/prev_x_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.667    72.301    vga_display/total_pixel_reg[31]_47[5]
    SLICE_X40Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.086 r  vga_display/prev_x_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.086    vga_display/prev_x_reg[5]_i_36_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.200 r  vga_display/prev_x_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.200    vga_display/prev_x_reg[5]_i_31_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.314 r  vga_display/prev_x_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.314    vga_display/prev_x_reg[5]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.428 r  vga_display/prev_x_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.428    vga_display/prev_x_reg[5]_i_21_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.542 r  vga_display/prev_x_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.542    vga_display/prev_x_reg[5]_i_16_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.656 r  vga_display/prev_x_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.009    73.665    vga_display/prev_x_reg[5]_i_11_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.779 r  vga_display/prev_x_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.779    vga_display/prev_x_reg[5]_i_6_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.893 r  vga_display/prev_x_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.893    vga_display/prev_x_reg[5]_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.050 r  vga_display/prev_x_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          0.820    74.869    vga_display/total_pixel_reg[31]_47[4]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    75.198 r  vga_display/prev_x[4]_i_43/O
                         net (fo=1, routed)           0.000    75.198    vga_display/prev_x[4]_i_43_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.748 r  vga_display/prev_x_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.748    vga_display/prev_x_reg[4]_i_36_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.862 r  vga_display/prev_x_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.009    75.871    vga_display/prev_x_reg[4]_i_31_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.985 r  vga_display/prev_x_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.985    vga_display/prev_x_reg[4]_i_26_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.099 r  vga_display/prev_x_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.099    vga_display/prev_x_reg[4]_i_21_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.213 r  vga_display/prev_x_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.213    vga_display/prev_x_reg[4]_i_16_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.327 r  vga_display/prev_x_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.327    vga_display/prev_x_reg[4]_i_11_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.441 r  vga_display/prev_x_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.441    vga_display/prev_x_reg[4]_i_6_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.555 r  vga_display/prev_x_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.555    vga_display/prev_x_reg[4]_i_3_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  vga_display/prev_x_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.730    77.442    vga_display/total_pixel_reg[31]_47[3]
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.329    77.771 r  vga_display/prev_x[3]_i_43/O
                         net (fo=1, routed)           0.000    77.771    vga_display/prev_x[3]_i_43_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.321 r  vga_display/prev_x_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.321    vga_display/prev_x_reg[3]_i_36_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.435 r  vga_display/prev_x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.435    vga_display/prev_x_reg[3]_i_31_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.549 r  vga_display/prev_x_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.549    vga_display/prev_x_reg[3]_i_26_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.663 r  vga_display/prev_x_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.663    vga_display/prev_x_reg[3]_i_21_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.777 r  vga_display/prev_x_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.777    vga_display/prev_x_reg[3]_i_16_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.891 r  vga_display/prev_x_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.891    vga_display/prev_x_reg[3]_i_11_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.005 r  vga_display/prev_x_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.005    vga_display/prev_x_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.119 r  vga_display/prev_x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.119    vga_display/prev_x_reg[3]_i_3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.276 r  vga_display/prev_x_reg[3]_i_2/CO[1]
                         net (fo=36, routed)          0.774    80.050    vga_display/total_pixel_reg[31]_47[2]
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.329    80.379 r  vga_display/prev_x[2]_i_43/O
                         net (fo=1, routed)           0.000    80.379    vga_display/prev_x[2]_i_43_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.929 r  vga_display/prev_x_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.929    vga_display/prev_x_reg[2]_i_36_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.043 r  vga_display/prev_x_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.043    vga_display/prev_x_reg[2]_i_31_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.157 r  vga_display/prev_x_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.157    vga_display/prev_x_reg[2]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.271 r  vga_display/prev_x_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.271    vga_display/prev_x_reg[2]_i_21_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.385 r  vga_display/prev_x_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    81.385    vga_display/prev_x_reg[2]_i_16_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.499 r  vga_display/prev_x_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.499    vga_display/prev_x_reg[2]_i_11_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.613 r  vga_display/prev_x_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    81.613    vga_display/prev_x_reg[2]_i_6_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  vga_display/prev_x_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.727    vga_display/prev_x_reg[2]_i_3_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.884 r  vga_display/prev_x_reg[2]_i_2/CO[1]
                         net (fo=36, routed)          0.759    82.643    vga_display/total_pixel_reg[31]_47[1]
    SLICE_X39Y88         LUT3 (Prop_lut3_I0_O)        0.329    82.972 r  vga_display/prev_x[1]_i_43/O
                         net (fo=1, routed)           0.000    82.972    vga_display/prev_x[1]_i_43_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.522 r  vga_display/prev_x_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.522    vga_display/prev_x_reg[1]_i_36_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.636 r  vga_display/prev_x_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    83.636    vga_display/prev_x_reg[1]_i_31_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.750 r  vga_display/prev_x_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.750    vga_display/prev_x_reg[1]_i_26_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.864 r  vga_display/prev_x_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.864    vga_display/prev_x_reg[1]_i_21_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.978 r  vga_display/prev_x_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.978    vga_display/prev_x_reg[1]_i_16_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.092 r  vga_display/prev_x_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    84.092    vga_display/prev_x_reg[1]_i_11_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.206 r  vga_display/prev_x_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.206    vga_display/prev_x_reg[1]_i_6_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.320 r  vga_display/prev_x_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.320    vga_display/prev_x_reg[1]_i_3_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.477 r  vga_display/prev_x_reg[1]_i_2/CO[1]
                         net (fo=36, routed)          0.387    84.865    vga_display/total_pixel_reg[31]_47[0]
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.329    85.194 r  vga_display/prev_x[1]_i_1/O
                         net (fo=1, routed)           0.000    85.194    vga_display/prev_x[1]_i_1_n_0
    SLICE_X37Y96         FDCE                                         r  vga_display/prev_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.435    41.435    vga_display/clk_out1
    SLICE_X37Y96         FDCE                                         r  vga_display/prev_x_reg[1]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.098    41.337    
    SLICE_X37Y96         FDCE (Setup_fdce_C_D)        0.031    41.368    vga_display/prev_x_reg[1]
  -------------------------------------------------------------------
                         required time                         41.368    
                         arrival time                         -85.194    
  -------------------------------------------------------------------
                         slack                                -43.826    

Slack (VIOLATED) :        -41.920ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        81.761ns  (logic 55.021ns (67.295%)  route 26.740ns (32.705%))
  Logic Levels:           294  (CARRY4=266 LUT1=1 LUT2=1 LUT3=26)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 f  vga_display/total_pixel_reg[4]/Q
                         net (fo=68, routed)          0.640     2.663    vga_display/total_pixel_reg[4]
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124     2.787 r  vga_display/prev_y[7]_i_1074/O
                         net (fo=1, routed)           0.000     2.787    vga_display/prev_y[7]_i_1074_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.300 r  vga_display/prev_y_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.300    vga_display/prev_y_reg[7]_i_1006_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  vga_display/prev_y_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.417    vga_display/prev_y_reg[7]_i_1001_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  vga_display/prev_y_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.534    vga_display/prev_y_reg[7]_i_996_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  vga_display/prev_y_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     3.651    vga_display/prev_y_reg[7]_i_991_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.768 r  vga_display/prev_y_reg[7]_i_986/CO[3]
                         net (fo=1, routed)           0.000     3.768    vga_display/prev_y_reg[7]_i_986_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.885 r  vga_display/prev_y_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000     3.885    vga_display/prev_y_reg[7]_i_981_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.002 r  vga_display/prev_y_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000     4.002    vga_display/prev_y_reg[7]_i_978_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.256 r  vga_display/prev_y_reg[7]_i_977/CO[0]
                         net (fo=35, routed)          1.006     5.262    vga_display/prev_y_reg[7]_i_978_0[0]
    SLICE_X33Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.629 r  vga_display/prev_y[7]_i_1018/O
                         net (fo=1, routed)           0.000     5.629    vga_display/prev_y[7]_i_1018_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.179 r  vga_display/prev_y_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.179    vga_display/prev_y_reg[7]_i_969_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  vga_display/prev_y_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.293    vga_display/prev_y_reg[7]_i_964_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  vga_display/prev_y_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.407    vga_display/prev_y_reg[7]_i_959_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  vga_display/prev_y_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.521    vga_display/prev_y_reg[7]_i_954_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  vga_display/prev_y_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.635    vga_display/prev_y_reg[7]_i_949_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.749 r  vga_display/prev_y_reg[7]_i_944/CO[3]
                         net (fo=1, routed)           0.000     6.749    vga_display/prev_y_reg[7]_i_944_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  vga_display/prev_y_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000     6.863    vga_display/prev_y_reg[7]_i_939_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  vga_display/prev_y_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000     6.977    vga_display/prev_y_reg[7]_i_936_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.134 r  vga_display/prev_y_reg[7]_i_935/CO[1]
                         net (fo=35, routed)          0.886     8.020    vga_display/total_pixel_reg[31]_56[0]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.349 r  vga_display/prev_y[7]_i_976/O
                         net (fo=1, routed)           0.000     8.349    vga_display/prev_y[7]_i_976_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.899 r  vga_display/prev_y_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     8.899    vga_display/prev_y_reg[7]_i_927_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  vga_display/prev_y_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.013    vga_display/prev_y_reg[7]_i_922_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  vga_display/prev_y_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.127    vga_display/prev_y_reg[7]_i_917_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  vga_display/prev_y_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.241    vga_display/prev_y_reg[7]_i_912_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  vga_display/prev_y_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.355    vga_display/prev_y_reg[7]_i_907_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  vga_display/prev_y_reg[7]_i_902/CO[3]
                         net (fo=1, routed)           0.000     9.469    vga_display/prev_y_reg[7]_i_902_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  vga_display/prev_y_reg[7]_i_897/CO[3]
                         net (fo=1, routed)           0.000     9.583    vga_display/prev_y_reg[7]_i_897_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  vga_display/prev_y_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000     9.697    vga_display/prev_y_reg[7]_i_894_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.854 r  vga_display/prev_y_reg[7]_i_893/CO[1]
                         net (fo=35, routed)          1.006    10.860    vga_display/total_pixel_reg[31]_58[0]
    SLICE_X31Y0          LUT3 (Prop_lut3_I0_O)        0.329    11.189 r  vga_display/prev_y[7]_i_934/O
                         net (fo=1, routed)           0.000    11.189    vga_display/prev_y[7]_i_934_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.739 r  vga_display/prev_y_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    11.739    vga_display/prev_y_reg[7]_i_885_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  vga_display/prev_y_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    11.853    vga_display/prev_y_reg[7]_i_880_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  vga_display/prev_y_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    11.967    vga_display/prev_y_reg[7]_i_875_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  vga_display/prev_y_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.081    vga_display/prev_y_reg[7]_i_870_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  vga_display/prev_y_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.195    vga_display/prev_y_reg[7]_i_865_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  vga_display/prev_y_reg[7]_i_860/CO[3]
                         net (fo=1, routed)           0.000    12.309    vga_display/prev_y_reg[7]_i_860_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  vga_display/prev_y_reg[7]_i_855/CO[3]
                         net (fo=1, routed)           0.000    12.423    vga_display/prev_y_reg[7]_i_855_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  vga_display/prev_y_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    12.537    vga_display/prev_y_reg[7]_i_852_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.694 r  vga_display/prev_y_reg[7]_i_851/CO[1]
                         net (fo=35, routed)          0.942    13.636    vga_display/total_pixel_reg[31]_60[0]
    SLICE_X29Y0          LUT3 (Prop_lut3_I0_O)        0.329    13.965 r  vga_display/prev_y[7]_i_892/O
                         net (fo=1, routed)           0.000    13.965    vga_display/prev_y[7]_i_892_n_0
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.515 r  vga_display/prev_y_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.515    vga_display/prev_y_reg[7]_i_843_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.629 r  vga_display/prev_y_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.629    vga_display/prev_y_reg[7]_i_838_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.743 r  vga_display/prev_y_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    14.743    vga_display/prev_y_reg[7]_i_833_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  vga_display/prev_y_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    14.857    vga_display/prev_y_reg[7]_i_828_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  vga_display/prev_y_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    14.971    vga_display/prev_y_reg[7]_i_823_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.085 r  vga_display/prev_y_reg[7]_i_818/CO[3]
                         net (fo=1, routed)           0.000    15.085    vga_display/prev_y_reg[7]_i_818_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.199 r  vga_display/prev_y_reg[7]_i_813/CO[3]
                         net (fo=1, routed)           0.000    15.199    vga_display/prev_y_reg[7]_i_813_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.313 r  vga_display/prev_y_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga_display/prev_y_reg[7]_i_810_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.470 r  vga_display/prev_y_reg[7]_i_809/CO[1]
                         net (fo=35, routed)          1.038    16.508    vga_display/total_pixel_reg[31]_62[0]
    SLICE_X28Y1          LUT3 (Prop_lut3_I0_O)        0.329    16.837 r  vga_display/prev_y[7]_i_846/O
                         net (fo=1, routed)           0.000    16.837    vga_display/prev_y[7]_i_846_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.387 r  vga_display/prev_y_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.387    vga_display/prev_y_reg[7]_i_796_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  vga_display/prev_y_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.501    vga_display/prev_y_reg[7]_i_791_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  vga_display/prev_y_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.615    vga_display/prev_y_reg[7]_i_786_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  vga_display/prev_y_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.729    vga_display/prev_y_reg[7]_i_781_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  vga_display/prev_y_reg[7]_i_776/CO[3]
                         net (fo=1, routed)           0.000    17.843    vga_display/prev_y_reg[7]_i_776_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  vga_display/prev_y_reg[7]_i_771/CO[3]
                         net (fo=1, routed)           0.000    17.957    vga_display/prev_y_reg[7]_i_771_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.071 r  vga_display/prev_y_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.071    vga_display/prev_y_reg[7]_i_768_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.228 r  vga_display/prev_y_reg[7]_i_767/CO[1]
                         net (fo=35, routed)          0.684    18.912    vga_display/total_pixel_reg[31]_64[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.241 r  vga_display/prev_y[7]_i_804/O
                         net (fo=1, routed)           0.000    19.241    vga_display/prev_y[7]_i_804_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.791 r  vga_display/prev_y_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    19.791    vga_display/prev_y_reg[7]_i_754_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.905 r  vga_display/prev_y_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    19.905    vga_display/prev_y_reg[7]_i_749_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  vga_display/prev_y_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.019    vga_display/prev_y_reg[7]_i_744_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.133 r  vga_display/prev_y_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.133    vga_display/prev_y_reg[7]_i_739_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.247 r  vga_display/prev_y_reg[7]_i_734/CO[3]
                         net (fo=1, routed)           0.000    20.247    vga_display/prev_y_reg[7]_i_734_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  vga_display/prev_y_reg[7]_i_729/CO[3]
                         net (fo=1, routed)           0.000    20.361    vga_display/prev_y_reg[7]_i_729_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  vga_display/prev_y_reg[7]_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.475    vga_display/prev_y_reg[7]_i_726_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.632 r  vga_display/prev_y_reg[7]_i_725/CO[1]
                         net (fo=35, routed)          0.893    21.526    vga_display/total_pixel_reg[31]_66[0]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.855 r  vga_display/prev_y[7]_i_766/O
                         net (fo=1, routed)           0.000    21.855    vga_display/prev_y[7]_i_766_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.405 r  vga_display/prev_y_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.405    vga_display/prev_y_reg[7]_i_717_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.519 r  vga_display/prev_y_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.519    vga_display/prev_y_reg[7]_i_712_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.633 r  vga_display/prev_y_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    22.633    vga_display/prev_y_reg[7]_i_707_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  vga_display/prev_y_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.747    vga_display/prev_y_reg[7]_i_702_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.861 r  vga_display/prev_y_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.861    vga_display/prev_y_reg[7]_i_697_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.975 r  vga_display/prev_y_reg[7]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.975    vga_display/prev_y_reg[7]_i_692_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.089 r  vga_display/prev_y_reg[7]_i_687/CO[3]
                         net (fo=1, routed)           0.000    23.089    vga_display/prev_y_reg[7]_i_687_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.203 r  vga_display/prev_y_reg[7]_i_684/CO[3]
                         net (fo=1, routed)           0.000    23.203    vga_display/prev_y_reg[7]_i_684_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.360 r  vga_display/prev_y_reg[7]_i_683/CO[1]
                         net (fo=35, routed)          0.885    24.245    vga_display/total_pixel_reg[31]_68[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    24.574 r  vga_display/prev_y[7]_i_724/O
                         net (fo=1, routed)           0.000    24.574    vga_display/prev_y[7]_i_724_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.124 r  vga_display/prev_y_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.124    vga_display/prev_y_reg[7]_i_675_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  vga_display/prev_y_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.238    vga_display/prev_y_reg[7]_i_670_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  vga_display/prev_y_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.352    vga_display/prev_y_reg[7]_i_665_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  vga_display/prev_y_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.466    vga_display/prev_y_reg[7]_i_660_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  vga_display/prev_y_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.580    vga_display/prev_y_reg[7]_i_655_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  vga_display/prev_y_reg[7]_i_650/CO[3]
                         net (fo=1, routed)           0.000    25.694    vga_display/prev_y_reg[7]_i_650_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  vga_display/prev_y_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    25.808    vga_display/prev_y_reg[7]_i_645_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  vga_display/prev_y_reg[7]_i_642/CO[3]
                         net (fo=1, routed)           0.000    25.922    vga_display/prev_y_reg[7]_i_642_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.079 r  vga_display/prev_y_reg[7]_i_641/CO[1]
                         net (fo=35, routed)          0.899    26.977    vga_display/total_pixel_reg[31]_70[0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  vga_display/prev_y[7]_i_682/O
                         net (fo=1, routed)           0.000    27.306    vga_display/prev_y[7]_i_682_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  vga_display/prev_y_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    27.856    vga_display/prev_y_reg[7]_i_633_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  vga_display/prev_y_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    27.970    vga_display/prev_y_reg[7]_i_628_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.084 r  vga_display/prev_y_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.084    vga_display/prev_y_reg[7]_i_623_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.198 r  vga_display/prev_y_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.198    vga_display/prev_y_reg[7]_i_618_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.312 r  vga_display/prev_y_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.312    vga_display/prev_y_reg[7]_i_613_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.426 r  vga_display/prev_y_reg[7]_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.426    vga_display/prev_y_reg[7]_i_608_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.540 r  vga_display/prev_y_reg[7]_i_603/CO[3]
                         net (fo=1, routed)           0.000    28.540    vga_display/prev_y_reg[7]_i_603_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.654 r  vga_display/prev_y_reg[7]_i_600/CO[3]
                         net (fo=1, routed)           0.000    28.654    vga_display/prev_y_reg[7]_i_600_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.811 r  vga_display/prev_y_reg[7]_i_599/CO[1]
                         net (fo=35, routed)          0.698    29.510    vga_display/total_pixel_reg[31]_72[0]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.839 r  vga_display/prev_y[7]_i_640/O
                         net (fo=1, routed)           0.000    29.839    vga_display/prev_y[7]_i_640_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.389 r  vga_display/prev_y_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    30.389    vga_display/prev_y_reg[7]_i_591_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.503 r  vga_display/prev_y_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.503    vga_display/prev_y_reg[7]_i_586_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.617 r  vga_display/prev_y_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    30.617    vga_display/prev_y_reg[7]_i_581_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.731 r  vga_display/prev_y_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    30.731    vga_display/prev_y_reg[7]_i_576_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.845 r  vga_display/prev_y_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    30.845    vga_display/prev_y_reg[7]_i_571_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.959 r  vga_display/prev_y_reg[7]_i_566/CO[3]
                         net (fo=1, routed)           0.000    30.959    vga_display/prev_y_reg[7]_i_566_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.073 r  vga_display/prev_y_reg[7]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.082    vga_display/prev_y_reg[7]_i_561_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.196 r  vga_display/prev_y_reg[7]_i_558/CO[3]
                         net (fo=1, routed)           0.000    31.196    vga_display/prev_y_reg[7]_i_558_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  vga_display/prev_y_reg[7]_i_557/CO[1]
                         net (fo=35, routed)          0.776    32.129    vga_display/total_pixel_reg[31]_74[0]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    32.458 r  vga_display/prev_y[7]_i_598/O
                         net (fo=1, routed)           0.000    32.458    vga_display/prev_y[7]_i_598_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.008 r  vga_display/prev_y_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.008    vga_display/prev_y_reg[7]_i_549_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.122 r  vga_display/prev_y_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.122    vga_display/prev_y_reg[7]_i_544_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.236 r  vga_display/prev_y_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.236    vga_display/prev_y_reg[7]_i_539_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.350 r  vga_display/prev_y_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    33.359    vga_display/prev_y_reg[7]_i_534_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.473 r  vga_display/prev_y_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    33.473    vga_display/prev_y_reg[7]_i_529_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.587 r  vga_display/prev_y_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000    33.587    vga_display/prev_y_reg[7]_i_524_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.701 r  vga_display/prev_y_reg[7]_i_519/CO[3]
                         net (fo=1, routed)           0.000    33.701    vga_display/prev_y_reg[7]_i_519_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.815 r  vga_display/prev_y_reg[7]_i_516/CO[3]
                         net (fo=1, routed)           0.000    33.815    vga_display/prev_y_reg[7]_i_516_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.972 r  vga_display/prev_y_reg[7]_i_515/CO[1]
                         net (fo=35, routed)          0.903    34.875    vga_display/total_pixel_reg[31]_76[0]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  vga_display/prev_y[7]_i_556/O
                         net (fo=1, routed)           0.000    35.204    vga_display/prev_y[7]_i_556_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.754 r  vga_display/prev_y_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.754    vga_display/prev_y_reg[7]_i_507_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.868 r  vga_display/prev_y_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.868    vga_display/prev_y_reg[7]_i_502_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.982 r  vga_display/prev_y_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.009    35.991    vga_display/prev_y_reg[7]_i_497_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  vga_display/prev_y_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.105    vga_display/prev_y_reg[7]_i_492_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  vga_display/prev_y_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.219    vga_display/prev_y_reg[7]_i_487_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  vga_display/prev_y_reg[7]_i_482/CO[3]
                         net (fo=1, routed)           0.000    36.333    vga_display/prev_y_reg[7]_i_482_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  vga_display/prev_y_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.447    vga_display/prev_y_reg[7]_i_477_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  vga_display/prev_y_reg[7]_i_474/CO[3]
                         net (fo=1, routed)           0.000    36.561    vga_display/prev_y_reg[7]_i_474_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.718 r  vga_display/prev_y_reg[7]_i_473/CO[1]
                         net (fo=35, routed)          1.089    37.807    vga_display/total_pixel_reg[31]_78[0]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.136 r  vga_display/prev_y[7]_i_514/O
                         net (fo=1, routed)           0.000    38.136    vga_display/prev_y[7]_i_514_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.686 r  vga_display/prev_y_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    38.686    vga_display/prev_y_reg[7]_i_465_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.800 r  vga_display/prev_y_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    38.800    vga_display/prev_y_reg[7]_i_460_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.914 r  vga_display/prev_y_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.009    38.923    vga_display/prev_y_reg[7]_i_455_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.037 r  vga_display/prev_y_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.037    vga_display/prev_y_reg[7]_i_450_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.151 r  vga_display/prev_y_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.151    vga_display/prev_y_reg[7]_i_445_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.265 r  vga_display/prev_y_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    39.265    vga_display/prev_y_reg[7]_i_440_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.379 r  vga_display/prev_y_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    39.379    vga_display/prev_y_reg[7]_i_435_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.493 r  vga_display/prev_y_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    39.493    vga_display/prev_y_reg[7]_i_432_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.650 r  vga_display/prev_y_reg[7]_i_431/CO[1]
                         net (fo=35, routed)          0.740    40.390    vga_display/total_pixel_reg[31]_80[0]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.719 r  vga_display/prev_y[7]_i_472/O
                         net (fo=1, routed)           0.000    40.719    vga_display/prev_y[7]_i_472_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.269 r  vga_display/prev_y_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.269    vga_display/prev_y_reg[7]_i_423_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.383 r  vga_display/prev_y_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.383    vga_display/prev_y_reg[7]_i_418_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.497 r  vga_display/prev_y_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    41.497    vga_display/prev_y_reg[7]_i_413_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.611 r  vga_display/prev_y_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    41.611    vga_display/prev_y_reg[7]_i_408_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.725 r  vga_display/prev_y_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    41.725    vga_display/prev_y_reg[7]_i_403_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.839 r  vga_display/prev_y_reg[7]_i_398/CO[3]
                         net (fo=1, routed)           0.000    41.839    vga_display/prev_y_reg[7]_i_398_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.953 r  vga_display/prev_y_reg[7]_i_393/CO[3]
                         net (fo=1, routed)           0.000    41.953    vga_display/prev_y_reg[7]_i_393_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.067 r  vga_display/prev_y_reg[7]_i_390/CO[3]
                         net (fo=1, routed)           0.000    42.067    vga_display/prev_y_reg[7]_i_390_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.224 r  vga_display/prev_y_reg[7]_i_389/CO[1]
                         net (fo=35, routed)          0.934    43.158    vga_display/total_pixel_reg[31]_82[0]
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.329    43.487 r  vga_display/prev_y[7]_i_427/O
                         net (fo=1, routed)           0.000    43.487    vga_display/prev_y[7]_i_427_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.019 r  vga_display/prev_y_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.019    vga_display/prev_y_reg[7]_i_376_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.133 r  vga_display/prev_y_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.133    vga_display/prev_y_reg[7]_i_371_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  vga_display/prev_y_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.247    vga_display/prev_y_reg[7]_i_366_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  vga_display/prev_y_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    44.361    vga_display/prev_y_reg[7]_i_361_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  vga_display/prev_y_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    44.475    vga_display/prev_y_reg[7]_i_356_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  vga_display/prev_y_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    44.589    vga_display/prev_y_reg[7]_i_351_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  vga_display/prev_y_reg[7]_i_348/CO[3]
                         net (fo=1, routed)           0.000    44.703    vga_display/prev_y_reg[7]_i_348_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  vga_display/prev_y_reg[7]_i_347/CO[1]
                         net (fo=35, routed)          0.780    45.640    vga_display/total_pixel_reg[31]_84[0]
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.329    45.969 r  vga_display/prev_y[7]_i_388/O
                         net (fo=1, routed)           0.000    45.969    vga_display/prev_y[7]_i_388_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.502 r  vga_display/prev_y_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.502    vga_display/prev_y_reg[7]_i_318_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.619 r  vga_display/prev_y_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    46.619    vga_display/prev_y_reg[7]_i_313_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.736 r  vga_display/prev_y_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    46.736    vga_display/prev_y_reg[7]_i_308_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.853 r  vga_display/prev_y_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    46.853    vga_display/prev_y_reg[7]_i_303_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.970 r  vga_display/prev_y_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    46.970    vga_display/prev_y_reg[7]_i_298_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.087 r  vga_display/prev_y_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000    47.087    vga_display/prev_y_reg[7]_i_293_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.204 r  vga_display/prev_y_reg[7]_i_288/CO[3]
                         net (fo=1, routed)           0.000    47.204    vga_display/prev_y_reg[7]_i_288_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.321 r  vga_display/prev_y_reg[7]_i_285/CO[3]
                         net (fo=1, routed)           0.000    47.321    vga_display/prev_y_reg[7]_i_285_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.478 r  vga_display/prev_y_reg[7]_i_284/CO[1]
                         net (fo=35, routed)          0.835    48.313    vga_display/total_pixel_reg[31]_86[0]
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.332    48.645 r  vga_display/prev_y[7]_i_346/O
                         net (fo=1, routed)           0.000    48.645    vga_display/prev_y[7]_i_346_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.195 r  vga_display/prev_y_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    49.195    vga_display/prev_y_reg[7]_i_279_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.309 r  vga_display/prev_y_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.309    vga_display/prev_y_reg[7]_i_243_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.423 r  vga_display/prev_y_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    49.423    vga_display/prev_y_reg[7]_i_238_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.537 r  vga_display/prev_y_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    49.537    vga_display/prev_y_reg[7]_i_233_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.651 r  vga_display/prev_y_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    49.651    vga_display/prev_y_reg[7]_i_228_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.765 r  vga_display/prev_y_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.765    vga_display/prev_y_reg[7]_i_223_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  vga_display/prev_y_reg[7]_i_218/CO[3]
                         net (fo=1, routed)           0.001    49.880    vga_display/prev_y_reg[7]_i_218_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.994 r  vga_display/prev_y_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    49.994    vga_display/prev_y_reg[7]_i_215_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.151 r  vga_display/prev_y_reg[7]_i_214/CO[1]
                         net (fo=35, routed)          0.712    50.863    vga_display/total_pixel_reg[31]_88[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.329    51.192 r  vga_display/prev_y[7]_i_343/O
                         net (fo=1, routed)           0.000    51.192    vga_display/prev_y[7]_i_343_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.725 r  vga_display/prev_y_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.001    51.725    vga_display/prev_y_reg[7]_i_274_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.842 r  vga_display/prev_y_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    51.842    vga_display/prev_y_reg[7]_i_209_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.959 r  vga_display/prev_y_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    51.959    vga_display/prev_y_reg[7]_i_178_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.076 r  vga_display/prev_y_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.076    vga_display/prev_y_reg[7]_i_173_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.193 r  vga_display/prev_y_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    52.193    vga_display/prev_y_reg[7]_i_168_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.310 r  vga_display/prev_y_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.310    vga_display/prev_y_reg[7]_i_163_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.427 r  vga_display/prev_y_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    52.427    vga_display/prev_y_reg[7]_i_158_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.544 r  vga_display/prev_y_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    52.544    vga_display/prev_y_reg[7]_i_155_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.701 r  vga_display/prev_y_reg[7]_i_154/CO[1]
                         net (fo=35, routed)          1.031    53.732    vga_display/total_pixel_reg[31]_90[0]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.332    54.064 r  vga_display/prev_y[7]_i_340/O
                         net (fo=1, routed)           0.000    54.064    vga_display/prev_y[7]_i_340_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.614 r  vga_display/prev_y_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    54.614    vga_display/prev_y_reg[7]_i_269_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  vga_display/prev_y_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    54.728    vga_display/prev_y_reg[7]_i_204_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.842 r  vga_display/prev_y_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    54.843    vga_display/prev_y_reg[7]_i_149_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.957 r  vga_display/prev_y_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    54.957    vga_display/prev_y_reg[7]_i_123_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  vga_display/prev_y_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.071    vga_display/prev_y_reg[7]_i_118_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  vga_display/prev_y_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    55.185    vga_display/prev_y_reg[7]_i_113_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  vga_display/prev_y_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.299    vga_display/prev_y_reg[7]_i_108_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  vga_display/prev_y_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.413    vga_display/prev_y_reg[7]_i_105_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.570 r  vga_display/prev_y_reg[7]_i_104/CO[1]
                         net (fo=35, routed)          0.765    56.335    vga_display/total_pixel_reg[31]_92[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.329    56.664 r  vga_display/prev_y[7]_i_337/O
                         net (fo=1, routed)           0.000    56.664    vga_display/prev_y[7]_i_337_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.214 r  vga_display/prev_y_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.001    57.215    vga_display/prev_y_reg[7]_i_264_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.329 r  vga_display/prev_y_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    57.329    vga_display/prev_y_reg[7]_i_199_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.443 r  vga_display/prev_y_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    57.443    vga_display/prev_y_reg[7]_i_144_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.557 r  vga_display/prev_y_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    57.557    vga_display/prev_y_reg[7]_i_99_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.671 r  vga_display/prev_y_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    57.671    vga_display/prev_y_reg[7]_i_78_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.785 r  vga_display/prev_y_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.785    vga_display/prev_y_reg[7]_i_73_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.899 r  vga_display/prev_y_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    57.899    vga_display/prev_y_reg[7]_i_68_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.013 r  vga_display/prev_y_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.013    vga_display/prev_y_reg[7]_i_65_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.170 r  vga_display/prev_y_reg[7]_i_64/CO[1]
                         net (fo=35, routed)          0.894    59.064    vga_display/total_pixel_reg[31]_94[0]
    SLICE_X35Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.849 r  vga_display/prev_y_reg[7]_i_259/CO[3]
                         net (fo=1, routed)           0.000    59.849    vga_display/prev_y_reg[7]_i_259_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.963 r  vga_display/prev_y_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    59.963    vga_display/prev_y_reg[7]_i_194_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.077 r  vga_display/prev_y_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    60.077    vga_display/prev_y_reg[7]_i_139_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.191 r  vga_display/prev_y_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    60.191    vga_display/prev_y_reg[7]_i_94_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.305 r  vga_display/prev_y_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.305    vga_display/prev_y_reg[7]_i_59_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.419 r  vga_display/prev_y_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.419    vga_display/prev_y_reg[7]_i_43_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.533 r  vga_display/prev_y_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.533    vga_display/prev_y_reg[7]_i_38_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.647 r  vga_display/prev_y_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.647    vga_display/prev_y_reg[7]_i_35_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.804 r  vga_display/prev_y_reg[7]_i_34/CO[1]
                         net (fo=35, routed)          0.569    61.373    vga_display/total_pixel_reg[31]_96[0]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.329    61.702 r  vga_display/prev_y[7]_i_331/O
                         net (fo=1, routed)           0.000    61.702    vga_display/prev_y[7]_i_331_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.235 r  vga_display/prev_y_reg[7]_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.235    vga_display/prev_y_reg[7]_i_254_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.352 r  vga_display/prev_y_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000    62.352    vga_display/prev_y_reg[7]_i_189_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.469 r  vga_display/prev_y_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    62.469    vga_display/prev_y_reg[7]_i_134_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.586 r  vga_display/prev_y_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.586    vga_display/prev_y_reg[7]_i_89_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.703 r  vga_display/prev_y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.703    vga_display/prev_y_reg[7]_i_54_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.820 r  vga_display/prev_y_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.820    vga_display/prev_y_reg[7]_i_29_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.937 r  vga_display/prev_y_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.937    vga_display/prev_y_reg[7]_i_18_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.054 r  vga_display/prev_y_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.054    vga_display/prev_y_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.211 r  vga_display/prev_y_reg[7]_i_14/CO[1]
                         net (fo=35, routed)          0.717    63.928    vga_display/total_pixel_reg[31]_98[0]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    64.260 r  vga_display/prev_y[7]_i_328/O
                         net (fo=1, routed)           0.000    64.260    vga_display/prev_y[7]_i_328_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.810 r  vga_display/prev_y_reg[7]_i_249/CO[3]
                         net (fo=1, routed)           0.000    64.810    vga_display/prev_y_reg[7]_i_249_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  vga_display/prev_y_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    64.924    vga_display/prev_y_reg[7]_i_184_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  vga_display/prev_y_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    65.038    vga_display/prev_y_reg[7]_i_129_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  vga_display/prev_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    65.152    vga_display/prev_y_reg[7]_i_84_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  vga_display/prev_y_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.266    vga_display/prev_y_reg[7]_i_49_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  vga_display/prev_y_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.380    vga_display/prev_y_reg[7]_i_24_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  vga_display/prev_y_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.494    vga_display/prev_y_reg[7]_i_9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  vga_display/prev_y_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.608    vga_display/prev_y_reg[7]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.765 r  vga_display/prev_y_reg[7]_i_4/CO[1]
                         net (fo=35, routed)          0.881    66.646    vga_display/total_pixel_reg[31]_100[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  vga_display/prev_y_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    67.431    vga_display/prev_y_reg[7]_i_248_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  vga_display/prev_y_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    67.545    vga_display/prev_y_reg[7]_i_183_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  vga_display/prev_y_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    67.659    vga_display/prev_y_reg[7]_i_128_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  vga_display/prev_y_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    67.773    vga_display/prev_y_reg[7]_i_83_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  vga_display/prev_y_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.009    67.896    vga_display/prev_y_reg[7]_i_48_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.010 r  vga_display/prev_y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_y_reg[7]_i_23_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_y_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_y_reg[7]_i_8_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_y_reg[7]_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.395 r  vga_display/prev_y_reg[7]_i_2/CO[1]
                         net (fo=36, routed)          0.870    69.265    vga_display/total_pixel_reg[31]_102[6]
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.594 r  vga_display/prev_y[6]_i_43/O
                         net (fo=1, routed)           0.000    69.594    vga_display/prev_y[6]_i_43_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.144 r  vga_display/prev_y_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009    70.153    vga_display/prev_y_reg[6]_i_36_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.267 r  vga_display/prev_y_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.267    vga_display/prev_y_reg[6]_i_31_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.381 r  vga_display/prev_y_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.381    vga_display/prev_y_reg[6]_i_26_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.495 r  vga_display/prev_y_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.495    vga_display/prev_y_reg[6]_i_21_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.609 r  vga_display/prev_y_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.609    vga_display/prev_y_reg[6]_i_16_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.723 r  vga_display/prev_y_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.723    vga_display/prev_y_reg[6]_i_11_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.837 r  vga_display/prev_y_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.837    vga_display/prev_y_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.951 r  vga_display/prev_y_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.951    vga_display/prev_y_reg[6]_i_3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.108 r  vga_display/prev_y_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.939    72.047    vga_display/total_pixel_reg[31]_102[5]
    SLICE_X36Y74         LUT3 (Prop_lut3_I0_O)        0.329    72.376 r  vga_display/prev_y[5]_i_43/O
                         net (fo=1, routed)           0.000    72.376    vga_display/prev_y[5]_i_43_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.926 r  vga_display/prev_y_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.009    72.935    vga_display/prev_y_reg[5]_i_36_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.049 r  vga_display/prev_y_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.049    vga_display/prev_y_reg[5]_i_31_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.163 r  vga_display/prev_y_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.163    vga_display/prev_y_reg[5]_i_26_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.277 r  vga_display/prev_y_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.277    vga_display/prev_y_reg[5]_i_21_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.391 r  vga_display/prev_y_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.391    vga_display/prev_y_reg[5]_i_16_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  vga_display/prev_y_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.505    vga_display/prev_y_reg[5]_i_11_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  vga_display/prev_y_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.619    vga_display/prev_y_reg[5]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  vga_display/prev_y_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.733    vga_display/prev_y_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.890 r  vga_display/prev_y_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          1.017    74.907    vga_display/total_pixel_reg[31]_102[4]
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    75.707 r  vga_display/prev_y_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.009    75.716    vga_display/prev_y_reg[4]_i_36_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.833 r  vga_display/prev_y_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    75.833    vga_display/prev_y_reg[4]_i_31_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.950 r  vga_display/prev_y_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.950    vga_display/prev_y_reg[4]_i_26_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.067 r  vga_display/prev_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.067    vga_display/prev_y_reg[4]_i_21_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.184 r  vga_display/prev_y_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.184    vga_display/prev_y_reg[4]_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.301 r  vga_display/prev_y_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.301    vga_display/prev_y_reg[4]_i_11_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.418 r  vga_display/prev_y_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.418    vga_display/prev_y_reg[4]_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.535 r  vga_display/prev_y_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.535    vga_display/prev_y_reg[4]_i_3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.692 r  vga_display/prev_y_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.995    77.687    vga_display/total_pixel_reg[31]_102[3]
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.332    78.019 r  vga_display/prev_y[3]_i_43/O
                         net (fo=1, routed)           0.000    78.019    vga_display/prev_y[3]_i_43_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.569 r  vga_display/prev_y_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.569    vga_display/prev_y_reg[3]_i_36_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.683 r  vga_display/prev_y_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.683    vga_display/prev_y_reg[3]_i_31_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.797 r  vga_display/prev_y_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.797    vga_display/prev_y_reg[3]_i_26_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.911 r  vga_display/prev_y_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.911    vga_display/prev_y_reg[3]_i_21_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.025 r  vga_display/prev_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    79.025    vga_display/prev_y_reg[3]_i_16_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.139 r  vga_display/prev_y_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    79.139    vga_display/prev_y_reg[3]_i_11_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.253 r  vga_display/prev_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.253    vga_display/prev_y_reg[3]_i_6_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.367 r  vga_display/prev_y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.367    vga_display/prev_y_reg[3]_i_3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.524 r  vga_display/prev_y_reg[3]_i_2/CO[1]
                         net (fo=36, routed)          0.752    80.276    vga_display/total_pixel_reg[31]_102[2]
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329    80.605 r  vga_display/prev_y[2]_i_43/O
                         net (fo=1, routed)           0.000    80.605    vga_display/prev_y[2]_i_43_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.138 r  vga_display/prev_y_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.138    vga_display/prev_y_reg[2]_i_36_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.255 r  vga_display/prev_y_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.255    vga_display/prev_y_reg[2]_i_31_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.372 r  vga_display/prev_y_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.372    vga_display/prev_y_reg[2]_i_26_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.489 r  vga_display/prev_y_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.489    vga_display/prev_y_reg[2]_i_21_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.606 r  vga_display/prev_y_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    81.606    vga_display/prev_y_reg[2]_i_16_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.723 r  vga_display/prev_y_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.723    vga_display/prev_y_reg[2]_i_11_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.840 r  vga_display/prev_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    81.840    vga_display/prev_y_reg[2]_i_6_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.957 r  vga_display/prev_y_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.957    vga_display/prev_y_reg[2]_i_3_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.114 r  vga_display/prev_y_reg[2]_i_2/CO[1]
                         net (fo=36, routed)          0.888    83.002    vga_display/total_pixel_reg[31]_102[1]
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.326    83.328 r  vga_display/prev_y[2]_i_1/O
                         net (fo=1, routed)           0.000    83.328    vga_display/prev_y[2]_i_1_n_0
    SLICE_X37Y86         FDCE                                         r  vga_display/prev_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.430    41.430    vga_display/clk_out1
    SLICE_X37Y86         FDCE                                         r  vga_display/prev_y_reg[2]/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.098    41.332    
    SLICE_X37Y86         FDCE (Setup_fdce_C_D)        0.075    41.407    vga_display/prev_y_reg[2]
  -------------------------------------------------------------------
                         required time                         41.407    
                         arrival time                         -83.328    
  -------------------------------------------------------------------
                         slack                                -41.920    

Slack (VIOLATED) :        -41.838ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        81.632ns  (logic 55.199ns (67.619%)  route 26.434ns (32.381%))
  Logic Levels:           296  (CARRY4=267 LUT2=2 LUT3=27)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 r  vga_display/total_pixel_reg[0]/Q
                         net (fo=67, routed)          0.653     2.675    vga_display/total_pixel_reg[0]
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.124     2.799 r  vga_display/prev_x[7]_i_1091/O
                         net (fo=1, routed)           0.000     2.799    vga_display/prev_x[7]_i_1091_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.331 r  vga_display/prev_x_reg[7]_i_1021/CO[3]
                         net (fo=1, routed)           0.000     3.331    vga_display/prev_x_reg[7]_i_1021_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.445 r  vga_display/prev_x_reg[7]_i_1016/CO[3]
                         net (fo=1, routed)           0.000     3.445    vga_display/prev_x_reg[7]_i_1016_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.559 r  vga_display/prev_x_reg[7]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     3.559    vga_display/prev_x_reg[7]_i_1011_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.673 r  vga_display/prev_x_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.673    vga_display/prev_x_reg[7]_i_1006_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.787 r  vga_display/prev_x_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.787    vga_display/prev_x_reg[7]_i_1001_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.901 r  vga_display/prev_x_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.901    vga_display/prev_x_reg[7]_i_996_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.015 r  vga_display/prev_x_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     4.015    vga_display/prev_x_reg[7]_i_991_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.129 r  vga_display/prev_x_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000     4.129    vga_display/prev_x_reg[7]_i_988_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.400 r  vga_display/prev_x_reg[7]_i_987/CO[0]
                         net (fo=35, routed)          1.103     5.504    vga_display/prev_x_reg[7]_i_988_0[0]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.373     5.877 r  vga_display/prev_x[7]_i_1025/O
                         net (fo=1, routed)           0.000     5.877    vga_display/prev_x[7]_i_1025_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  vga_display/prev_x_reg[7]_i_974/CO[3]
                         net (fo=1, routed)           0.000     6.409    vga_display/prev_x_reg[7]_i_974_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  vga_display/prev_x_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.523    vga_display/prev_x_reg[7]_i_969_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  vga_display/prev_x_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.637    vga_display/prev_x_reg[7]_i_964_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  vga_display/prev_x_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.751    vga_display/prev_x_reg[7]_i_959_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  vga_display/prev_x_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.865    vga_display/prev_x_reg[7]_i_954_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vga_display/prev_x_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.979    vga_display/prev_x_reg[7]_i_949_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  vga_display/prev_x_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000     7.093    vga_display/prev_x_reg[7]_i_946_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.250 r  vga_display/prev_x_reg[7]_i_945/CO[1]
                         net (fo=35, routed)          1.097     8.347    vga_display/total_pixel_reg[31]_1[0]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.676 r  vga_display/prev_x[7]_i_986/O
                         net (fo=1, routed)           0.000     8.676    vga_display/prev_x[7]_i_986_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  vga_display/prev_x_reg[7]_i_937/CO[3]
                         net (fo=1, routed)           0.000     9.226    vga_display/prev_x_reg[7]_i_937_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  vga_display/prev_x_reg[7]_i_932/CO[3]
                         net (fo=1, routed)           0.000     9.340    vga_display/prev_x_reg[7]_i_932_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  vga_display/prev_x_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     9.454    vga_display/prev_x_reg[7]_i_927_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  vga_display/prev_x_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.568    vga_display/prev_x_reg[7]_i_922_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  vga_display/prev_x_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.682    vga_display/prev_x_reg[7]_i_917_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  vga_display/prev_x_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.796    vga_display/prev_x_reg[7]_i_912_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  vga_display/prev_x_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.910    vga_display/prev_x_reg[7]_i_907_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.024 r  vga_display/prev_x_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    10.024    vga_display/prev_x_reg[7]_i_904_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.181 r  vga_display/prev_x_reg[7]_i_903/CO[1]
                         net (fo=35, routed)          0.825    11.006    vga_display/total_pixel_reg[31]_3[0]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329    11.335 r  vga_display/prev_x[7]_i_944/O
                         net (fo=1, routed)           0.000    11.335    vga_display/prev_x[7]_i_944_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.885 r  vga_display/prev_x_reg[7]_i_895/CO[3]
                         net (fo=1, routed)           0.000    11.885    vga_display/prev_x_reg[7]_i_895_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.999 r  vga_display/prev_x_reg[7]_i_890/CO[3]
                         net (fo=1, routed)           0.000    11.999    vga_display/prev_x_reg[7]_i_890_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.113 r  vga_display/prev_x_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    12.113    vga_display/prev_x_reg[7]_i_885_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.227 r  vga_display/prev_x_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    12.227    vga_display/prev_x_reg[7]_i_880_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  vga_display/prev_x_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    12.341    vga_display/prev_x_reg[7]_i_875_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.455 r  vga_display/prev_x_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.455    vga_display/prev_x_reg[7]_i_870_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.569 r  vga_display/prev_x_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.569    vga_display/prev_x_reg[7]_i_865_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.683 r  vga_display/prev_x_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.683    vga_display/prev_x_reg[7]_i_862_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.840 r  vga_display/prev_x_reg[7]_i_861/CO[1]
                         net (fo=35, routed)          0.892    13.733    vga_display/total_pixel_reg[31]_5[0]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.062 r  vga_display/prev_x[7]_i_902/O
                         net (fo=1, routed)           0.000    14.062    vga_display/prev_x[7]_i_902_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.612 r  vga_display/prev_x_reg[7]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.612    vga_display/prev_x_reg[7]_i_853_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  vga_display/prev_x_reg[7]_i_848/CO[3]
                         net (fo=1, routed)           0.000    14.726    vga_display/prev_x_reg[7]_i_848_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  vga_display/prev_x_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.840    vga_display/prev_x_reg[7]_i_843_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  vga_display/prev_x_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.954    vga_display/prev_x_reg[7]_i_838_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.068 r  vga_display/prev_x_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    15.068    vga_display/prev_x_reg[7]_i_833_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.182 r  vga_display/prev_x_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    15.182    vga_display/prev_x_reg[7]_i_828_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.296 r  vga_display/prev_x_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    15.296    vga_display/prev_x_reg[7]_i_823_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.410 r  vga_display/prev_x_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    15.410    vga_display/prev_x_reg[7]_i_820_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.567 r  vga_display/prev_x_reg[7]_i_819/CO[1]
                         net (fo=35, routed)          0.957    16.523    vga_display/total_pixel_reg[31]_7[0]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.308 r  vga_display/prev_x_reg[7]_i_811/CO[3]
                         net (fo=1, routed)           0.000    17.308    vga_display/prev_x_reg[7]_i_811_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  vga_display/prev_x_reg[7]_i_806/CO[3]
                         net (fo=1, routed)           0.000    17.422    vga_display/prev_x_reg[7]_i_806_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  vga_display/prev_x_reg[7]_i_801/CO[3]
                         net (fo=1, routed)           0.000    17.536    vga_display/prev_x_reg[7]_i_801_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  vga_display/prev_x_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.650    vga_display/prev_x_reg[7]_i_796_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  vga_display/prev_x_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.764    vga_display/prev_x_reg[7]_i_791_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  vga_display/prev_x_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.878    vga_display/prev_x_reg[7]_i_786_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  vga_display/prev_x_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.992    vga_display/prev_x_reg[7]_i_781_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  vga_display/prev_x_reg[7]_i_778/CO[3]
                         net (fo=1, routed)           0.000    18.106    vga_display/prev_x_reg[7]_i_778_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  vga_display/prev_x_reg[7]_i_777/CO[1]
                         net (fo=35, routed)          0.757    19.020    vga_display/total_pixel_reg[31]_9[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.349 r  vga_display/prev_x[7]_i_818/O
                         net (fo=1, routed)           0.000    19.349    vga_display/prev_x[7]_i_818_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.899 r  vga_display/prev_x_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.899    vga_display/prev_x_reg[7]_i_769_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.013 r  vga_display/prev_x_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.013    vga_display/prev_x_reg[7]_i_764_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.127 r  vga_display/prev_x_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.127    vga_display/prev_x_reg[7]_i_759_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.241 r  vga_display/prev_x_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.241    vga_display/prev_x_reg[7]_i_754_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  vga_display/prev_x_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.355    vga_display/prev_x_reg[7]_i_749_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.469 r  vga_display/prev_x_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.469    vga_display/prev_x_reg[7]_i_744_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.583 r  vga_display/prev_x_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.583    vga_display/prev_x_reg[7]_i_739_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.697 r  vga_display/prev_x_reg[7]_i_736/CO[3]
                         net (fo=1, routed)           0.000    20.697    vga_display/prev_x_reg[7]_i_736_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.854 r  vga_display/prev_x_reg[7]_i_735/CO[1]
                         net (fo=35, routed)          0.915    21.769    vga_display/total_pixel_reg[31]_11[0]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.098 r  vga_display/prev_x[7]_i_776/O
                         net (fo=1, routed)           0.000    22.098    vga_display/prev_x[7]_i_776_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.648 r  vga_display/prev_x_reg[7]_i_727/CO[3]
                         net (fo=1, routed)           0.000    22.648    vga_display/prev_x_reg[7]_i_727_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  vga_display/prev_x_reg[7]_i_722/CO[3]
                         net (fo=1, routed)           0.000    22.762    vga_display/prev_x_reg[7]_i_722_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  vga_display/prev_x_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.876    vga_display/prev_x_reg[7]_i_717_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  vga_display/prev_x_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.990    vga_display/prev_x_reg[7]_i_712_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.104 r  vga_display/prev_x_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    23.104    vga_display/prev_x_reg[7]_i_707_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.218 r  vga_display/prev_x_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    23.218    vga_display/prev_x_reg[7]_i_702_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.332 r  vga_display/prev_x_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    23.332    vga_display/prev_x_reg[7]_i_697_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.446 r  vga_display/prev_x_reg[7]_i_694/CO[3]
                         net (fo=1, routed)           0.000    23.446    vga_display/prev_x_reg[7]_i_694_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.603 r  vga_display/prev_x_reg[7]_i_693/CO[1]
                         net (fo=35, routed)          0.898    24.501    vga_display/total_pixel_reg[31]_13[0]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.830 r  vga_display/prev_x[7]_i_734/O
                         net (fo=1, routed)           0.000    24.830    vga_display/prev_x[7]_i_734_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  vga_display/prev_x_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    25.380    vga_display/prev_x_reg[7]_i_685_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  vga_display/prev_x_reg[7]_i_680/CO[3]
                         net (fo=1, routed)           0.000    25.494    vga_display/prev_x_reg[7]_i_680_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.608 r  vga_display/prev_x_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.608    vga_display/prev_x_reg[7]_i_675_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.722 r  vga_display/prev_x_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.722    vga_display/prev_x_reg[7]_i_670_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.836 r  vga_display/prev_x_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.836    vga_display/prev_x_reg[7]_i_665_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  vga_display/prev_x_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.950    vga_display/prev_x_reg[7]_i_660_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.064 r  vga_display/prev_x_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    26.064    vga_display/prev_x_reg[7]_i_655_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.178 r  vga_display/prev_x_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    26.178    vga_display/prev_x_reg[7]_i_652_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.335 r  vga_display/prev_x_reg[7]_i_651/CO[1]
                         net (fo=35, routed)          0.956    27.291    vga_display/total_pixel_reg[31]_15[0]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.620 r  vga_display/prev_x[7]_i_692/O
                         net (fo=1, routed)           0.000    27.620    vga_display/prev_x[7]_i_692_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.153 r  vga_display/prev_x_reg[7]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.153    vga_display/prev_x_reg[7]_i_643_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.270 r  vga_display/prev_x_reg[7]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.270    vga_display/prev_x_reg[7]_i_638_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.387 r  vga_display/prev_x_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    28.387    vga_display/prev_x_reg[7]_i_633_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  vga_display/prev_x_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.504    vga_display/prev_x_reg[7]_i_628_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  vga_display/prev_x_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.621    vga_display/prev_x_reg[7]_i_623_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  vga_display/prev_x_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.738    vga_display/prev_x_reg[7]_i_618_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  vga_display/prev_x_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.855    vga_display/prev_x_reg[7]_i_613_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  vga_display/prev_x_reg[7]_i_610/CO[3]
                         net (fo=1, routed)           0.000    28.972    vga_display/prev_x_reg[7]_i_610_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.129 r  vga_display/prev_x_reg[7]_i_609/CO[1]
                         net (fo=35, routed)          0.771    29.900    vga_display/total_pixel_reg[31]_17[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.232 r  vga_display/prev_x[7]_i_650/O
                         net (fo=1, routed)           0.000    30.232    vga_display/prev_x[7]_i_650_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.782 r  vga_display/prev_x_reg[7]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.782    vga_display/prev_x_reg[7]_i_601_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  vga_display/prev_x_reg[7]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.896    vga_display/prev_x_reg[7]_i_596_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  vga_display/prev_x_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    31.010    vga_display/prev_x_reg[7]_i_591_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  vga_display/prev_x_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.124    vga_display/prev_x_reg[7]_i_586_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.238 r  vga_display/prev_x_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    31.238    vga_display/prev_x_reg[7]_i_581_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  vga_display/prev_x_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    31.352    vga_display/prev_x_reg[7]_i_576_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  vga_display/prev_x_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    31.466    vga_display/prev_x_reg[7]_i_571_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  vga_display/prev_x_reg[7]_i_568/CO[3]
                         net (fo=1, routed)           0.000    31.580    vga_display/prev_x_reg[7]_i_568_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.737 r  vga_display/prev_x_reg[7]_i_567/CO[1]
                         net (fo=35, routed)          0.882    32.619    vga_display/total_pixel_reg[31]_19[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.948 r  vga_display/prev_x[7]_i_608/O
                         net (fo=1, routed)           0.000    32.948    vga_display/prev_x[7]_i_608_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.498 r  vga_display/prev_x_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    33.498    vga_display/prev_x_reg[7]_i_559_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.612 r  vga_display/prev_x_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    33.612    vga_display/prev_x_reg[7]_i_554_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.726 r  vga_display/prev_x_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.726    vga_display/prev_x_reg[7]_i_549_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.840 r  vga_display/prev_x_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.840    vga_display/prev_x_reg[7]_i_544_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.954 r  vga_display/prev_x_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.954    vga_display/prev_x_reg[7]_i_539_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  vga_display/prev_x_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    34.077    vga_display/prev_x_reg[7]_i_534_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.191 r  vga_display/prev_x_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.191    vga_display/prev_x_reg[7]_i_529_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.305 r  vga_display/prev_x_reg[7]_i_526/CO[3]
                         net (fo=1, routed)           0.000    34.305    vga_display/prev_x_reg[7]_i_526_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.462 r  vga_display/prev_x_reg[7]_i_525/CO[1]
                         net (fo=35, routed)          0.949    35.411    vga_display/total_pixel_reg[31]_21[0]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.740 r  vga_display/prev_x[7]_i_566/O
                         net (fo=1, routed)           0.000    35.740    vga_display/prev_x[7]_i_566_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.290 r  vga_display/prev_x_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000    36.290    vga_display/prev_x_reg[7]_i_517_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.404 r  vga_display/prev_x_reg[7]_i_512/CO[3]
                         net (fo=1, routed)           0.000    36.404    vga_display/prev_x_reg[7]_i_512_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.518 r  vga_display/prev_x_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.009    36.527    vga_display/prev_x_reg[7]_i_507_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  vga_display/prev_x_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.641    vga_display/prev_x_reg[7]_i_502_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  vga_display/prev_x_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.755    vga_display/prev_x_reg[7]_i_497_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  vga_display/prev_x_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.869    vga_display/prev_x_reg[7]_i_492_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  vga_display/prev_x_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.983    vga_display/prev_x_reg[7]_i_487_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  vga_display/prev_x_reg[7]_i_484/CO[3]
                         net (fo=1, routed)           0.000    37.097    vga_display/prev_x_reg[7]_i_484_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  vga_display/prev_x_reg[7]_i_483/CO[1]
                         net (fo=35, routed)          0.768    38.022    vga_display/total_pixel_reg[31]_23[0]
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.329    38.351 r  vga_display/prev_x[7]_i_524/O
                         net (fo=1, routed)           0.000    38.351    vga_display/prev_x[7]_i_524_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.901 r  vga_display/prev_x_reg[7]_i_475/CO[3]
                         net (fo=1, routed)           0.000    38.901    vga_display/prev_x_reg[7]_i_475_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.015 r  vga_display/prev_x_reg[7]_i_470/CO[3]
                         net (fo=1, routed)           0.000    39.015    vga_display/prev_x_reg[7]_i_470_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.129 r  vga_display/prev_x_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    39.129    vga_display/prev_x_reg[7]_i_465_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.243 r  vga_display/prev_x_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    39.243    vga_display/prev_x_reg[7]_i_460_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  vga_display/prev_x_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    39.357    vga_display/prev_x_reg[7]_i_455_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  vga_display/prev_x_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.471    vga_display/prev_x_reg[7]_i_450_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  vga_display/prev_x_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.585    vga_display/prev_x_reg[7]_i_445_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  vga_display/prev_x_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    39.699    vga_display/prev_x_reg[7]_i_442_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.856 r  vga_display/prev_x_reg[7]_i_441/CO[1]
                         net (fo=35, routed)          0.866    40.721    vga_display/total_pixel_reg[31]_25[0]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.050 r  vga_display/prev_x[7]_i_482/O
                         net (fo=1, routed)           0.000    41.050    vga_display/prev_x[7]_i_482_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.600 r  vga_display/prev_x_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.600    vga_display/prev_x_reg[7]_i_433_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.714 r  vga_display/prev_x_reg[7]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.714    vga_display/prev_x_reg[7]_i_428_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  vga_display/prev_x_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.828    vga_display/prev_x_reg[7]_i_423_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  vga_display/prev_x_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.942    vga_display/prev_x_reg[7]_i_418_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  vga_display/prev_x_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    42.056    vga_display/prev_x_reg[7]_i_413_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  vga_display/prev_x_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    42.170    vga_display/prev_x_reg[7]_i_408_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  vga_display/prev_x_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    42.284    vga_display/prev_x_reg[7]_i_403_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  vga_display/prev_x_reg[7]_i_400/CO[3]
                         net (fo=1, routed)           0.000    42.398    vga_display/prev_x_reg[7]_i_400_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.555 r  vga_display/prev_x_reg[7]_i_399/CO[1]
                         net (fo=35, routed)          0.980    43.535    vga_display/total_pixel_reg[31]_27[0]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.329    43.864 r  vga_display/prev_x[7]_i_440/O
                         net (fo=1, routed)           0.000    43.864    vga_display/prev_x[7]_i_440_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.414 r  vga_display/prev_x_reg[7]_i_391/CO[3]
                         net (fo=1, routed)           0.000    44.414    vga_display/prev_x_reg[7]_i_391_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  vga_display/prev_x_reg[7]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.528    vga_display/prev_x_reg[7]_i_386_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  vga_display/prev_x_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    44.642    vga_display/prev_x_reg[7]_i_381_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  vga_display/prev_x_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.756    vga_display/prev_x_reg[7]_i_376_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  vga_display/prev_x_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.870    vga_display/prev_x_reg[7]_i_371_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  vga_display/prev_x_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.984    vga_display/prev_x_reg[7]_i_366_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  vga_display/prev_x_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    45.098    vga_display/prev_x_reg[7]_i_361_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  vga_display/prev_x_reg[7]_i_358/CO[3]
                         net (fo=1, routed)           0.000    45.212    vga_display/prev_x_reg[7]_i_358_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.369 r  vga_display/prev_x_reg[7]_i_357/CO[1]
                         net (fo=35, routed)          0.780    46.149    vga_display/total_pixel_reg[31]_29[0]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.329    46.478 r  vga_display/prev_x[7]_i_398/O
                         net (fo=1, routed)           0.000    46.478    vga_display/prev_x[7]_i_398_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.028 r  vga_display/prev_x_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    47.028    vga_display/prev_x_reg[7]_i_328_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.142 r  vga_display/prev_x_reg[7]_i_323/CO[3]
                         net (fo=1, routed)           0.000    47.142    vga_display/prev_x_reg[7]_i_323_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.256 r  vga_display/prev_x_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    47.256    vga_display/prev_x_reg[7]_i_318_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.370 r  vga_display/prev_x_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    47.370    vga_display/prev_x_reg[7]_i_313_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.484 r  vga_display/prev_x_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    47.484    vga_display/prev_x_reg[7]_i_308_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.598 r  vga_display/prev_x_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    47.598    vga_display/prev_x_reg[7]_i_303_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.712 r  vga_display/prev_x_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    47.712    vga_display/prev_x_reg[7]_i_298_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.826 r  vga_display/prev_x_reg[7]_i_295/CO[3]
                         net (fo=1, routed)           0.000    47.826    vga_display/prev_x_reg[7]_i_295_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.983 r  vga_display/prev_x_reg[7]_i_294/CO[1]
                         net (fo=35, routed)          0.715    48.698    vga_display/total_pixel_reg[31]_31[0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.329    49.027 r  vga_display/prev_x[7]_i_356/O
                         net (fo=1, routed)           0.000    49.027    vga_display/prev_x[7]_i_356_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.577 r  vga_display/prev_x_reg[7]_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    vga_display/prev_x_reg[7]_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  vga_display/prev_x_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.691    vga_display/prev_x_reg[7]_i_253_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  vga_display/prev_x_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    49.805    vga_display/prev_x_reg[7]_i_248_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  vga_display/prev_x_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.919    vga_display/prev_x_reg[7]_i_243_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  vga_display/prev_x_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    50.033    vga_display/prev_x_reg[7]_i_238_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  vga_display/prev_x_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.147    vga_display/prev_x_reg[7]_i_233_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  vga_display/prev_x_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.261    vga_display/prev_x_reg[7]_i_228_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  vga_display/prev_x_reg[7]_i_225/CO[3]
                         net (fo=1, routed)           0.000    50.375    vga_display/prev_x_reg[7]_i_225_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.532 r  vga_display/prev_x_reg[7]_i_224/CO[1]
                         net (fo=35, routed)          0.952    51.484    vga_display/total_pixel_reg[31]_33[0]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  vga_display/prev_x[7]_i_353/O
                         net (fo=1, routed)           0.000    51.813    vga_display/prev_x[7]_i_353_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.363 r  vga_display/prev_x_reg[7]_i_284/CO[3]
                         net (fo=1, routed)           0.000    52.363    vga_display/prev_x_reg[7]_i_284_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.477 r  vga_display/prev_x_reg[7]_i_219/CO[3]
                         net (fo=1, routed)           0.000    52.477    vga_display/prev_x_reg[7]_i_219_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.591 r  vga_display/prev_x_reg[7]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.591    vga_display/prev_x_reg[7]_i_188_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.705 r  vga_display/prev_x_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.705    vga_display/prev_x_reg[7]_i_183_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.819 r  vga_display/prev_x_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    52.819    vga_display/prev_x_reg[7]_i_178_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.933 r  vga_display/prev_x_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.933    vga_display/prev_x_reg[7]_i_173_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.047 r  vga_display/prev_x_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.047    vga_display/prev_x_reg[7]_i_168_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.161 r  vga_display/prev_x_reg[7]_i_165/CO[3]
                         net (fo=1, routed)           0.000    53.161    vga_display/prev_x_reg[7]_i_165_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.318 r  vga_display/prev_x_reg[7]_i_164/CO[1]
                         net (fo=35, routed)          0.931    54.250    vga_display/total_pixel_reg[31]_35[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.329    54.579 r  vga_display/prev_x[7]_i_350/O
                         net (fo=1, routed)           0.000    54.579    vga_display/prev_x[7]_i_350_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.129 r  vga_display/prev_x_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.129    vga_display/prev_x_reg[7]_i_279_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  vga_display/prev_x_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000    55.243    vga_display/prev_x_reg[7]_i_214_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  vga_display/prev_x_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    55.357    vga_display/prev_x_reg[7]_i_159_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  vga_display/prev_x_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.471    vga_display/prev_x_reg[7]_i_133_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.585 r  vga_display/prev_x_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.585    vga_display/prev_x_reg[7]_i_128_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.699 r  vga_display/prev_x_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.699    vga_display/prev_x_reg[7]_i_123_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.813 r  vga_display/prev_x_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.813    vga_display/prev_x_reg[7]_i_118_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.927 r  vga_display/prev_x_reg[7]_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.927    vga_display/prev_x_reg[7]_i_115_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.084 r  vga_display/prev_x_reg[7]_i_114/CO[1]
                         net (fo=35, routed)          0.817    56.900    vga_display/total_pixel_reg[31]_37[0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    57.229 r  vga_display/prev_x[7]_i_347/O
                         net (fo=1, routed)           0.000    57.229    vga_display/prev_x[7]_i_347_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.779 r  vga_display/prev_x_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.000    57.779    vga_display/prev_x_reg[7]_i_274_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.893 r  vga_display/prev_x_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    57.893    vga_display/prev_x_reg[7]_i_209_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.007 r  vga_display/prev_x_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    58.007    vga_display/prev_x_reg[7]_i_154_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.121 r  vga_display/prev_x_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    58.121    vga_display/prev_x_reg[7]_i_109_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.235 r  vga_display/prev_x_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.235    vga_display/prev_x_reg[7]_i_88_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.349 r  vga_display/prev_x_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.349    vga_display/prev_x_reg[7]_i_83_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.463 r  vga_display/prev_x_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    58.463    vga_display/prev_x_reg[7]_i_78_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.577 r  vga_display/prev_x_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    58.577    vga_display/prev_x_reg[7]_i_75_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.734 r  vga_display/prev_x_reg[7]_i_74/CO[1]
                         net (fo=35, routed)          0.825    59.559    vga_display/total_pixel_reg[31]_39[0]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.329    59.888 r  vga_display/prev_x[7]_i_277/O
                         net (fo=1, routed)           0.000    59.888    vga_display/prev_x[7]_i_277_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.438 r  vga_display/prev_x_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.438    vga_display/prev_x_reg[7]_i_204_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  vga_display/prev_x_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    60.553    vga_display/prev_x_reg[7]_i_149_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.667 r  vga_display/prev_x_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.667    vga_display/prev_x_reg[7]_i_104_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  vga_display/prev_x_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.781    vga_display/prev_x_reg[7]_i_69_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  vga_display/prev_x_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.895    vga_display/prev_x_reg[7]_i_53_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  vga_display/prev_x_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.009    vga_display/prev_x_reg[7]_i_48_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  vga_display/prev_x_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.123    vga_display/prev_x_reg[7]_i_45_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.280 r  vga_display/prev_x_reg[7]_i_44/CO[1]
                         net (fo=35, routed)          0.684    61.964    vga_display/total_pixel_reg[31]_41[0]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.329    62.293 r  vga_display/prev_x[7]_i_341/O
                         net (fo=1, routed)           0.000    62.293    vga_display/prev_x[7]_i_341_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.843 r  vga_display/prev_x_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.000    62.843    vga_display/prev_x_reg[7]_i_264_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.957 r  vga_display/prev_x_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.957    vga_display/prev_x_reg[7]_i_199_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.071 r  vga_display/prev_x_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.071    vga_display/prev_x_reg[7]_i_144_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.185 r  vga_display/prev_x_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    63.185    vga_display/prev_x_reg[7]_i_99_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.299 r  vga_display/prev_x_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.299    vga_display/prev_x_reg[7]_i_64_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.413 r  vga_display/prev_x_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.413    vga_display/prev_x_reg[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.527 r  vga_display/prev_x_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.527    vga_display/prev_x_reg[7]_i_24_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.641 r  vga_display/prev_x_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.641    vga_display/prev_x_reg[7]_i_21_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.798 r  vga_display/prev_x_reg[7]_i_20/CO[1]
                         net (fo=35, routed)          0.897    64.695    vga_display/total_pixel_reg[31]_43[0]
    SLICE_X39Y55         LUT3 (Prop_lut3_I0_O)        0.329    65.024 r  vga_display/prev_x[7]_i_267/O
                         net (fo=1, routed)           0.000    65.024    vga_display/prev_x[7]_i_267_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.574 r  vga_display/prev_x_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    65.574    vga_display/prev_x_reg[7]_i_194_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.688 r  vga_display/prev_x_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.688    vga_display/prev_x_reg[7]_i_139_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.802 r  vga_display/prev_x_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.802    vga_display/prev_x_reg[7]_i_94_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.916 r  vga_display/prev_x_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    65.916    vga_display/prev_x_reg[7]_i_59_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.030 r  vga_display/prev_x_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.030    vga_display/prev_x_reg[7]_i_34_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.144 r  vga_display/prev_x_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.144    vga_display/prev_x_reg[7]_i_15_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.258 r  vga_display/prev_x_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    66.258    vga_display/prev_x_reg[7]_i_7_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.415 r  vga_display/prev_x_reg[7]_i_6/CO[1]
                         net (fo=35, routed)          0.716    67.131    vga_display/total_pixel_reg[31]_45[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.329    67.460 r  vga_display/prev_x[7]_i_335/O
                         net (fo=1, routed)           0.000    67.460    vga_display/prev_x[7]_i_335_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.010 r  vga_display/prev_x_reg[7]_i_258/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_x_reg[7]_i_258_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_x_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_x_reg[7]_i_193_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_x_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_x_reg[7]_i_138_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.352 r  vga_display/prev_x_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.352    vga_display/prev_x_reg[7]_i_93_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.466 r  vga_display/prev_x_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.466    vga_display/prev_x_reg[7]_i_58_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.580 r  vga_display/prev_x_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.580    vga_display/prev_x_reg[7]_i_33_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.694 r  vga_display/prev_x_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.694    vga_display/prev_x_reg[7]_i_14_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.808 r  vga_display/prev_x_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.808    vga_display/prev_x_reg[7]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.965 r  vga_display/prev_x_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.835    69.800    vga_display/total_pixel_reg[31]_47[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329    70.129 r  vga_display/prev_x[6]_i_43/O
                         net (fo=1, routed)           0.000    70.129    vga_display/prev_x[6]_i_43_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.679 r  vga_display/prev_x_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.679    vga_display/prev_x_reg[6]_i_36_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.793 r  vga_display/prev_x_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.793    vga_display/prev_x_reg[6]_i_31_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.907 r  vga_display/prev_x_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.907    vga_display/prev_x_reg[6]_i_26_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.021 r  vga_display/prev_x_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.021    vga_display/prev_x_reg[6]_i_21_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.135 r  vga_display/prev_x_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    71.135    vga_display/prev_x_reg[6]_i_16_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.249 r  vga_display/prev_x_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.249    vga_display/prev_x_reg[6]_i_11_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.363 r  vga_display/prev_x_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    71.363    vga_display/prev_x_reg[6]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.477 r  vga_display/prev_x_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.477    vga_display/prev_x_reg[6]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.634 r  vga_display/prev_x_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.667    72.301    vga_display/total_pixel_reg[31]_47[5]
    SLICE_X40Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.086 r  vga_display/prev_x_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.086    vga_display/prev_x_reg[5]_i_36_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.200 r  vga_display/prev_x_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.200    vga_display/prev_x_reg[5]_i_31_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.314 r  vga_display/prev_x_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.314    vga_display/prev_x_reg[5]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.428 r  vga_display/prev_x_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.428    vga_display/prev_x_reg[5]_i_21_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.542 r  vga_display/prev_x_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.542    vga_display/prev_x_reg[5]_i_16_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.656 r  vga_display/prev_x_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.009    73.665    vga_display/prev_x_reg[5]_i_11_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.779 r  vga_display/prev_x_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.779    vga_display/prev_x_reg[5]_i_6_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.893 r  vga_display/prev_x_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.893    vga_display/prev_x_reg[5]_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.050 r  vga_display/prev_x_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          0.820    74.869    vga_display/total_pixel_reg[31]_47[4]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    75.198 r  vga_display/prev_x[4]_i_43/O
                         net (fo=1, routed)           0.000    75.198    vga_display/prev_x[4]_i_43_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.748 r  vga_display/prev_x_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.748    vga_display/prev_x_reg[4]_i_36_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.862 r  vga_display/prev_x_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.009    75.871    vga_display/prev_x_reg[4]_i_31_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.985 r  vga_display/prev_x_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.985    vga_display/prev_x_reg[4]_i_26_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.099 r  vga_display/prev_x_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.099    vga_display/prev_x_reg[4]_i_21_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.213 r  vga_display/prev_x_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.213    vga_display/prev_x_reg[4]_i_16_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.327 r  vga_display/prev_x_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.327    vga_display/prev_x_reg[4]_i_11_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.441 r  vga_display/prev_x_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.441    vga_display/prev_x_reg[4]_i_6_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.555 r  vga_display/prev_x_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.555    vga_display/prev_x_reg[4]_i_3_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  vga_display/prev_x_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.730    77.442    vga_display/total_pixel_reg[31]_47[3]
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.329    77.771 r  vga_display/prev_x[3]_i_43/O
                         net (fo=1, routed)           0.000    77.771    vga_display/prev_x[3]_i_43_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.321 r  vga_display/prev_x_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.321    vga_display/prev_x_reg[3]_i_36_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.435 r  vga_display/prev_x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.435    vga_display/prev_x_reg[3]_i_31_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.549 r  vga_display/prev_x_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.549    vga_display/prev_x_reg[3]_i_26_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.663 r  vga_display/prev_x_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.663    vga_display/prev_x_reg[3]_i_21_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.777 r  vga_display/prev_x_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.777    vga_display/prev_x_reg[3]_i_16_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.891 r  vga_display/prev_x_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.891    vga_display/prev_x_reg[3]_i_11_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.005 r  vga_display/prev_x_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.005    vga_display/prev_x_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.119 r  vga_display/prev_x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.119    vga_display/prev_x_reg[3]_i_3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.276 r  vga_display/prev_x_reg[3]_i_2/CO[1]
                         net (fo=36, routed)          0.774    80.050    vga_display/total_pixel_reg[31]_47[2]
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.329    80.379 r  vga_display/prev_x[2]_i_43/O
                         net (fo=1, routed)           0.000    80.379    vga_display/prev_x[2]_i_43_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.929 r  vga_display/prev_x_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.929    vga_display/prev_x_reg[2]_i_36_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.043 r  vga_display/prev_x_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.043    vga_display/prev_x_reg[2]_i_31_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.157 r  vga_display/prev_x_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    81.157    vga_display/prev_x_reg[2]_i_26_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.271 r  vga_display/prev_x_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.271    vga_display/prev_x_reg[2]_i_21_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.385 r  vga_display/prev_x_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    81.385    vga_display/prev_x_reg[2]_i_16_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.499 r  vga_display/prev_x_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    81.499    vga_display/prev_x_reg[2]_i_11_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.613 r  vga_display/prev_x_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    81.613    vga_display/prev_x_reg[2]_i_6_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.727 r  vga_display/prev_x_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.727    vga_display/prev_x_reg[2]_i_3_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.884 r  vga_display/prev_x_reg[2]_i_2/CO[1]
                         net (fo=36, routed)          0.986    82.870    vga_display/total_pixel_reg[31]_47[1]
    SLICE_X37Y86         LUT2 (Prop_lut2_I0_O)        0.329    83.199 r  vga_display/prev_x[2]_i_1/O
                         net (fo=1, routed)           0.000    83.199    vga_display/prev_x[2]_i_1_n_0
    SLICE_X37Y86         FDCE                                         r  vga_display/prev_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.430    41.430    vga_display/clk_out1
    SLICE_X37Y86         FDCE                                         r  vga_display/prev_x_reg[2]/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.098    41.332    
    SLICE_X37Y86         FDCE (Setup_fdce_C_D)        0.029    41.361    vga_display/prev_x_reg[2]
  -------------------------------------------------------------------
                         required time                         41.361    
                         arrival time                         -83.199    
  -------------------------------------------------------------------
                         slack                                -41.838    

Slack (VIOLATED) :        -39.933ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        79.765ns  (logic 53.215ns (66.715%)  route 26.550ns (33.285%))
  Logic Levels:           284  (CARRY4=257 LUT1=1 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 f  vga_display/total_pixel_reg[4]/Q
                         net (fo=68, routed)          0.640     2.663    vga_display/total_pixel_reg[4]
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124     2.787 r  vga_display/prev_y[7]_i_1074/O
                         net (fo=1, routed)           0.000     2.787    vga_display/prev_y[7]_i_1074_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.300 r  vga_display/prev_y_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.300    vga_display/prev_y_reg[7]_i_1006_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  vga_display/prev_y_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.417    vga_display/prev_y_reg[7]_i_1001_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  vga_display/prev_y_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.534    vga_display/prev_y_reg[7]_i_996_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  vga_display/prev_y_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     3.651    vga_display/prev_y_reg[7]_i_991_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.768 r  vga_display/prev_y_reg[7]_i_986/CO[3]
                         net (fo=1, routed)           0.000     3.768    vga_display/prev_y_reg[7]_i_986_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.885 r  vga_display/prev_y_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000     3.885    vga_display/prev_y_reg[7]_i_981_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.002 r  vga_display/prev_y_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000     4.002    vga_display/prev_y_reg[7]_i_978_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.256 r  vga_display/prev_y_reg[7]_i_977/CO[0]
                         net (fo=35, routed)          1.006     5.262    vga_display/prev_y_reg[7]_i_978_0[0]
    SLICE_X33Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.629 r  vga_display/prev_y[7]_i_1018/O
                         net (fo=1, routed)           0.000     5.629    vga_display/prev_y[7]_i_1018_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.179 r  vga_display/prev_y_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.179    vga_display/prev_y_reg[7]_i_969_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  vga_display/prev_y_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.293    vga_display/prev_y_reg[7]_i_964_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  vga_display/prev_y_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.407    vga_display/prev_y_reg[7]_i_959_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  vga_display/prev_y_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.521    vga_display/prev_y_reg[7]_i_954_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  vga_display/prev_y_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.635    vga_display/prev_y_reg[7]_i_949_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.749 r  vga_display/prev_y_reg[7]_i_944/CO[3]
                         net (fo=1, routed)           0.000     6.749    vga_display/prev_y_reg[7]_i_944_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  vga_display/prev_y_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000     6.863    vga_display/prev_y_reg[7]_i_939_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  vga_display/prev_y_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000     6.977    vga_display/prev_y_reg[7]_i_936_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.134 r  vga_display/prev_y_reg[7]_i_935/CO[1]
                         net (fo=35, routed)          0.886     8.020    vga_display/total_pixel_reg[31]_56[0]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.349 r  vga_display/prev_y[7]_i_976/O
                         net (fo=1, routed)           0.000     8.349    vga_display/prev_y[7]_i_976_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.899 r  vga_display/prev_y_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     8.899    vga_display/prev_y_reg[7]_i_927_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  vga_display/prev_y_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.013    vga_display/prev_y_reg[7]_i_922_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  vga_display/prev_y_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.127    vga_display/prev_y_reg[7]_i_917_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  vga_display/prev_y_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.241    vga_display/prev_y_reg[7]_i_912_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  vga_display/prev_y_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.355    vga_display/prev_y_reg[7]_i_907_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  vga_display/prev_y_reg[7]_i_902/CO[3]
                         net (fo=1, routed)           0.000     9.469    vga_display/prev_y_reg[7]_i_902_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  vga_display/prev_y_reg[7]_i_897/CO[3]
                         net (fo=1, routed)           0.000     9.583    vga_display/prev_y_reg[7]_i_897_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  vga_display/prev_y_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000     9.697    vga_display/prev_y_reg[7]_i_894_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.854 r  vga_display/prev_y_reg[7]_i_893/CO[1]
                         net (fo=35, routed)          1.006    10.860    vga_display/total_pixel_reg[31]_58[0]
    SLICE_X31Y0          LUT3 (Prop_lut3_I0_O)        0.329    11.189 r  vga_display/prev_y[7]_i_934/O
                         net (fo=1, routed)           0.000    11.189    vga_display/prev_y[7]_i_934_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.739 r  vga_display/prev_y_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    11.739    vga_display/prev_y_reg[7]_i_885_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  vga_display/prev_y_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    11.853    vga_display/prev_y_reg[7]_i_880_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  vga_display/prev_y_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    11.967    vga_display/prev_y_reg[7]_i_875_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  vga_display/prev_y_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.081    vga_display/prev_y_reg[7]_i_870_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  vga_display/prev_y_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.195    vga_display/prev_y_reg[7]_i_865_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  vga_display/prev_y_reg[7]_i_860/CO[3]
                         net (fo=1, routed)           0.000    12.309    vga_display/prev_y_reg[7]_i_860_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  vga_display/prev_y_reg[7]_i_855/CO[3]
                         net (fo=1, routed)           0.000    12.423    vga_display/prev_y_reg[7]_i_855_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  vga_display/prev_y_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    12.537    vga_display/prev_y_reg[7]_i_852_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.694 r  vga_display/prev_y_reg[7]_i_851/CO[1]
                         net (fo=35, routed)          0.942    13.636    vga_display/total_pixel_reg[31]_60[0]
    SLICE_X29Y0          LUT3 (Prop_lut3_I0_O)        0.329    13.965 r  vga_display/prev_y[7]_i_892/O
                         net (fo=1, routed)           0.000    13.965    vga_display/prev_y[7]_i_892_n_0
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.515 r  vga_display/prev_y_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.515    vga_display/prev_y_reg[7]_i_843_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.629 r  vga_display/prev_y_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.629    vga_display/prev_y_reg[7]_i_838_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.743 r  vga_display/prev_y_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    14.743    vga_display/prev_y_reg[7]_i_833_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  vga_display/prev_y_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    14.857    vga_display/prev_y_reg[7]_i_828_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  vga_display/prev_y_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    14.971    vga_display/prev_y_reg[7]_i_823_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.085 r  vga_display/prev_y_reg[7]_i_818/CO[3]
                         net (fo=1, routed)           0.000    15.085    vga_display/prev_y_reg[7]_i_818_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.199 r  vga_display/prev_y_reg[7]_i_813/CO[3]
                         net (fo=1, routed)           0.000    15.199    vga_display/prev_y_reg[7]_i_813_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.313 r  vga_display/prev_y_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga_display/prev_y_reg[7]_i_810_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.470 r  vga_display/prev_y_reg[7]_i_809/CO[1]
                         net (fo=35, routed)          1.038    16.508    vga_display/total_pixel_reg[31]_62[0]
    SLICE_X28Y1          LUT3 (Prop_lut3_I0_O)        0.329    16.837 r  vga_display/prev_y[7]_i_846/O
                         net (fo=1, routed)           0.000    16.837    vga_display/prev_y[7]_i_846_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.387 r  vga_display/prev_y_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.387    vga_display/prev_y_reg[7]_i_796_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  vga_display/prev_y_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.501    vga_display/prev_y_reg[7]_i_791_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  vga_display/prev_y_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.615    vga_display/prev_y_reg[7]_i_786_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  vga_display/prev_y_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.729    vga_display/prev_y_reg[7]_i_781_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  vga_display/prev_y_reg[7]_i_776/CO[3]
                         net (fo=1, routed)           0.000    17.843    vga_display/prev_y_reg[7]_i_776_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  vga_display/prev_y_reg[7]_i_771/CO[3]
                         net (fo=1, routed)           0.000    17.957    vga_display/prev_y_reg[7]_i_771_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.071 r  vga_display/prev_y_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.071    vga_display/prev_y_reg[7]_i_768_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.228 r  vga_display/prev_y_reg[7]_i_767/CO[1]
                         net (fo=35, routed)          0.684    18.912    vga_display/total_pixel_reg[31]_64[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.241 r  vga_display/prev_y[7]_i_804/O
                         net (fo=1, routed)           0.000    19.241    vga_display/prev_y[7]_i_804_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.791 r  vga_display/prev_y_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    19.791    vga_display/prev_y_reg[7]_i_754_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.905 r  vga_display/prev_y_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    19.905    vga_display/prev_y_reg[7]_i_749_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  vga_display/prev_y_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.019    vga_display/prev_y_reg[7]_i_744_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.133 r  vga_display/prev_y_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.133    vga_display/prev_y_reg[7]_i_739_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.247 r  vga_display/prev_y_reg[7]_i_734/CO[3]
                         net (fo=1, routed)           0.000    20.247    vga_display/prev_y_reg[7]_i_734_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  vga_display/prev_y_reg[7]_i_729/CO[3]
                         net (fo=1, routed)           0.000    20.361    vga_display/prev_y_reg[7]_i_729_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  vga_display/prev_y_reg[7]_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.475    vga_display/prev_y_reg[7]_i_726_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.632 r  vga_display/prev_y_reg[7]_i_725/CO[1]
                         net (fo=35, routed)          0.893    21.526    vga_display/total_pixel_reg[31]_66[0]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.855 r  vga_display/prev_y[7]_i_766/O
                         net (fo=1, routed)           0.000    21.855    vga_display/prev_y[7]_i_766_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.405 r  vga_display/prev_y_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.405    vga_display/prev_y_reg[7]_i_717_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.519 r  vga_display/prev_y_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.519    vga_display/prev_y_reg[7]_i_712_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.633 r  vga_display/prev_y_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    22.633    vga_display/prev_y_reg[7]_i_707_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  vga_display/prev_y_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.747    vga_display/prev_y_reg[7]_i_702_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.861 r  vga_display/prev_y_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.861    vga_display/prev_y_reg[7]_i_697_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.975 r  vga_display/prev_y_reg[7]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.975    vga_display/prev_y_reg[7]_i_692_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.089 r  vga_display/prev_y_reg[7]_i_687/CO[3]
                         net (fo=1, routed)           0.000    23.089    vga_display/prev_y_reg[7]_i_687_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.203 r  vga_display/prev_y_reg[7]_i_684/CO[3]
                         net (fo=1, routed)           0.000    23.203    vga_display/prev_y_reg[7]_i_684_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.360 r  vga_display/prev_y_reg[7]_i_683/CO[1]
                         net (fo=35, routed)          0.885    24.245    vga_display/total_pixel_reg[31]_68[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    24.574 r  vga_display/prev_y[7]_i_724/O
                         net (fo=1, routed)           0.000    24.574    vga_display/prev_y[7]_i_724_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.124 r  vga_display/prev_y_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.124    vga_display/prev_y_reg[7]_i_675_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  vga_display/prev_y_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.238    vga_display/prev_y_reg[7]_i_670_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  vga_display/prev_y_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.352    vga_display/prev_y_reg[7]_i_665_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  vga_display/prev_y_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.466    vga_display/prev_y_reg[7]_i_660_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  vga_display/prev_y_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.580    vga_display/prev_y_reg[7]_i_655_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  vga_display/prev_y_reg[7]_i_650/CO[3]
                         net (fo=1, routed)           0.000    25.694    vga_display/prev_y_reg[7]_i_650_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  vga_display/prev_y_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    25.808    vga_display/prev_y_reg[7]_i_645_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  vga_display/prev_y_reg[7]_i_642/CO[3]
                         net (fo=1, routed)           0.000    25.922    vga_display/prev_y_reg[7]_i_642_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.079 r  vga_display/prev_y_reg[7]_i_641/CO[1]
                         net (fo=35, routed)          0.899    26.977    vga_display/total_pixel_reg[31]_70[0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  vga_display/prev_y[7]_i_682/O
                         net (fo=1, routed)           0.000    27.306    vga_display/prev_y[7]_i_682_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  vga_display/prev_y_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    27.856    vga_display/prev_y_reg[7]_i_633_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  vga_display/prev_y_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    27.970    vga_display/prev_y_reg[7]_i_628_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.084 r  vga_display/prev_y_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.084    vga_display/prev_y_reg[7]_i_623_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.198 r  vga_display/prev_y_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.198    vga_display/prev_y_reg[7]_i_618_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.312 r  vga_display/prev_y_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.312    vga_display/prev_y_reg[7]_i_613_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.426 r  vga_display/prev_y_reg[7]_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.426    vga_display/prev_y_reg[7]_i_608_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.540 r  vga_display/prev_y_reg[7]_i_603/CO[3]
                         net (fo=1, routed)           0.000    28.540    vga_display/prev_y_reg[7]_i_603_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.654 r  vga_display/prev_y_reg[7]_i_600/CO[3]
                         net (fo=1, routed)           0.000    28.654    vga_display/prev_y_reg[7]_i_600_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.811 r  vga_display/prev_y_reg[7]_i_599/CO[1]
                         net (fo=35, routed)          0.698    29.510    vga_display/total_pixel_reg[31]_72[0]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.839 r  vga_display/prev_y[7]_i_640/O
                         net (fo=1, routed)           0.000    29.839    vga_display/prev_y[7]_i_640_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.389 r  vga_display/prev_y_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    30.389    vga_display/prev_y_reg[7]_i_591_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.503 r  vga_display/prev_y_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.503    vga_display/prev_y_reg[7]_i_586_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.617 r  vga_display/prev_y_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    30.617    vga_display/prev_y_reg[7]_i_581_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.731 r  vga_display/prev_y_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    30.731    vga_display/prev_y_reg[7]_i_576_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.845 r  vga_display/prev_y_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    30.845    vga_display/prev_y_reg[7]_i_571_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.959 r  vga_display/prev_y_reg[7]_i_566/CO[3]
                         net (fo=1, routed)           0.000    30.959    vga_display/prev_y_reg[7]_i_566_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.073 r  vga_display/prev_y_reg[7]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.082    vga_display/prev_y_reg[7]_i_561_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.196 r  vga_display/prev_y_reg[7]_i_558/CO[3]
                         net (fo=1, routed)           0.000    31.196    vga_display/prev_y_reg[7]_i_558_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  vga_display/prev_y_reg[7]_i_557/CO[1]
                         net (fo=35, routed)          0.776    32.129    vga_display/total_pixel_reg[31]_74[0]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    32.458 r  vga_display/prev_y[7]_i_598/O
                         net (fo=1, routed)           0.000    32.458    vga_display/prev_y[7]_i_598_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.008 r  vga_display/prev_y_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.008    vga_display/prev_y_reg[7]_i_549_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.122 r  vga_display/prev_y_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.122    vga_display/prev_y_reg[7]_i_544_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.236 r  vga_display/prev_y_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.236    vga_display/prev_y_reg[7]_i_539_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.350 r  vga_display/prev_y_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    33.359    vga_display/prev_y_reg[7]_i_534_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.473 r  vga_display/prev_y_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    33.473    vga_display/prev_y_reg[7]_i_529_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.587 r  vga_display/prev_y_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000    33.587    vga_display/prev_y_reg[7]_i_524_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.701 r  vga_display/prev_y_reg[7]_i_519/CO[3]
                         net (fo=1, routed)           0.000    33.701    vga_display/prev_y_reg[7]_i_519_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.815 r  vga_display/prev_y_reg[7]_i_516/CO[3]
                         net (fo=1, routed)           0.000    33.815    vga_display/prev_y_reg[7]_i_516_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.972 r  vga_display/prev_y_reg[7]_i_515/CO[1]
                         net (fo=35, routed)          0.903    34.875    vga_display/total_pixel_reg[31]_76[0]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  vga_display/prev_y[7]_i_556/O
                         net (fo=1, routed)           0.000    35.204    vga_display/prev_y[7]_i_556_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.754 r  vga_display/prev_y_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.754    vga_display/prev_y_reg[7]_i_507_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.868 r  vga_display/prev_y_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.868    vga_display/prev_y_reg[7]_i_502_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.982 r  vga_display/prev_y_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.009    35.991    vga_display/prev_y_reg[7]_i_497_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  vga_display/prev_y_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.105    vga_display/prev_y_reg[7]_i_492_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  vga_display/prev_y_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.219    vga_display/prev_y_reg[7]_i_487_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  vga_display/prev_y_reg[7]_i_482/CO[3]
                         net (fo=1, routed)           0.000    36.333    vga_display/prev_y_reg[7]_i_482_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  vga_display/prev_y_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.447    vga_display/prev_y_reg[7]_i_477_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  vga_display/prev_y_reg[7]_i_474/CO[3]
                         net (fo=1, routed)           0.000    36.561    vga_display/prev_y_reg[7]_i_474_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.718 r  vga_display/prev_y_reg[7]_i_473/CO[1]
                         net (fo=35, routed)          1.089    37.807    vga_display/total_pixel_reg[31]_78[0]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.136 r  vga_display/prev_y[7]_i_514/O
                         net (fo=1, routed)           0.000    38.136    vga_display/prev_y[7]_i_514_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.686 r  vga_display/prev_y_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    38.686    vga_display/prev_y_reg[7]_i_465_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.800 r  vga_display/prev_y_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    38.800    vga_display/prev_y_reg[7]_i_460_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.914 r  vga_display/prev_y_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.009    38.923    vga_display/prev_y_reg[7]_i_455_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.037 r  vga_display/prev_y_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.037    vga_display/prev_y_reg[7]_i_450_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.151 r  vga_display/prev_y_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.151    vga_display/prev_y_reg[7]_i_445_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.265 r  vga_display/prev_y_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    39.265    vga_display/prev_y_reg[7]_i_440_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.379 r  vga_display/prev_y_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    39.379    vga_display/prev_y_reg[7]_i_435_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.493 r  vga_display/prev_y_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    39.493    vga_display/prev_y_reg[7]_i_432_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.650 r  vga_display/prev_y_reg[7]_i_431/CO[1]
                         net (fo=35, routed)          0.740    40.390    vga_display/total_pixel_reg[31]_80[0]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.719 r  vga_display/prev_y[7]_i_472/O
                         net (fo=1, routed)           0.000    40.719    vga_display/prev_y[7]_i_472_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.269 r  vga_display/prev_y_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.269    vga_display/prev_y_reg[7]_i_423_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.383 r  vga_display/prev_y_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.383    vga_display/prev_y_reg[7]_i_418_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.497 r  vga_display/prev_y_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    41.497    vga_display/prev_y_reg[7]_i_413_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.611 r  vga_display/prev_y_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    41.611    vga_display/prev_y_reg[7]_i_408_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.725 r  vga_display/prev_y_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    41.725    vga_display/prev_y_reg[7]_i_403_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.839 r  vga_display/prev_y_reg[7]_i_398/CO[3]
                         net (fo=1, routed)           0.000    41.839    vga_display/prev_y_reg[7]_i_398_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.953 r  vga_display/prev_y_reg[7]_i_393/CO[3]
                         net (fo=1, routed)           0.000    41.953    vga_display/prev_y_reg[7]_i_393_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.067 r  vga_display/prev_y_reg[7]_i_390/CO[3]
                         net (fo=1, routed)           0.000    42.067    vga_display/prev_y_reg[7]_i_390_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.224 r  vga_display/prev_y_reg[7]_i_389/CO[1]
                         net (fo=35, routed)          0.934    43.158    vga_display/total_pixel_reg[31]_82[0]
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.329    43.487 r  vga_display/prev_y[7]_i_427/O
                         net (fo=1, routed)           0.000    43.487    vga_display/prev_y[7]_i_427_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.019 r  vga_display/prev_y_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.019    vga_display/prev_y_reg[7]_i_376_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.133 r  vga_display/prev_y_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.133    vga_display/prev_y_reg[7]_i_371_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  vga_display/prev_y_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.247    vga_display/prev_y_reg[7]_i_366_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  vga_display/prev_y_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    44.361    vga_display/prev_y_reg[7]_i_361_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  vga_display/prev_y_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    44.475    vga_display/prev_y_reg[7]_i_356_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  vga_display/prev_y_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    44.589    vga_display/prev_y_reg[7]_i_351_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  vga_display/prev_y_reg[7]_i_348/CO[3]
                         net (fo=1, routed)           0.000    44.703    vga_display/prev_y_reg[7]_i_348_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  vga_display/prev_y_reg[7]_i_347/CO[1]
                         net (fo=35, routed)          0.780    45.640    vga_display/total_pixel_reg[31]_84[0]
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.329    45.969 r  vga_display/prev_y[7]_i_388/O
                         net (fo=1, routed)           0.000    45.969    vga_display/prev_y[7]_i_388_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.502 r  vga_display/prev_y_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.502    vga_display/prev_y_reg[7]_i_318_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.619 r  vga_display/prev_y_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    46.619    vga_display/prev_y_reg[7]_i_313_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.736 r  vga_display/prev_y_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    46.736    vga_display/prev_y_reg[7]_i_308_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.853 r  vga_display/prev_y_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    46.853    vga_display/prev_y_reg[7]_i_303_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.970 r  vga_display/prev_y_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    46.970    vga_display/prev_y_reg[7]_i_298_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.087 r  vga_display/prev_y_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000    47.087    vga_display/prev_y_reg[7]_i_293_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.204 r  vga_display/prev_y_reg[7]_i_288/CO[3]
                         net (fo=1, routed)           0.000    47.204    vga_display/prev_y_reg[7]_i_288_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.321 r  vga_display/prev_y_reg[7]_i_285/CO[3]
                         net (fo=1, routed)           0.000    47.321    vga_display/prev_y_reg[7]_i_285_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.478 r  vga_display/prev_y_reg[7]_i_284/CO[1]
                         net (fo=35, routed)          0.835    48.313    vga_display/total_pixel_reg[31]_86[0]
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.332    48.645 r  vga_display/prev_y[7]_i_346/O
                         net (fo=1, routed)           0.000    48.645    vga_display/prev_y[7]_i_346_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.195 r  vga_display/prev_y_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    49.195    vga_display/prev_y_reg[7]_i_279_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.309 r  vga_display/prev_y_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.309    vga_display/prev_y_reg[7]_i_243_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.423 r  vga_display/prev_y_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    49.423    vga_display/prev_y_reg[7]_i_238_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.537 r  vga_display/prev_y_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    49.537    vga_display/prev_y_reg[7]_i_233_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.651 r  vga_display/prev_y_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    49.651    vga_display/prev_y_reg[7]_i_228_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.765 r  vga_display/prev_y_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.765    vga_display/prev_y_reg[7]_i_223_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  vga_display/prev_y_reg[7]_i_218/CO[3]
                         net (fo=1, routed)           0.001    49.880    vga_display/prev_y_reg[7]_i_218_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.994 r  vga_display/prev_y_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    49.994    vga_display/prev_y_reg[7]_i_215_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.151 r  vga_display/prev_y_reg[7]_i_214/CO[1]
                         net (fo=35, routed)          0.712    50.863    vga_display/total_pixel_reg[31]_88[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.329    51.192 r  vga_display/prev_y[7]_i_343/O
                         net (fo=1, routed)           0.000    51.192    vga_display/prev_y[7]_i_343_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.725 r  vga_display/prev_y_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.001    51.725    vga_display/prev_y_reg[7]_i_274_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.842 r  vga_display/prev_y_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    51.842    vga_display/prev_y_reg[7]_i_209_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.959 r  vga_display/prev_y_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    51.959    vga_display/prev_y_reg[7]_i_178_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.076 r  vga_display/prev_y_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.076    vga_display/prev_y_reg[7]_i_173_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.193 r  vga_display/prev_y_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    52.193    vga_display/prev_y_reg[7]_i_168_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.310 r  vga_display/prev_y_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.310    vga_display/prev_y_reg[7]_i_163_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.427 r  vga_display/prev_y_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    52.427    vga_display/prev_y_reg[7]_i_158_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.544 r  vga_display/prev_y_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    52.544    vga_display/prev_y_reg[7]_i_155_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.701 r  vga_display/prev_y_reg[7]_i_154/CO[1]
                         net (fo=35, routed)          1.031    53.732    vga_display/total_pixel_reg[31]_90[0]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.332    54.064 r  vga_display/prev_y[7]_i_340/O
                         net (fo=1, routed)           0.000    54.064    vga_display/prev_y[7]_i_340_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.614 r  vga_display/prev_y_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    54.614    vga_display/prev_y_reg[7]_i_269_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  vga_display/prev_y_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    54.728    vga_display/prev_y_reg[7]_i_204_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.842 r  vga_display/prev_y_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    54.843    vga_display/prev_y_reg[7]_i_149_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.957 r  vga_display/prev_y_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    54.957    vga_display/prev_y_reg[7]_i_123_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  vga_display/prev_y_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.071    vga_display/prev_y_reg[7]_i_118_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  vga_display/prev_y_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    55.185    vga_display/prev_y_reg[7]_i_113_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  vga_display/prev_y_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.299    vga_display/prev_y_reg[7]_i_108_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  vga_display/prev_y_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.413    vga_display/prev_y_reg[7]_i_105_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.570 r  vga_display/prev_y_reg[7]_i_104/CO[1]
                         net (fo=35, routed)          0.765    56.335    vga_display/total_pixel_reg[31]_92[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.329    56.664 r  vga_display/prev_y[7]_i_337/O
                         net (fo=1, routed)           0.000    56.664    vga_display/prev_y[7]_i_337_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.214 r  vga_display/prev_y_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.001    57.215    vga_display/prev_y_reg[7]_i_264_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.329 r  vga_display/prev_y_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    57.329    vga_display/prev_y_reg[7]_i_199_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.443 r  vga_display/prev_y_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    57.443    vga_display/prev_y_reg[7]_i_144_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.557 r  vga_display/prev_y_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    57.557    vga_display/prev_y_reg[7]_i_99_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.671 r  vga_display/prev_y_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    57.671    vga_display/prev_y_reg[7]_i_78_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.785 r  vga_display/prev_y_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.785    vga_display/prev_y_reg[7]_i_73_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.899 r  vga_display/prev_y_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    57.899    vga_display/prev_y_reg[7]_i_68_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.013 r  vga_display/prev_y_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.013    vga_display/prev_y_reg[7]_i_65_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.170 r  vga_display/prev_y_reg[7]_i_64/CO[1]
                         net (fo=35, routed)          0.894    59.064    vga_display/total_pixel_reg[31]_94[0]
    SLICE_X35Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.849 r  vga_display/prev_y_reg[7]_i_259/CO[3]
                         net (fo=1, routed)           0.000    59.849    vga_display/prev_y_reg[7]_i_259_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.963 r  vga_display/prev_y_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    59.963    vga_display/prev_y_reg[7]_i_194_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.077 r  vga_display/prev_y_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    60.077    vga_display/prev_y_reg[7]_i_139_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.191 r  vga_display/prev_y_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    60.191    vga_display/prev_y_reg[7]_i_94_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.305 r  vga_display/prev_y_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.305    vga_display/prev_y_reg[7]_i_59_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.419 r  vga_display/prev_y_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.419    vga_display/prev_y_reg[7]_i_43_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.533 r  vga_display/prev_y_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.533    vga_display/prev_y_reg[7]_i_38_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.647 r  vga_display/prev_y_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.647    vga_display/prev_y_reg[7]_i_35_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.804 r  vga_display/prev_y_reg[7]_i_34/CO[1]
                         net (fo=35, routed)          0.569    61.373    vga_display/total_pixel_reg[31]_96[0]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.329    61.702 r  vga_display/prev_y[7]_i_331/O
                         net (fo=1, routed)           0.000    61.702    vga_display/prev_y[7]_i_331_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.235 r  vga_display/prev_y_reg[7]_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.235    vga_display/prev_y_reg[7]_i_254_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.352 r  vga_display/prev_y_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000    62.352    vga_display/prev_y_reg[7]_i_189_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.469 r  vga_display/prev_y_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    62.469    vga_display/prev_y_reg[7]_i_134_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.586 r  vga_display/prev_y_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.586    vga_display/prev_y_reg[7]_i_89_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.703 r  vga_display/prev_y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.703    vga_display/prev_y_reg[7]_i_54_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.820 r  vga_display/prev_y_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.820    vga_display/prev_y_reg[7]_i_29_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.937 r  vga_display/prev_y_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.937    vga_display/prev_y_reg[7]_i_18_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.054 r  vga_display/prev_y_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.054    vga_display/prev_y_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.211 r  vga_display/prev_y_reg[7]_i_14/CO[1]
                         net (fo=35, routed)          0.717    63.928    vga_display/total_pixel_reg[31]_98[0]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    64.260 r  vga_display/prev_y[7]_i_328/O
                         net (fo=1, routed)           0.000    64.260    vga_display/prev_y[7]_i_328_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.810 r  vga_display/prev_y_reg[7]_i_249/CO[3]
                         net (fo=1, routed)           0.000    64.810    vga_display/prev_y_reg[7]_i_249_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  vga_display/prev_y_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    64.924    vga_display/prev_y_reg[7]_i_184_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  vga_display/prev_y_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    65.038    vga_display/prev_y_reg[7]_i_129_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  vga_display/prev_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    65.152    vga_display/prev_y_reg[7]_i_84_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  vga_display/prev_y_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.266    vga_display/prev_y_reg[7]_i_49_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  vga_display/prev_y_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.380    vga_display/prev_y_reg[7]_i_24_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  vga_display/prev_y_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.494    vga_display/prev_y_reg[7]_i_9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  vga_display/prev_y_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.608    vga_display/prev_y_reg[7]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.765 r  vga_display/prev_y_reg[7]_i_4/CO[1]
                         net (fo=35, routed)          0.881    66.646    vga_display/total_pixel_reg[31]_100[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  vga_display/prev_y_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    67.431    vga_display/prev_y_reg[7]_i_248_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  vga_display/prev_y_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    67.545    vga_display/prev_y_reg[7]_i_183_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  vga_display/prev_y_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    67.659    vga_display/prev_y_reg[7]_i_128_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  vga_display/prev_y_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    67.773    vga_display/prev_y_reg[7]_i_83_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  vga_display/prev_y_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.009    67.896    vga_display/prev_y_reg[7]_i_48_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.010 r  vga_display/prev_y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_y_reg[7]_i_23_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_y_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_y_reg[7]_i_8_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_y_reg[7]_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.395 r  vga_display/prev_y_reg[7]_i_2/CO[1]
                         net (fo=36, routed)          0.870    69.265    vga_display/total_pixel_reg[31]_102[6]
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.594 r  vga_display/prev_y[6]_i_43/O
                         net (fo=1, routed)           0.000    69.594    vga_display/prev_y[6]_i_43_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.144 r  vga_display/prev_y_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009    70.153    vga_display/prev_y_reg[6]_i_36_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.267 r  vga_display/prev_y_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.267    vga_display/prev_y_reg[6]_i_31_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.381 r  vga_display/prev_y_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.381    vga_display/prev_y_reg[6]_i_26_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.495 r  vga_display/prev_y_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.495    vga_display/prev_y_reg[6]_i_21_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.609 r  vga_display/prev_y_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.609    vga_display/prev_y_reg[6]_i_16_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.723 r  vga_display/prev_y_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.723    vga_display/prev_y_reg[6]_i_11_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.837 r  vga_display/prev_y_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.837    vga_display/prev_y_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.951 r  vga_display/prev_y_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.951    vga_display/prev_y_reg[6]_i_3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.108 r  vga_display/prev_y_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.939    72.047    vga_display/total_pixel_reg[31]_102[5]
    SLICE_X36Y74         LUT3 (Prop_lut3_I0_O)        0.329    72.376 r  vga_display/prev_y[5]_i_43/O
                         net (fo=1, routed)           0.000    72.376    vga_display/prev_y[5]_i_43_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.926 r  vga_display/prev_y_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.009    72.935    vga_display/prev_y_reg[5]_i_36_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.049 r  vga_display/prev_y_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.049    vga_display/prev_y_reg[5]_i_31_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.163 r  vga_display/prev_y_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.163    vga_display/prev_y_reg[5]_i_26_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.277 r  vga_display/prev_y_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.277    vga_display/prev_y_reg[5]_i_21_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.391 r  vga_display/prev_y_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.391    vga_display/prev_y_reg[5]_i_16_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  vga_display/prev_y_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.505    vga_display/prev_y_reg[5]_i_11_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  vga_display/prev_y_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.619    vga_display/prev_y_reg[5]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  vga_display/prev_y_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.733    vga_display/prev_y_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.890 r  vga_display/prev_y_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          1.017    74.907    vga_display/total_pixel_reg[31]_102[4]
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    75.707 r  vga_display/prev_y_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.009    75.716    vga_display/prev_y_reg[4]_i_36_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.833 r  vga_display/prev_y_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    75.833    vga_display/prev_y_reg[4]_i_31_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.950 r  vga_display/prev_y_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.950    vga_display/prev_y_reg[4]_i_26_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.067 r  vga_display/prev_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.067    vga_display/prev_y_reg[4]_i_21_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.184 r  vga_display/prev_y_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.184    vga_display/prev_y_reg[4]_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.301 r  vga_display/prev_y_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.301    vga_display/prev_y_reg[4]_i_11_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.418 r  vga_display/prev_y_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.418    vga_display/prev_y_reg[4]_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.535 r  vga_display/prev_y_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.535    vga_display/prev_y_reg[4]_i_3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.692 r  vga_display/prev_y_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.995    77.687    vga_display/total_pixel_reg[31]_102[3]
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.332    78.019 r  vga_display/prev_y[3]_i_43/O
                         net (fo=1, routed)           0.000    78.019    vga_display/prev_y[3]_i_43_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.569 r  vga_display/prev_y_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.569    vga_display/prev_y_reg[3]_i_36_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.683 r  vga_display/prev_y_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.683    vga_display/prev_y_reg[3]_i_31_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.797 r  vga_display/prev_y_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.797    vga_display/prev_y_reg[3]_i_26_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.911 r  vga_display/prev_y_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.911    vga_display/prev_y_reg[3]_i_21_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.025 r  vga_display/prev_y_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    79.025    vga_display/prev_y_reg[3]_i_16_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.139 r  vga_display/prev_y_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    79.139    vga_display/prev_y_reg[3]_i_11_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.253 r  vga_display/prev_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.253    vga_display/prev_y_reg[3]_i_6_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.367 r  vga_display/prev_y_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.367    vga_display/prev_y_reg[3]_i_3_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.524 r  vga_display/prev_y_reg[3]_i_2/CO[1]
                         net (fo=36, routed)          1.449    80.973    vga_display/total_pixel_reg[31]_102[2]
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.358    81.331 r  vga_display/prev_y[3]_i_1/O
                         net (fo=1, routed)           0.000    81.331    vga_display/prev_y[3]_i_1_n_0
    SLICE_X37Y72         FDCE                                         r  vga_display/prev_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.421    41.421    vga_display/clk_out1
    SLICE_X37Y72         FDCE                                         r  vga_display/prev_y_reg[3]/C
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.098    41.323    
    SLICE_X37Y72         FDCE (Setup_fdce_C_D)        0.075    41.398    vga_display/prev_y_reg[3]
  -------------------------------------------------------------------
                         required time                         41.398    
                         arrival time                         -81.331    
  -------------------------------------------------------------------
                         slack                                -39.933    

Slack (VIOLATED) :        -39.404ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        79.192ns  (logic 53.365ns (67.387%)  route 25.827ns (32.613%))
  Logic Levels:           286  (CARRY4=258 LUT2=2 LUT3=26)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 r  vga_display/total_pixel_reg[0]/Q
                         net (fo=67, routed)          0.653     2.675    vga_display/total_pixel_reg[0]
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.124     2.799 r  vga_display/prev_x[7]_i_1091/O
                         net (fo=1, routed)           0.000     2.799    vga_display/prev_x[7]_i_1091_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.331 r  vga_display/prev_x_reg[7]_i_1021/CO[3]
                         net (fo=1, routed)           0.000     3.331    vga_display/prev_x_reg[7]_i_1021_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.445 r  vga_display/prev_x_reg[7]_i_1016/CO[3]
                         net (fo=1, routed)           0.000     3.445    vga_display/prev_x_reg[7]_i_1016_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.559 r  vga_display/prev_x_reg[7]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     3.559    vga_display/prev_x_reg[7]_i_1011_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.673 r  vga_display/prev_x_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.673    vga_display/prev_x_reg[7]_i_1006_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.787 r  vga_display/prev_x_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.787    vga_display/prev_x_reg[7]_i_1001_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.901 r  vga_display/prev_x_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.901    vga_display/prev_x_reg[7]_i_996_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.015 r  vga_display/prev_x_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     4.015    vga_display/prev_x_reg[7]_i_991_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.129 r  vga_display/prev_x_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000     4.129    vga_display/prev_x_reg[7]_i_988_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.400 r  vga_display/prev_x_reg[7]_i_987/CO[0]
                         net (fo=35, routed)          1.103     5.504    vga_display/prev_x_reg[7]_i_988_0[0]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.373     5.877 r  vga_display/prev_x[7]_i_1025/O
                         net (fo=1, routed)           0.000     5.877    vga_display/prev_x[7]_i_1025_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  vga_display/prev_x_reg[7]_i_974/CO[3]
                         net (fo=1, routed)           0.000     6.409    vga_display/prev_x_reg[7]_i_974_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  vga_display/prev_x_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.523    vga_display/prev_x_reg[7]_i_969_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  vga_display/prev_x_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.637    vga_display/prev_x_reg[7]_i_964_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  vga_display/prev_x_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.751    vga_display/prev_x_reg[7]_i_959_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  vga_display/prev_x_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.865    vga_display/prev_x_reg[7]_i_954_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vga_display/prev_x_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.979    vga_display/prev_x_reg[7]_i_949_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  vga_display/prev_x_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000     7.093    vga_display/prev_x_reg[7]_i_946_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.250 r  vga_display/prev_x_reg[7]_i_945/CO[1]
                         net (fo=35, routed)          1.097     8.347    vga_display/total_pixel_reg[31]_1[0]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.676 r  vga_display/prev_x[7]_i_986/O
                         net (fo=1, routed)           0.000     8.676    vga_display/prev_x[7]_i_986_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  vga_display/prev_x_reg[7]_i_937/CO[3]
                         net (fo=1, routed)           0.000     9.226    vga_display/prev_x_reg[7]_i_937_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  vga_display/prev_x_reg[7]_i_932/CO[3]
                         net (fo=1, routed)           0.000     9.340    vga_display/prev_x_reg[7]_i_932_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  vga_display/prev_x_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     9.454    vga_display/prev_x_reg[7]_i_927_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  vga_display/prev_x_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.568    vga_display/prev_x_reg[7]_i_922_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  vga_display/prev_x_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.682    vga_display/prev_x_reg[7]_i_917_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  vga_display/prev_x_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.796    vga_display/prev_x_reg[7]_i_912_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  vga_display/prev_x_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.910    vga_display/prev_x_reg[7]_i_907_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.024 r  vga_display/prev_x_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    10.024    vga_display/prev_x_reg[7]_i_904_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.181 r  vga_display/prev_x_reg[7]_i_903/CO[1]
                         net (fo=35, routed)          0.825    11.006    vga_display/total_pixel_reg[31]_3[0]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329    11.335 r  vga_display/prev_x[7]_i_944/O
                         net (fo=1, routed)           0.000    11.335    vga_display/prev_x[7]_i_944_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.885 r  vga_display/prev_x_reg[7]_i_895/CO[3]
                         net (fo=1, routed)           0.000    11.885    vga_display/prev_x_reg[7]_i_895_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.999 r  vga_display/prev_x_reg[7]_i_890/CO[3]
                         net (fo=1, routed)           0.000    11.999    vga_display/prev_x_reg[7]_i_890_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.113 r  vga_display/prev_x_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    12.113    vga_display/prev_x_reg[7]_i_885_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.227 r  vga_display/prev_x_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    12.227    vga_display/prev_x_reg[7]_i_880_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  vga_display/prev_x_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    12.341    vga_display/prev_x_reg[7]_i_875_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.455 r  vga_display/prev_x_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.455    vga_display/prev_x_reg[7]_i_870_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.569 r  vga_display/prev_x_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.569    vga_display/prev_x_reg[7]_i_865_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.683 r  vga_display/prev_x_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.683    vga_display/prev_x_reg[7]_i_862_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.840 r  vga_display/prev_x_reg[7]_i_861/CO[1]
                         net (fo=35, routed)          0.892    13.733    vga_display/total_pixel_reg[31]_5[0]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.062 r  vga_display/prev_x[7]_i_902/O
                         net (fo=1, routed)           0.000    14.062    vga_display/prev_x[7]_i_902_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.612 r  vga_display/prev_x_reg[7]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.612    vga_display/prev_x_reg[7]_i_853_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  vga_display/prev_x_reg[7]_i_848/CO[3]
                         net (fo=1, routed)           0.000    14.726    vga_display/prev_x_reg[7]_i_848_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  vga_display/prev_x_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.840    vga_display/prev_x_reg[7]_i_843_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  vga_display/prev_x_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.954    vga_display/prev_x_reg[7]_i_838_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.068 r  vga_display/prev_x_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    15.068    vga_display/prev_x_reg[7]_i_833_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.182 r  vga_display/prev_x_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    15.182    vga_display/prev_x_reg[7]_i_828_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.296 r  vga_display/prev_x_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    15.296    vga_display/prev_x_reg[7]_i_823_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.410 r  vga_display/prev_x_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    15.410    vga_display/prev_x_reg[7]_i_820_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.567 r  vga_display/prev_x_reg[7]_i_819/CO[1]
                         net (fo=35, routed)          0.957    16.523    vga_display/total_pixel_reg[31]_7[0]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.308 r  vga_display/prev_x_reg[7]_i_811/CO[3]
                         net (fo=1, routed)           0.000    17.308    vga_display/prev_x_reg[7]_i_811_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  vga_display/prev_x_reg[7]_i_806/CO[3]
                         net (fo=1, routed)           0.000    17.422    vga_display/prev_x_reg[7]_i_806_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  vga_display/prev_x_reg[7]_i_801/CO[3]
                         net (fo=1, routed)           0.000    17.536    vga_display/prev_x_reg[7]_i_801_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  vga_display/prev_x_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.650    vga_display/prev_x_reg[7]_i_796_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  vga_display/prev_x_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.764    vga_display/prev_x_reg[7]_i_791_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  vga_display/prev_x_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.878    vga_display/prev_x_reg[7]_i_786_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  vga_display/prev_x_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.992    vga_display/prev_x_reg[7]_i_781_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  vga_display/prev_x_reg[7]_i_778/CO[3]
                         net (fo=1, routed)           0.000    18.106    vga_display/prev_x_reg[7]_i_778_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  vga_display/prev_x_reg[7]_i_777/CO[1]
                         net (fo=35, routed)          0.757    19.020    vga_display/total_pixel_reg[31]_9[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.349 r  vga_display/prev_x[7]_i_818/O
                         net (fo=1, routed)           0.000    19.349    vga_display/prev_x[7]_i_818_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.899 r  vga_display/prev_x_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.899    vga_display/prev_x_reg[7]_i_769_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.013 r  vga_display/prev_x_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.013    vga_display/prev_x_reg[7]_i_764_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.127 r  vga_display/prev_x_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.127    vga_display/prev_x_reg[7]_i_759_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.241 r  vga_display/prev_x_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.241    vga_display/prev_x_reg[7]_i_754_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  vga_display/prev_x_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.355    vga_display/prev_x_reg[7]_i_749_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.469 r  vga_display/prev_x_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.469    vga_display/prev_x_reg[7]_i_744_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.583 r  vga_display/prev_x_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.583    vga_display/prev_x_reg[7]_i_739_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.697 r  vga_display/prev_x_reg[7]_i_736/CO[3]
                         net (fo=1, routed)           0.000    20.697    vga_display/prev_x_reg[7]_i_736_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.854 r  vga_display/prev_x_reg[7]_i_735/CO[1]
                         net (fo=35, routed)          0.915    21.769    vga_display/total_pixel_reg[31]_11[0]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.098 r  vga_display/prev_x[7]_i_776/O
                         net (fo=1, routed)           0.000    22.098    vga_display/prev_x[7]_i_776_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.648 r  vga_display/prev_x_reg[7]_i_727/CO[3]
                         net (fo=1, routed)           0.000    22.648    vga_display/prev_x_reg[7]_i_727_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  vga_display/prev_x_reg[7]_i_722/CO[3]
                         net (fo=1, routed)           0.000    22.762    vga_display/prev_x_reg[7]_i_722_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  vga_display/prev_x_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.876    vga_display/prev_x_reg[7]_i_717_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  vga_display/prev_x_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.990    vga_display/prev_x_reg[7]_i_712_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.104 r  vga_display/prev_x_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    23.104    vga_display/prev_x_reg[7]_i_707_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.218 r  vga_display/prev_x_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    23.218    vga_display/prev_x_reg[7]_i_702_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.332 r  vga_display/prev_x_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    23.332    vga_display/prev_x_reg[7]_i_697_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.446 r  vga_display/prev_x_reg[7]_i_694/CO[3]
                         net (fo=1, routed)           0.000    23.446    vga_display/prev_x_reg[7]_i_694_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.603 r  vga_display/prev_x_reg[7]_i_693/CO[1]
                         net (fo=35, routed)          0.898    24.501    vga_display/total_pixel_reg[31]_13[0]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.830 r  vga_display/prev_x[7]_i_734/O
                         net (fo=1, routed)           0.000    24.830    vga_display/prev_x[7]_i_734_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  vga_display/prev_x_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    25.380    vga_display/prev_x_reg[7]_i_685_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  vga_display/prev_x_reg[7]_i_680/CO[3]
                         net (fo=1, routed)           0.000    25.494    vga_display/prev_x_reg[7]_i_680_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.608 r  vga_display/prev_x_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.608    vga_display/prev_x_reg[7]_i_675_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.722 r  vga_display/prev_x_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.722    vga_display/prev_x_reg[7]_i_670_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.836 r  vga_display/prev_x_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.836    vga_display/prev_x_reg[7]_i_665_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  vga_display/prev_x_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.950    vga_display/prev_x_reg[7]_i_660_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.064 r  vga_display/prev_x_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    26.064    vga_display/prev_x_reg[7]_i_655_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.178 r  vga_display/prev_x_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    26.178    vga_display/prev_x_reg[7]_i_652_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.335 r  vga_display/prev_x_reg[7]_i_651/CO[1]
                         net (fo=35, routed)          0.956    27.291    vga_display/total_pixel_reg[31]_15[0]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.620 r  vga_display/prev_x[7]_i_692/O
                         net (fo=1, routed)           0.000    27.620    vga_display/prev_x[7]_i_692_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.153 r  vga_display/prev_x_reg[7]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.153    vga_display/prev_x_reg[7]_i_643_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.270 r  vga_display/prev_x_reg[7]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.270    vga_display/prev_x_reg[7]_i_638_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.387 r  vga_display/prev_x_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    28.387    vga_display/prev_x_reg[7]_i_633_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  vga_display/prev_x_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.504    vga_display/prev_x_reg[7]_i_628_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  vga_display/prev_x_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.621    vga_display/prev_x_reg[7]_i_623_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  vga_display/prev_x_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.738    vga_display/prev_x_reg[7]_i_618_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  vga_display/prev_x_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.855    vga_display/prev_x_reg[7]_i_613_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  vga_display/prev_x_reg[7]_i_610/CO[3]
                         net (fo=1, routed)           0.000    28.972    vga_display/prev_x_reg[7]_i_610_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.129 r  vga_display/prev_x_reg[7]_i_609/CO[1]
                         net (fo=35, routed)          0.771    29.900    vga_display/total_pixel_reg[31]_17[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.232 r  vga_display/prev_x[7]_i_650/O
                         net (fo=1, routed)           0.000    30.232    vga_display/prev_x[7]_i_650_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.782 r  vga_display/prev_x_reg[7]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.782    vga_display/prev_x_reg[7]_i_601_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  vga_display/prev_x_reg[7]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.896    vga_display/prev_x_reg[7]_i_596_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  vga_display/prev_x_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    31.010    vga_display/prev_x_reg[7]_i_591_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  vga_display/prev_x_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.124    vga_display/prev_x_reg[7]_i_586_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.238 r  vga_display/prev_x_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    31.238    vga_display/prev_x_reg[7]_i_581_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  vga_display/prev_x_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    31.352    vga_display/prev_x_reg[7]_i_576_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  vga_display/prev_x_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    31.466    vga_display/prev_x_reg[7]_i_571_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  vga_display/prev_x_reg[7]_i_568/CO[3]
                         net (fo=1, routed)           0.000    31.580    vga_display/prev_x_reg[7]_i_568_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.737 r  vga_display/prev_x_reg[7]_i_567/CO[1]
                         net (fo=35, routed)          0.882    32.619    vga_display/total_pixel_reg[31]_19[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.948 r  vga_display/prev_x[7]_i_608/O
                         net (fo=1, routed)           0.000    32.948    vga_display/prev_x[7]_i_608_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.498 r  vga_display/prev_x_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    33.498    vga_display/prev_x_reg[7]_i_559_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.612 r  vga_display/prev_x_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    33.612    vga_display/prev_x_reg[7]_i_554_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.726 r  vga_display/prev_x_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.726    vga_display/prev_x_reg[7]_i_549_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.840 r  vga_display/prev_x_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.840    vga_display/prev_x_reg[7]_i_544_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.954 r  vga_display/prev_x_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.954    vga_display/prev_x_reg[7]_i_539_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  vga_display/prev_x_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    34.077    vga_display/prev_x_reg[7]_i_534_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.191 r  vga_display/prev_x_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.191    vga_display/prev_x_reg[7]_i_529_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.305 r  vga_display/prev_x_reg[7]_i_526/CO[3]
                         net (fo=1, routed)           0.000    34.305    vga_display/prev_x_reg[7]_i_526_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.462 r  vga_display/prev_x_reg[7]_i_525/CO[1]
                         net (fo=35, routed)          0.949    35.411    vga_display/total_pixel_reg[31]_21[0]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.740 r  vga_display/prev_x[7]_i_566/O
                         net (fo=1, routed)           0.000    35.740    vga_display/prev_x[7]_i_566_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.290 r  vga_display/prev_x_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000    36.290    vga_display/prev_x_reg[7]_i_517_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.404 r  vga_display/prev_x_reg[7]_i_512/CO[3]
                         net (fo=1, routed)           0.000    36.404    vga_display/prev_x_reg[7]_i_512_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.518 r  vga_display/prev_x_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.009    36.527    vga_display/prev_x_reg[7]_i_507_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  vga_display/prev_x_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.641    vga_display/prev_x_reg[7]_i_502_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  vga_display/prev_x_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.755    vga_display/prev_x_reg[7]_i_497_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  vga_display/prev_x_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.869    vga_display/prev_x_reg[7]_i_492_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  vga_display/prev_x_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.983    vga_display/prev_x_reg[7]_i_487_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  vga_display/prev_x_reg[7]_i_484/CO[3]
                         net (fo=1, routed)           0.000    37.097    vga_display/prev_x_reg[7]_i_484_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  vga_display/prev_x_reg[7]_i_483/CO[1]
                         net (fo=35, routed)          0.768    38.022    vga_display/total_pixel_reg[31]_23[0]
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.329    38.351 r  vga_display/prev_x[7]_i_524/O
                         net (fo=1, routed)           0.000    38.351    vga_display/prev_x[7]_i_524_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.901 r  vga_display/prev_x_reg[7]_i_475/CO[3]
                         net (fo=1, routed)           0.000    38.901    vga_display/prev_x_reg[7]_i_475_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.015 r  vga_display/prev_x_reg[7]_i_470/CO[3]
                         net (fo=1, routed)           0.000    39.015    vga_display/prev_x_reg[7]_i_470_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.129 r  vga_display/prev_x_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    39.129    vga_display/prev_x_reg[7]_i_465_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.243 r  vga_display/prev_x_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    39.243    vga_display/prev_x_reg[7]_i_460_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  vga_display/prev_x_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    39.357    vga_display/prev_x_reg[7]_i_455_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  vga_display/prev_x_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.471    vga_display/prev_x_reg[7]_i_450_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  vga_display/prev_x_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.585    vga_display/prev_x_reg[7]_i_445_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  vga_display/prev_x_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    39.699    vga_display/prev_x_reg[7]_i_442_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.856 r  vga_display/prev_x_reg[7]_i_441/CO[1]
                         net (fo=35, routed)          0.866    40.721    vga_display/total_pixel_reg[31]_25[0]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.050 r  vga_display/prev_x[7]_i_482/O
                         net (fo=1, routed)           0.000    41.050    vga_display/prev_x[7]_i_482_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.600 r  vga_display/prev_x_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.600    vga_display/prev_x_reg[7]_i_433_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.714 r  vga_display/prev_x_reg[7]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.714    vga_display/prev_x_reg[7]_i_428_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  vga_display/prev_x_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.828    vga_display/prev_x_reg[7]_i_423_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  vga_display/prev_x_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.942    vga_display/prev_x_reg[7]_i_418_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  vga_display/prev_x_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    42.056    vga_display/prev_x_reg[7]_i_413_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  vga_display/prev_x_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    42.170    vga_display/prev_x_reg[7]_i_408_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  vga_display/prev_x_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    42.284    vga_display/prev_x_reg[7]_i_403_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  vga_display/prev_x_reg[7]_i_400/CO[3]
                         net (fo=1, routed)           0.000    42.398    vga_display/prev_x_reg[7]_i_400_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.555 r  vga_display/prev_x_reg[7]_i_399/CO[1]
                         net (fo=35, routed)          0.980    43.535    vga_display/total_pixel_reg[31]_27[0]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.329    43.864 r  vga_display/prev_x[7]_i_440/O
                         net (fo=1, routed)           0.000    43.864    vga_display/prev_x[7]_i_440_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.414 r  vga_display/prev_x_reg[7]_i_391/CO[3]
                         net (fo=1, routed)           0.000    44.414    vga_display/prev_x_reg[7]_i_391_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  vga_display/prev_x_reg[7]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.528    vga_display/prev_x_reg[7]_i_386_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  vga_display/prev_x_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    44.642    vga_display/prev_x_reg[7]_i_381_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  vga_display/prev_x_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.756    vga_display/prev_x_reg[7]_i_376_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  vga_display/prev_x_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.870    vga_display/prev_x_reg[7]_i_371_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  vga_display/prev_x_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.984    vga_display/prev_x_reg[7]_i_366_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  vga_display/prev_x_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    45.098    vga_display/prev_x_reg[7]_i_361_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  vga_display/prev_x_reg[7]_i_358/CO[3]
                         net (fo=1, routed)           0.000    45.212    vga_display/prev_x_reg[7]_i_358_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.369 r  vga_display/prev_x_reg[7]_i_357/CO[1]
                         net (fo=35, routed)          0.780    46.149    vga_display/total_pixel_reg[31]_29[0]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.329    46.478 r  vga_display/prev_x[7]_i_398/O
                         net (fo=1, routed)           0.000    46.478    vga_display/prev_x[7]_i_398_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.028 r  vga_display/prev_x_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    47.028    vga_display/prev_x_reg[7]_i_328_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.142 r  vga_display/prev_x_reg[7]_i_323/CO[3]
                         net (fo=1, routed)           0.000    47.142    vga_display/prev_x_reg[7]_i_323_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.256 r  vga_display/prev_x_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    47.256    vga_display/prev_x_reg[7]_i_318_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.370 r  vga_display/prev_x_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    47.370    vga_display/prev_x_reg[7]_i_313_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.484 r  vga_display/prev_x_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    47.484    vga_display/prev_x_reg[7]_i_308_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.598 r  vga_display/prev_x_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    47.598    vga_display/prev_x_reg[7]_i_303_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.712 r  vga_display/prev_x_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    47.712    vga_display/prev_x_reg[7]_i_298_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.826 r  vga_display/prev_x_reg[7]_i_295/CO[3]
                         net (fo=1, routed)           0.000    47.826    vga_display/prev_x_reg[7]_i_295_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.983 r  vga_display/prev_x_reg[7]_i_294/CO[1]
                         net (fo=35, routed)          0.715    48.698    vga_display/total_pixel_reg[31]_31[0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.329    49.027 r  vga_display/prev_x[7]_i_356/O
                         net (fo=1, routed)           0.000    49.027    vga_display/prev_x[7]_i_356_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.577 r  vga_display/prev_x_reg[7]_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    vga_display/prev_x_reg[7]_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  vga_display/prev_x_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.691    vga_display/prev_x_reg[7]_i_253_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  vga_display/prev_x_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    49.805    vga_display/prev_x_reg[7]_i_248_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  vga_display/prev_x_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.919    vga_display/prev_x_reg[7]_i_243_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  vga_display/prev_x_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    50.033    vga_display/prev_x_reg[7]_i_238_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  vga_display/prev_x_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.147    vga_display/prev_x_reg[7]_i_233_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  vga_display/prev_x_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.261    vga_display/prev_x_reg[7]_i_228_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  vga_display/prev_x_reg[7]_i_225/CO[3]
                         net (fo=1, routed)           0.000    50.375    vga_display/prev_x_reg[7]_i_225_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.532 r  vga_display/prev_x_reg[7]_i_224/CO[1]
                         net (fo=35, routed)          0.952    51.484    vga_display/total_pixel_reg[31]_33[0]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  vga_display/prev_x[7]_i_353/O
                         net (fo=1, routed)           0.000    51.813    vga_display/prev_x[7]_i_353_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.363 r  vga_display/prev_x_reg[7]_i_284/CO[3]
                         net (fo=1, routed)           0.000    52.363    vga_display/prev_x_reg[7]_i_284_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.477 r  vga_display/prev_x_reg[7]_i_219/CO[3]
                         net (fo=1, routed)           0.000    52.477    vga_display/prev_x_reg[7]_i_219_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.591 r  vga_display/prev_x_reg[7]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.591    vga_display/prev_x_reg[7]_i_188_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.705 r  vga_display/prev_x_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.705    vga_display/prev_x_reg[7]_i_183_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.819 r  vga_display/prev_x_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    52.819    vga_display/prev_x_reg[7]_i_178_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.933 r  vga_display/prev_x_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.933    vga_display/prev_x_reg[7]_i_173_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.047 r  vga_display/prev_x_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.047    vga_display/prev_x_reg[7]_i_168_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.161 r  vga_display/prev_x_reg[7]_i_165/CO[3]
                         net (fo=1, routed)           0.000    53.161    vga_display/prev_x_reg[7]_i_165_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.318 r  vga_display/prev_x_reg[7]_i_164/CO[1]
                         net (fo=35, routed)          0.931    54.250    vga_display/total_pixel_reg[31]_35[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.329    54.579 r  vga_display/prev_x[7]_i_350/O
                         net (fo=1, routed)           0.000    54.579    vga_display/prev_x[7]_i_350_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.129 r  vga_display/prev_x_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.129    vga_display/prev_x_reg[7]_i_279_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  vga_display/prev_x_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000    55.243    vga_display/prev_x_reg[7]_i_214_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  vga_display/prev_x_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    55.357    vga_display/prev_x_reg[7]_i_159_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  vga_display/prev_x_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.471    vga_display/prev_x_reg[7]_i_133_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.585 r  vga_display/prev_x_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.585    vga_display/prev_x_reg[7]_i_128_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.699 r  vga_display/prev_x_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.699    vga_display/prev_x_reg[7]_i_123_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.813 r  vga_display/prev_x_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.813    vga_display/prev_x_reg[7]_i_118_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.927 r  vga_display/prev_x_reg[7]_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.927    vga_display/prev_x_reg[7]_i_115_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.084 r  vga_display/prev_x_reg[7]_i_114/CO[1]
                         net (fo=35, routed)          0.817    56.900    vga_display/total_pixel_reg[31]_37[0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    57.229 r  vga_display/prev_x[7]_i_347/O
                         net (fo=1, routed)           0.000    57.229    vga_display/prev_x[7]_i_347_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.779 r  vga_display/prev_x_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.000    57.779    vga_display/prev_x_reg[7]_i_274_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.893 r  vga_display/prev_x_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    57.893    vga_display/prev_x_reg[7]_i_209_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.007 r  vga_display/prev_x_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    58.007    vga_display/prev_x_reg[7]_i_154_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.121 r  vga_display/prev_x_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    58.121    vga_display/prev_x_reg[7]_i_109_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.235 r  vga_display/prev_x_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.235    vga_display/prev_x_reg[7]_i_88_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.349 r  vga_display/prev_x_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.349    vga_display/prev_x_reg[7]_i_83_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.463 r  vga_display/prev_x_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    58.463    vga_display/prev_x_reg[7]_i_78_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.577 r  vga_display/prev_x_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    58.577    vga_display/prev_x_reg[7]_i_75_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.734 r  vga_display/prev_x_reg[7]_i_74/CO[1]
                         net (fo=35, routed)          0.825    59.559    vga_display/total_pixel_reg[31]_39[0]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.329    59.888 r  vga_display/prev_x[7]_i_277/O
                         net (fo=1, routed)           0.000    59.888    vga_display/prev_x[7]_i_277_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.438 r  vga_display/prev_x_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.438    vga_display/prev_x_reg[7]_i_204_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  vga_display/prev_x_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    60.553    vga_display/prev_x_reg[7]_i_149_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.667 r  vga_display/prev_x_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.667    vga_display/prev_x_reg[7]_i_104_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  vga_display/prev_x_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.781    vga_display/prev_x_reg[7]_i_69_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  vga_display/prev_x_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.895    vga_display/prev_x_reg[7]_i_53_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  vga_display/prev_x_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.009    vga_display/prev_x_reg[7]_i_48_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  vga_display/prev_x_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.123    vga_display/prev_x_reg[7]_i_45_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.280 r  vga_display/prev_x_reg[7]_i_44/CO[1]
                         net (fo=35, routed)          0.684    61.964    vga_display/total_pixel_reg[31]_41[0]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.329    62.293 r  vga_display/prev_x[7]_i_341/O
                         net (fo=1, routed)           0.000    62.293    vga_display/prev_x[7]_i_341_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.843 r  vga_display/prev_x_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.000    62.843    vga_display/prev_x_reg[7]_i_264_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.957 r  vga_display/prev_x_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.957    vga_display/prev_x_reg[7]_i_199_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.071 r  vga_display/prev_x_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.071    vga_display/prev_x_reg[7]_i_144_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.185 r  vga_display/prev_x_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    63.185    vga_display/prev_x_reg[7]_i_99_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.299 r  vga_display/prev_x_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.299    vga_display/prev_x_reg[7]_i_64_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.413 r  vga_display/prev_x_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.413    vga_display/prev_x_reg[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.527 r  vga_display/prev_x_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.527    vga_display/prev_x_reg[7]_i_24_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.641 r  vga_display/prev_x_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.641    vga_display/prev_x_reg[7]_i_21_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.798 r  vga_display/prev_x_reg[7]_i_20/CO[1]
                         net (fo=35, routed)          0.897    64.695    vga_display/total_pixel_reg[31]_43[0]
    SLICE_X39Y55         LUT3 (Prop_lut3_I0_O)        0.329    65.024 r  vga_display/prev_x[7]_i_267/O
                         net (fo=1, routed)           0.000    65.024    vga_display/prev_x[7]_i_267_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.574 r  vga_display/prev_x_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    65.574    vga_display/prev_x_reg[7]_i_194_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.688 r  vga_display/prev_x_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.688    vga_display/prev_x_reg[7]_i_139_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.802 r  vga_display/prev_x_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.802    vga_display/prev_x_reg[7]_i_94_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.916 r  vga_display/prev_x_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    65.916    vga_display/prev_x_reg[7]_i_59_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.030 r  vga_display/prev_x_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.030    vga_display/prev_x_reg[7]_i_34_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.144 r  vga_display/prev_x_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.144    vga_display/prev_x_reg[7]_i_15_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.258 r  vga_display/prev_x_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    66.258    vga_display/prev_x_reg[7]_i_7_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.415 r  vga_display/prev_x_reg[7]_i_6/CO[1]
                         net (fo=35, routed)          0.716    67.131    vga_display/total_pixel_reg[31]_45[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.329    67.460 r  vga_display/prev_x[7]_i_335/O
                         net (fo=1, routed)           0.000    67.460    vga_display/prev_x[7]_i_335_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.010 r  vga_display/prev_x_reg[7]_i_258/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_x_reg[7]_i_258_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_x_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_x_reg[7]_i_193_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_x_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_x_reg[7]_i_138_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.352 r  vga_display/prev_x_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.352    vga_display/prev_x_reg[7]_i_93_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.466 r  vga_display/prev_x_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.466    vga_display/prev_x_reg[7]_i_58_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.580 r  vga_display/prev_x_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.580    vga_display/prev_x_reg[7]_i_33_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.694 r  vga_display/prev_x_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.694    vga_display/prev_x_reg[7]_i_14_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.808 r  vga_display/prev_x_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.808    vga_display/prev_x_reg[7]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.965 r  vga_display/prev_x_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.835    69.800    vga_display/total_pixel_reg[31]_47[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329    70.129 r  vga_display/prev_x[6]_i_43/O
                         net (fo=1, routed)           0.000    70.129    vga_display/prev_x[6]_i_43_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.679 r  vga_display/prev_x_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.679    vga_display/prev_x_reg[6]_i_36_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.793 r  vga_display/prev_x_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.793    vga_display/prev_x_reg[6]_i_31_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.907 r  vga_display/prev_x_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.907    vga_display/prev_x_reg[6]_i_26_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.021 r  vga_display/prev_x_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.021    vga_display/prev_x_reg[6]_i_21_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.135 r  vga_display/prev_x_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    71.135    vga_display/prev_x_reg[6]_i_16_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.249 r  vga_display/prev_x_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.249    vga_display/prev_x_reg[6]_i_11_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.363 r  vga_display/prev_x_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    71.363    vga_display/prev_x_reg[6]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.477 r  vga_display/prev_x_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.477    vga_display/prev_x_reg[6]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.634 r  vga_display/prev_x_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.667    72.301    vga_display/total_pixel_reg[31]_47[5]
    SLICE_X40Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.086 r  vga_display/prev_x_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.086    vga_display/prev_x_reg[5]_i_36_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.200 r  vga_display/prev_x_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.200    vga_display/prev_x_reg[5]_i_31_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.314 r  vga_display/prev_x_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.314    vga_display/prev_x_reg[5]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.428 r  vga_display/prev_x_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.428    vga_display/prev_x_reg[5]_i_21_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.542 r  vga_display/prev_x_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.542    vga_display/prev_x_reg[5]_i_16_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.656 r  vga_display/prev_x_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.009    73.665    vga_display/prev_x_reg[5]_i_11_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.779 r  vga_display/prev_x_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.779    vga_display/prev_x_reg[5]_i_6_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.893 r  vga_display/prev_x_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.893    vga_display/prev_x_reg[5]_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.050 r  vga_display/prev_x_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          0.820    74.869    vga_display/total_pixel_reg[31]_47[4]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    75.198 r  vga_display/prev_x[4]_i_43/O
                         net (fo=1, routed)           0.000    75.198    vga_display/prev_x[4]_i_43_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.748 r  vga_display/prev_x_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.748    vga_display/prev_x_reg[4]_i_36_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.862 r  vga_display/prev_x_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.009    75.871    vga_display/prev_x_reg[4]_i_31_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.985 r  vga_display/prev_x_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.985    vga_display/prev_x_reg[4]_i_26_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.099 r  vga_display/prev_x_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.099    vga_display/prev_x_reg[4]_i_21_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.213 r  vga_display/prev_x_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.213    vga_display/prev_x_reg[4]_i_16_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.327 r  vga_display/prev_x_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.327    vga_display/prev_x_reg[4]_i_11_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.441 r  vga_display/prev_x_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.441    vga_display/prev_x_reg[4]_i_6_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.555 r  vga_display/prev_x_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.555    vga_display/prev_x_reg[4]_i_3_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  vga_display/prev_x_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.730    77.442    vga_display/total_pixel_reg[31]_47[3]
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.329    77.771 r  vga_display/prev_x[3]_i_43/O
                         net (fo=1, routed)           0.000    77.771    vga_display/prev_x[3]_i_43_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.321 r  vga_display/prev_x_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.321    vga_display/prev_x_reg[3]_i_36_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.435 r  vga_display/prev_x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.435    vga_display/prev_x_reg[3]_i_31_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.549 r  vga_display/prev_x_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.549    vga_display/prev_x_reg[3]_i_26_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.663 r  vga_display/prev_x_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.663    vga_display/prev_x_reg[3]_i_21_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.777 r  vga_display/prev_x_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    78.777    vga_display/prev_x_reg[3]_i_16_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.891 r  vga_display/prev_x_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    78.891    vga_display/prev_x_reg[3]_i_11_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.005 r  vga_display/prev_x_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.005    vga_display/prev_x_reg[3]_i_6_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.119 r  vga_display/prev_x_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.119    vga_display/prev_x_reg[3]_i_3_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.276 r  vga_display/prev_x_reg[3]_i_2/CO[1]
                         net (fo=36, routed)          1.153    80.429    vga_display/total_pixel_reg[31]_47[2]
    SLICE_X37Y72         LUT2 (Prop_lut2_I0_O)        0.329    80.758 r  vga_display/prev_x[3]_i_1/O
                         net (fo=1, routed)           0.000    80.758    vga_display/prev_x[3]_i_1_n_0
    SLICE_X37Y72         FDCE                                         r  vga_display/prev_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.421    41.421    vga_display/clk_out1
    SLICE_X37Y72         FDCE                                         r  vga_display/prev_x_reg[3]/C
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.098    41.323    
    SLICE_X37Y72         FDCE (Setup_fdce_C_D)        0.031    41.354    vga_display/prev_x_reg[3]
  -------------------------------------------------------------------
                         required time                         41.354    
                         arrival time                         -80.758    
  -------------------------------------------------------------------
                         slack                                -39.404    

Slack (VIOLATED) :        -36.544ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        76.337ns  (logic 51.531ns (67.504%)  route 24.806ns (32.496%))
  Logic Levels:           276  (CARRY4=249 LUT2=2 LUT3=25)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 41.426 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 r  vga_display/total_pixel_reg[0]/Q
                         net (fo=67, routed)          0.653     2.675    vga_display/total_pixel_reg[0]
    SLICE_X40Y0          LUT2 (Prop_lut2_I0_O)        0.124     2.799 r  vga_display/prev_x[7]_i_1091/O
                         net (fo=1, routed)           0.000     2.799    vga_display/prev_x[7]_i_1091_n_0
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.331 r  vga_display/prev_x_reg[7]_i_1021/CO[3]
                         net (fo=1, routed)           0.000     3.331    vga_display/prev_x_reg[7]_i_1021_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.445 r  vga_display/prev_x_reg[7]_i_1016/CO[3]
                         net (fo=1, routed)           0.000     3.445    vga_display/prev_x_reg[7]_i_1016_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.559 r  vga_display/prev_x_reg[7]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     3.559    vga_display/prev_x_reg[7]_i_1011_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.673 r  vga_display/prev_x_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.673    vga_display/prev_x_reg[7]_i_1006_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.787 r  vga_display/prev_x_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.787    vga_display/prev_x_reg[7]_i_1001_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.901 r  vga_display/prev_x_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.901    vga_display/prev_x_reg[7]_i_996_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.015 r  vga_display/prev_x_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     4.015    vga_display/prev_x_reg[7]_i_991_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.129 r  vga_display/prev_x_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000     4.129    vga_display/prev_x_reg[7]_i_988_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.400 r  vga_display/prev_x_reg[7]_i_987/CO[0]
                         net (fo=35, routed)          1.103     5.504    vga_display/prev_x_reg[7]_i_988_0[0]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.373     5.877 r  vga_display/prev_x[7]_i_1025/O
                         net (fo=1, routed)           0.000     5.877    vga_display/prev_x[7]_i_1025_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  vga_display/prev_x_reg[7]_i_974/CO[3]
                         net (fo=1, routed)           0.000     6.409    vga_display/prev_x_reg[7]_i_974_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.523 r  vga_display/prev_x_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.523    vga_display/prev_x_reg[7]_i_969_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  vga_display/prev_x_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.637    vga_display/prev_x_reg[7]_i_964_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  vga_display/prev_x_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.751    vga_display/prev_x_reg[7]_i_959_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  vga_display/prev_x_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.865    vga_display/prev_x_reg[7]_i_954_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vga_display/prev_x_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.979    vga_display/prev_x_reg[7]_i_949_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.093 r  vga_display/prev_x_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000     7.093    vga_display/prev_x_reg[7]_i_946_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.250 r  vga_display/prev_x_reg[7]_i_945/CO[1]
                         net (fo=35, routed)          1.097     8.347    vga_display/total_pixel_reg[31]_1[0]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.676 r  vga_display/prev_x[7]_i_986/O
                         net (fo=1, routed)           0.000     8.676    vga_display/prev_x[7]_i_986_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.226 r  vga_display/prev_x_reg[7]_i_937/CO[3]
                         net (fo=1, routed)           0.000     9.226    vga_display/prev_x_reg[7]_i_937_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.340 r  vga_display/prev_x_reg[7]_i_932/CO[3]
                         net (fo=1, routed)           0.000     9.340    vga_display/prev_x_reg[7]_i_932_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.454 r  vga_display/prev_x_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     9.454    vga_display/prev_x_reg[7]_i_927_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.568 r  vga_display/prev_x_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.568    vga_display/prev_x_reg[7]_i_922_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.682 r  vga_display/prev_x_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.682    vga_display/prev_x_reg[7]_i_917_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.796 r  vga_display/prev_x_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.796    vga_display/prev_x_reg[7]_i_912_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.910 r  vga_display/prev_x_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.910    vga_display/prev_x_reg[7]_i_907_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.024 r  vga_display/prev_x_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    10.024    vga_display/prev_x_reg[7]_i_904_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.181 r  vga_display/prev_x_reg[7]_i_903/CO[1]
                         net (fo=35, routed)          0.825    11.006    vga_display/total_pixel_reg[31]_3[0]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329    11.335 r  vga_display/prev_x[7]_i_944/O
                         net (fo=1, routed)           0.000    11.335    vga_display/prev_x[7]_i_944_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.885 r  vga_display/prev_x_reg[7]_i_895/CO[3]
                         net (fo=1, routed)           0.000    11.885    vga_display/prev_x_reg[7]_i_895_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.999 r  vga_display/prev_x_reg[7]_i_890/CO[3]
                         net (fo=1, routed)           0.000    11.999    vga_display/prev_x_reg[7]_i_890_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.113 r  vga_display/prev_x_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    12.113    vga_display/prev_x_reg[7]_i_885_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.227 r  vga_display/prev_x_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    12.227    vga_display/prev_x_reg[7]_i_880_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.341 r  vga_display/prev_x_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    12.341    vga_display/prev_x_reg[7]_i_875_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.455 r  vga_display/prev_x_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.455    vga_display/prev_x_reg[7]_i_870_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.569 r  vga_display/prev_x_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.569    vga_display/prev_x_reg[7]_i_865_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.683 r  vga_display/prev_x_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    12.683    vga_display/prev_x_reg[7]_i_862_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.840 r  vga_display/prev_x_reg[7]_i_861/CO[1]
                         net (fo=35, routed)          0.892    13.733    vga_display/total_pixel_reg[31]_5[0]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.062 r  vga_display/prev_x[7]_i_902/O
                         net (fo=1, routed)           0.000    14.062    vga_display/prev_x[7]_i_902_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.612 r  vga_display/prev_x_reg[7]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.612    vga_display/prev_x_reg[7]_i_853_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.726 r  vga_display/prev_x_reg[7]_i_848/CO[3]
                         net (fo=1, routed)           0.000    14.726    vga_display/prev_x_reg[7]_i_848_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.840 r  vga_display/prev_x_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.840    vga_display/prev_x_reg[7]_i_843_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.954 r  vga_display/prev_x_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.954    vga_display/prev_x_reg[7]_i_838_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.068 r  vga_display/prev_x_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    15.068    vga_display/prev_x_reg[7]_i_833_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.182 r  vga_display/prev_x_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    15.182    vga_display/prev_x_reg[7]_i_828_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.296 r  vga_display/prev_x_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    15.296    vga_display/prev_x_reg[7]_i_823_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.410 r  vga_display/prev_x_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    15.410    vga_display/prev_x_reg[7]_i_820_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.567 r  vga_display/prev_x_reg[7]_i_819/CO[1]
                         net (fo=35, routed)          0.957    16.523    vga_display/total_pixel_reg[31]_7[0]
    SLICE_X39Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.308 r  vga_display/prev_x_reg[7]_i_811/CO[3]
                         net (fo=1, routed)           0.000    17.308    vga_display/prev_x_reg[7]_i_811_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  vga_display/prev_x_reg[7]_i_806/CO[3]
                         net (fo=1, routed)           0.000    17.422    vga_display/prev_x_reg[7]_i_806_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  vga_display/prev_x_reg[7]_i_801/CO[3]
                         net (fo=1, routed)           0.000    17.536    vga_display/prev_x_reg[7]_i_801_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  vga_display/prev_x_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.650    vga_display/prev_x_reg[7]_i_796_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  vga_display/prev_x_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.764    vga_display/prev_x_reg[7]_i_791_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  vga_display/prev_x_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.878    vga_display/prev_x_reg[7]_i_786_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  vga_display/prev_x_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.992    vga_display/prev_x_reg[7]_i_781_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  vga_display/prev_x_reg[7]_i_778/CO[3]
                         net (fo=1, routed)           0.000    18.106    vga_display/prev_x_reg[7]_i_778_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  vga_display/prev_x_reg[7]_i_777/CO[1]
                         net (fo=35, routed)          0.757    19.020    vga_display/total_pixel_reg[31]_9[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    19.349 r  vga_display/prev_x[7]_i_818/O
                         net (fo=1, routed)           0.000    19.349    vga_display/prev_x[7]_i_818_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.899 r  vga_display/prev_x_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    19.899    vga_display/prev_x_reg[7]_i_769_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.013 r  vga_display/prev_x_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    20.013    vga_display/prev_x_reg[7]_i_764_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.127 r  vga_display/prev_x_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    20.127    vga_display/prev_x_reg[7]_i_759_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.241 r  vga_display/prev_x_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    20.241    vga_display/prev_x_reg[7]_i_754_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  vga_display/prev_x_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    20.355    vga_display/prev_x_reg[7]_i_749_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.469 r  vga_display/prev_x_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.469    vga_display/prev_x_reg[7]_i_744_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.583 r  vga_display/prev_x_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.583    vga_display/prev_x_reg[7]_i_739_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.697 r  vga_display/prev_x_reg[7]_i_736/CO[3]
                         net (fo=1, routed)           0.000    20.697    vga_display/prev_x_reg[7]_i_736_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.854 r  vga_display/prev_x_reg[7]_i_735/CO[1]
                         net (fo=35, routed)          0.915    21.769    vga_display/total_pixel_reg[31]_11[0]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.098 r  vga_display/prev_x[7]_i_776/O
                         net (fo=1, routed)           0.000    22.098    vga_display/prev_x[7]_i_776_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.648 r  vga_display/prev_x_reg[7]_i_727/CO[3]
                         net (fo=1, routed)           0.000    22.648    vga_display/prev_x_reg[7]_i_727_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.762 r  vga_display/prev_x_reg[7]_i_722/CO[3]
                         net (fo=1, routed)           0.000    22.762    vga_display/prev_x_reg[7]_i_722_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.876 r  vga_display/prev_x_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.876    vga_display/prev_x_reg[7]_i_717_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  vga_display/prev_x_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.990    vga_display/prev_x_reg[7]_i_712_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.104 r  vga_display/prev_x_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    23.104    vga_display/prev_x_reg[7]_i_707_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.218 r  vga_display/prev_x_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    23.218    vga_display/prev_x_reg[7]_i_702_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.332 r  vga_display/prev_x_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    23.332    vga_display/prev_x_reg[7]_i_697_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.446 r  vga_display/prev_x_reg[7]_i_694/CO[3]
                         net (fo=1, routed)           0.000    23.446    vga_display/prev_x_reg[7]_i_694_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.603 r  vga_display/prev_x_reg[7]_i_693/CO[1]
                         net (fo=35, routed)          0.898    24.501    vga_display/total_pixel_reg[31]_13[0]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.329    24.830 r  vga_display/prev_x[7]_i_734/O
                         net (fo=1, routed)           0.000    24.830    vga_display/prev_x[7]_i_734_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.380 r  vga_display/prev_x_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    25.380    vga_display/prev_x_reg[7]_i_685_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.494 r  vga_display/prev_x_reg[7]_i_680/CO[3]
                         net (fo=1, routed)           0.000    25.494    vga_display/prev_x_reg[7]_i_680_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.608 r  vga_display/prev_x_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.608    vga_display/prev_x_reg[7]_i_675_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.722 r  vga_display/prev_x_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.722    vga_display/prev_x_reg[7]_i_670_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.836 r  vga_display/prev_x_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.836    vga_display/prev_x_reg[7]_i_665_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.950 r  vga_display/prev_x_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.950    vga_display/prev_x_reg[7]_i_660_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.064 r  vga_display/prev_x_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    26.064    vga_display/prev_x_reg[7]_i_655_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.178 r  vga_display/prev_x_reg[7]_i_652/CO[3]
                         net (fo=1, routed)           0.000    26.178    vga_display/prev_x_reg[7]_i_652_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.335 r  vga_display/prev_x_reg[7]_i_651/CO[1]
                         net (fo=35, routed)          0.956    27.291    vga_display/total_pixel_reg[31]_15[0]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.620 r  vga_display/prev_x[7]_i_692/O
                         net (fo=1, routed)           0.000    27.620    vga_display/prev_x[7]_i_692_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.153 r  vga_display/prev_x_reg[7]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.153    vga_display/prev_x_reg[7]_i_643_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.270 r  vga_display/prev_x_reg[7]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.270    vga_display/prev_x_reg[7]_i_638_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.387 r  vga_display/prev_x_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    28.387    vga_display/prev_x_reg[7]_i_633_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.504 r  vga_display/prev_x_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.504    vga_display/prev_x_reg[7]_i_628_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.621 r  vga_display/prev_x_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.621    vga_display/prev_x_reg[7]_i_623_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.738 r  vga_display/prev_x_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.738    vga_display/prev_x_reg[7]_i_618_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.855 r  vga_display/prev_x_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.855    vga_display/prev_x_reg[7]_i_613_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.972 r  vga_display/prev_x_reg[7]_i_610/CO[3]
                         net (fo=1, routed)           0.000    28.972    vga_display/prev_x_reg[7]_i_610_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.129 r  vga_display/prev_x_reg[7]_i_609/CO[1]
                         net (fo=35, routed)          0.771    29.900    vga_display/total_pixel_reg[31]_17[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.232 r  vga_display/prev_x[7]_i_650/O
                         net (fo=1, routed)           0.000    30.232    vga_display/prev_x[7]_i_650_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.782 r  vga_display/prev_x_reg[7]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.782    vga_display/prev_x_reg[7]_i_601_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  vga_display/prev_x_reg[7]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.896    vga_display/prev_x_reg[7]_i_596_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  vga_display/prev_x_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    31.010    vga_display/prev_x_reg[7]_i_591_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  vga_display/prev_x_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    31.124    vga_display/prev_x_reg[7]_i_586_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.238 r  vga_display/prev_x_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    31.238    vga_display/prev_x_reg[7]_i_581_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.352 r  vga_display/prev_x_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    31.352    vga_display/prev_x_reg[7]_i_576_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.466 r  vga_display/prev_x_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    31.466    vga_display/prev_x_reg[7]_i_571_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.580 r  vga_display/prev_x_reg[7]_i_568/CO[3]
                         net (fo=1, routed)           0.000    31.580    vga_display/prev_x_reg[7]_i_568_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.737 r  vga_display/prev_x_reg[7]_i_567/CO[1]
                         net (fo=35, routed)          0.882    32.619    vga_display/total_pixel_reg[31]_19[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.948 r  vga_display/prev_x[7]_i_608/O
                         net (fo=1, routed)           0.000    32.948    vga_display/prev_x[7]_i_608_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.498 r  vga_display/prev_x_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    33.498    vga_display/prev_x_reg[7]_i_559_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.612 r  vga_display/prev_x_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    33.612    vga_display/prev_x_reg[7]_i_554_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.726 r  vga_display/prev_x_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.726    vga_display/prev_x_reg[7]_i_549_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.840 r  vga_display/prev_x_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.840    vga_display/prev_x_reg[7]_i_544_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.954 r  vga_display/prev_x_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.954    vga_display/prev_x_reg[7]_i_539_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.068 r  vga_display/prev_x_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    34.077    vga_display/prev_x_reg[7]_i_534_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.191 r  vga_display/prev_x_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    34.191    vga_display/prev_x_reg[7]_i_529_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.305 r  vga_display/prev_x_reg[7]_i_526/CO[3]
                         net (fo=1, routed)           0.000    34.305    vga_display/prev_x_reg[7]_i_526_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.462 r  vga_display/prev_x_reg[7]_i_525/CO[1]
                         net (fo=35, routed)          0.949    35.411    vga_display/total_pixel_reg[31]_21[0]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.740 r  vga_display/prev_x[7]_i_566/O
                         net (fo=1, routed)           0.000    35.740    vga_display/prev_x[7]_i_566_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.290 r  vga_display/prev_x_reg[7]_i_517/CO[3]
                         net (fo=1, routed)           0.000    36.290    vga_display/prev_x_reg[7]_i_517_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.404 r  vga_display/prev_x_reg[7]_i_512/CO[3]
                         net (fo=1, routed)           0.000    36.404    vga_display/prev_x_reg[7]_i_512_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.518 r  vga_display/prev_x_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.009    36.527    vga_display/prev_x_reg[7]_i_507_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  vga_display/prev_x_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.641    vga_display/prev_x_reg[7]_i_502_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  vga_display/prev_x_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    36.755    vga_display/prev_x_reg[7]_i_497_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  vga_display/prev_x_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.869    vga_display/prev_x_reg[7]_i_492_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  vga_display/prev_x_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.983    vga_display/prev_x_reg[7]_i_487_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  vga_display/prev_x_reg[7]_i_484/CO[3]
                         net (fo=1, routed)           0.000    37.097    vga_display/prev_x_reg[7]_i_484_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  vga_display/prev_x_reg[7]_i_483/CO[1]
                         net (fo=35, routed)          0.768    38.022    vga_display/total_pixel_reg[31]_23[0]
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.329    38.351 r  vga_display/prev_x[7]_i_524/O
                         net (fo=1, routed)           0.000    38.351    vga_display/prev_x[7]_i_524_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.901 r  vga_display/prev_x_reg[7]_i_475/CO[3]
                         net (fo=1, routed)           0.000    38.901    vga_display/prev_x_reg[7]_i_475_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.015 r  vga_display/prev_x_reg[7]_i_470/CO[3]
                         net (fo=1, routed)           0.000    39.015    vga_display/prev_x_reg[7]_i_470_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.129 r  vga_display/prev_x_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    39.129    vga_display/prev_x_reg[7]_i_465_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.243 r  vga_display/prev_x_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    39.243    vga_display/prev_x_reg[7]_i_460_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.357 r  vga_display/prev_x_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    39.357    vga_display/prev_x_reg[7]_i_455_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.471 r  vga_display/prev_x_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.471    vga_display/prev_x_reg[7]_i_450_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.585 r  vga_display/prev_x_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.585    vga_display/prev_x_reg[7]_i_445_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.699 r  vga_display/prev_x_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    39.699    vga_display/prev_x_reg[7]_i_442_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.856 r  vga_display/prev_x_reg[7]_i_441/CO[1]
                         net (fo=35, routed)          0.866    40.721    vga_display/total_pixel_reg[31]_25[0]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    41.050 r  vga_display/prev_x[7]_i_482/O
                         net (fo=1, routed)           0.000    41.050    vga_display/prev_x[7]_i_482_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.600 r  vga_display/prev_x_reg[7]_i_433/CO[3]
                         net (fo=1, routed)           0.000    41.600    vga_display/prev_x_reg[7]_i_433_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.714 r  vga_display/prev_x_reg[7]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.714    vga_display/prev_x_reg[7]_i_428_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.828 r  vga_display/prev_x_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.828    vga_display/prev_x_reg[7]_i_423_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.942 r  vga_display/prev_x_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.942    vga_display/prev_x_reg[7]_i_418_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.056 r  vga_display/prev_x_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    42.056    vga_display/prev_x_reg[7]_i_413_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.170 r  vga_display/prev_x_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    42.170    vga_display/prev_x_reg[7]_i_408_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.284 r  vga_display/prev_x_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    42.284    vga_display/prev_x_reg[7]_i_403_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.398 r  vga_display/prev_x_reg[7]_i_400/CO[3]
                         net (fo=1, routed)           0.000    42.398    vga_display/prev_x_reg[7]_i_400_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.555 r  vga_display/prev_x_reg[7]_i_399/CO[1]
                         net (fo=35, routed)          0.980    43.535    vga_display/total_pixel_reg[31]_27[0]
    SLICE_X36Y29         LUT3 (Prop_lut3_I0_O)        0.329    43.864 r  vga_display/prev_x[7]_i_440/O
                         net (fo=1, routed)           0.000    43.864    vga_display/prev_x[7]_i_440_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.414 r  vga_display/prev_x_reg[7]_i_391/CO[3]
                         net (fo=1, routed)           0.000    44.414    vga_display/prev_x_reg[7]_i_391_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.528 r  vga_display/prev_x_reg[7]_i_386/CO[3]
                         net (fo=1, routed)           0.000    44.528    vga_display/prev_x_reg[7]_i_386_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.642 r  vga_display/prev_x_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    44.642    vga_display/prev_x_reg[7]_i_381_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.756 r  vga_display/prev_x_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.756    vga_display/prev_x_reg[7]_i_376_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.870 r  vga_display/prev_x_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.870    vga_display/prev_x_reg[7]_i_371_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.984 r  vga_display/prev_x_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.984    vga_display/prev_x_reg[7]_i_366_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.098 r  vga_display/prev_x_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    45.098    vga_display/prev_x_reg[7]_i_361_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.212 r  vga_display/prev_x_reg[7]_i_358/CO[3]
                         net (fo=1, routed)           0.000    45.212    vga_display/prev_x_reg[7]_i_358_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.369 r  vga_display/prev_x_reg[7]_i_357/CO[1]
                         net (fo=35, routed)          0.780    46.149    vga_display/total_pixel_reg[31]_29[0]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.329    46.478 r  vga_display/prev_x[7]_i_398/O
                         net (fo=1, routed)           0.000    46.478    vga_display/prev_x[7]_i_398_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.028 r  vga_display/prev_x_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    47.028    vga_display/prev_x_reg[7]_i_328_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.142 r  vga_display/prev_x_reg[7]_i_323/CO[3]
                         net (fo=1, routed)           0.000    47.142    vga_display/prev_x_reg[7]_i_323_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.256 r  vga_display/prev_x_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    47.256    vga_display/prev_x_reg[7]_i_318_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.370 r  vga_display/prev_x_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    47.370    vga_display/prev_x_reg[7]_i_313_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.484 r  vga_display/prev_x_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    47.484    vga_display/prev_x_reg[7]_i_308_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.598 r  vga_display/prev_x_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    47.598    vga_display/prev_x_reg[7]_i_303_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.712 r  vga_display/prev_x_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    47.712    vga_display/prev_x_reg[7]_i_298_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.826 r  vga_display/prev_x_reg[7]_i_295/CO[3]
                         net (fo=1, routed)           0.000    47.826    vga_display/prev_x_reg[7]_i_295_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.983 r  vga_display/prev_x_reg[7]_i_294/CO[1]
                         net (fo=35, routed)          0.715    48.698    vga_display/total_pixel_reg[31]_31[0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.329    49.027 r  vga_display/prev_x[7]_i_356/O
                         net (fo=1, routed)           0.000    49.027    vga_display/prev_x[7]_i_356_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.577 r  vga_display/prev_x_reg[7]_i_289/CO[3]
                         net (fo=1, routed)           0.000    49.577    vga_display/prev_x_reg[7]_i_289_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.691 r  vga_display/prev_x_reg[7]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.691    vga_display/prev_x_reg[7]_i_253_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.805 r  vga_display/prev_x_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    49.805    vga_display/prev_x_reg[7]_i_248_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.919 r  vga_display/prev_x_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.919    vga_display/prev_x_reg[7]_i_243_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.033 r  vga_display/prev_x_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    50.033    vga_display/prev_x_reg[7]_i_238_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.147 r  vga_display/prev_x_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    50.147    vga_display/prev_x_reg[7]_i_233_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.261 r  vga_display/prev_x_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    50.261    vga_display/prev_x_reg[7]_i_228_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.375 r  vga_display/prev_x_reg[7]_i_225/CO[3]
                         net (fo=1, routed)           0.000    50.375    vga_display/prev_x_reg[7]_i_225_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.532 r  vga_display/prev_x_reg[7]_i_224/CO[1]
                         net (fo=35, routed)          0.952    51.484    vga_display/total_pixel_reg[31]_33[0]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.329    51.813 r  vga_display/prev_x[7]_i_353/O
                         net (fo=1, routed)           0.000    51.813    vga_display/prev_x[7]_i_353_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.363 r  vga_display/prev_x_reg[7]_i_284/CO[3]
                         net (fo=1, routed)           0.000    52.363    vga_display/prev_x_reg[7]_i_284_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.477 r  vga_display/prev_x_reg[7]_i_219/CO[3]
                         net (fo=1, routed)           0.000    52.477    vga_display/prev_x_reg[7]_i_219_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.591 r  vga_display/prev_x_reg[7]_i_188/CO[3]
                         net (fo=1, routed)           0.000    52.591    vga_display/prev_x_reg[7]_i_188_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.705 r  vga_display/prev_x_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    52.705    vga_display/prev_x_reg[7]_i_183_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.819 r  vga_display/prev_x_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    52.819    vga_display/prev_x_reg[7]_i_178_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.933 r  vga_display/prev_x_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.933    vga_display/prev_x_reg[7]_i_173_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.047 r  vga_display/prev_x_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.047    vga_display/prev_x_reg[7]_i_168_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.161 r  vga_display/prev_x_reg[7]_i_165/CO[3]
                         net (fo=1, routed)           0.000    53.161    vga_display/prev_x_reg[7]_i_165_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.318 r  vga_display/prev_x_reg[7]_i_164/CO[1]
                         net (fo=35, routed)          0.931    54.250    vga_display/total_pixel_reg[31]_35[0]
    SLICE_X41Y38         LUT3 (Prop_lut3_I0_O)        0.329    54.579 r  vga_display/prev_x[7]_i_350/O
                         net (fo=1, routed)           0.000    54.579    vga_display/prev_x[7]_i_350_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.129 r  vga_display/prev_x_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    55.129    vga_display/prev_x_reg[7]_i_279_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.243 r  vga_display/prev_x_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000    55.243    vga_display/prev_x_reg[7]_i_214_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.357 r  vga_display/prev_x_reg[7]_i_159/CO[3]
                         net (fo=1, routed)           0.000    55.357    vga_display/prev_x_reg[7]_i_159_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.471 r  vga_display/prev_x_reg[7]_i_133/CO[3]
                         net (fo=1, routed)           0.000    55.471    vga_display/prev_x_reg[7]_i_133_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.585 r  vga_display/prev_x_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    55.585    vga_display/prev_x_reg[7]_i_128_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.699 r  vga_display/prev_x_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.699    vga_display/prev_x_reg[7]_i_123_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.813 r  vga_display/prev_x_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.813    vga_display/prev_x_reg[7]_i_118_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.927 r  vga_display/prev_x_reg[7]_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.927    vga_display/prev_x_reg[7]_i_115_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.084 r  vga_display/prev_x_reg[7]_i_114/CO[1]
                         net (fo=35, routed)          0.817    56.900    vga_display/total_pixel_reg[31]_37[0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I0_O)        0.329    57.229 r  vga_display/prev_x[7]_i_347/O
                         net (fo=1, routed)           0.000    57.229    vga_display/prev_x[7]_i_347_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.779 r  vga_display/prev_x_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.000    57.779    vga_display/prev_x_reg[7]_i_274_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.893 r  vga_display/prev_x_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    57.893    vga_display/prev_x_reg[7]_i_209_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.007 r  vga_display/prev_x_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    58.007    vga_display/prev_x_reg[7]_i_154_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.121 r  vga_display/prev_x_reg[7]_i_109/CO[3]
                         net (fo=1, routed)           0.000    58.121    vga_display/prev_x_reg[7]_i_109_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.235 r  vga_display/prev_x_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.235    vga_display/prev_x_reg[7]_i_88_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.349 r  vga_display/prev_x_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    58.349    vga_display/prev_x_reg[7]_i_83_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.463 r  vga_display/prev_x_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    58.463    vga_display/prev_x_reg[7]_i_78_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.577 r  vga_display/prev_x_reg[7]_i_75/CO[3]
                         net (fo=1, routed)           0.000    58.577    vga_display/prev_x_reg[7]_i_75_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.734 r  vga_display/prev_x_reg[7]_i_74/CO[1]
                         net (fo=35, routed)          0.825    59.559    vga_display/total_pixel_reg[31]_39[0]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.329    59.888 r  vga_display/prev_x[7]_i_277/O
                         net (fo=1, routed)           0.000    59.888    vga_display/prev_x[7]_i_277_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.438 r  vga_display/prev_x_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.438    vga_display/prev_x_reg[7]_i_204_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.552 r  vga_display/prev_x_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    60.553    vga_display/prev_x_reg[7]_i_149_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.667 r  vga_display/prev_x_reg[7]_i_104/CO[3]
                         net (fo=1, routed)           0.000    60.667    vga_display/prev_x_reg[7]_i_104_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  vga_display/prev_x_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    60.781    vga_display/prev_x_reg[7]_i_69_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  vga_display/prev_x_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    60.895    vga_display/prev_x_reg[7]_i_53_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  vga_display/prev_x_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.009    vga_display/prev_x_reg[7]_i_48_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  vga_display/prev_x_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.123    vga_display/prev_x_reg[7]_i_45_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.280 r  vga_display/prev_x_reg[7]_i_44/CO[1]
                         net (fo=35, routed)          0.684    61.964    vga_display/total_pixel_reg[31]_41[0]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.329    62.293 r  vga_display/prev_x[7]_i_341/O
                         net (fo=1, routed)           0.000    62.293    vga_display/prev_x[7]_i_341_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.843 r  vga_display/prev_x_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.000    62.843    vga_display/prev_x_reg[7]_i_264_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.957 r  vga_display/prev_x_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.957    vga_display/prev_x_reg[7]_i_199_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.071 r  vga_display/prev_x_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    63.071    vga_display/prev_x_reg[7]_i_144_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.185 r  vga_display/prev_x_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    63.185    vga_display/prev_x_reg[7]_i_99_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.299 r  vga_display/prev_x_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.299    vga_display/prev_x_reg[7]_i_64_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.413 r  vga_display/prev_x_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    63.413    vga_display/prev_x_reg[7]_i_39_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.527 r  vga_display/prev_x_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    63.527    vga_display/prev_x_reg[7]_i_24_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.641 r  vga_display/prev_x_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.641    vga_display/prev_x_reg[7]_i_21_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.798 r  vga_display/prev_x_reg[7]_i_20/CO[1]
                         net (fo=35, routed)          0.897    64.695    vga_display/total_pixel_reg[31]_43[0]
    SLICE_X39Y55         LUT3 (Prop_lut3_I0_O)        0.329    65.024 r  vga_display/prev_x[7]_i_267/O
                         net (fo=1, routed)           0.000    65.024    vga_display/prev_x[7]_i_267_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.574 r  vga_display/prev_x_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    65.574    vga_display/prev_x_reg[7]_i_194_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.688 r  vga_display/prev_x_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.688    vga_display/prev_x_reg[7]_i_139_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.802 r  vga_display/prev_x_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    65.802    vga_display/prev_x_reg[7]_i_94_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.916 r  vga_display/prev_x_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    65.916    vga_display/prev_x_reg[7]_i_59_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.030 r  vga_display/prev_x_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.030    vga_display/prev_x_reg[7]_i_34_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.144 r  vga_display/prev_x_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.144    vga_display/prev_x_reg[7]_i_15_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.258 r  vga_display/prev_x_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    66.258    vga_display/prev_x_reg[7]_i_7_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.415 r  vga_display/prev_x_reg[7]_i_6/CO[1]
                         net (fo=35, routed)          0.716    67.131    vga_display/total_pixel_reg[31]_45[0]
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.329    67.460 r  vga_display/prev_x[7]_i_335/O
                         net (fo=1, routed)           0.000    67.460    vga_display/prev_x[7]_i_335_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.010 r  vga_display/prev_x_reg[7]_i_258/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_x_reg[7]_i_258_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_x_reg[7]_i_193/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_x_reg[7]_i_193_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_x_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_x_reg[7]_i_138_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.352 r  vga_display/prev_x_reg[7]_i_93/CO[3]
                         net (fo=1, routed)           0.000    68.352    vga_display/prev_x_reg[7]_i_93_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.466 r  vga_display/prev_x_reg[7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.466    vga_display/prev_x_reg[7]_i_58_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.580 r  vga_display/prev_x_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.580    vga_display/prev_x_reg[7]_i_33_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.694 r  vga_display/prev_x_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    68.694    vga_display/prev_x_reg[7]_i_14_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.808 r  vga_display/prev_x_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.808    vga_display/prev_x_reg[7]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.965 r  vga_display/prev_x_reg[7]_i_3/CO[1]
                         net (fo=36, routed)          0.835    69.800    vga_display/total_pixel_reg[31]_47[6]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.329    70.129 r  vga_display/prev_x[6]_i_43/O
                         net (fo=1, routed)           0.000    70.129    vga_display/prev_x[6]_i_43_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.679 r  vga_display/prev_x_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000    70.679    vga_display/prev_x_reg[6]_i_36_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.793 r  vga_display/prev_x_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.793    vga_display/prev_x_reg[6]_i_31_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.907 r  vga_display/prev_x_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.907    vga_display/prev_x_reg[6]_i_26_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.021 r  vga_display/prev_x_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    71.021    vga_display/prev_x_reg[6]_i_21_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.135 r  vga_display/prev_x_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    71.135    vga_display/prev_x_reg[6]_i_16_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.249 r  vga_display/prev_x_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.249    vga_display/prev_x_reg[6]_i_11_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.363 r  vga_display/prev_x_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    71.363    vga_display/prev_x_reg[6]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.477 r  vga_display/prev_x_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.477    vga_display/prev_x_reg[6]_i_3_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.634 r  vga_display/prev_x_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.667    72.301    vga_display/total_pixel_reg[31]_47[5]
    SLICE_X40Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    73.086 r  vga_display/prev_x_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.086    vga_display/prev_x_reg[5]_i_36_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.200 r  vga_display/prev_x_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.200    vga_display/prev_x_reg[5]_i_31_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.314 r  vga_display/prev_x_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.314    vga_display/prev_x_reg[5]_i_26_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.428 r  vga_display/prev_x_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.428    vga_display/prev_x_reg[5]_i_21_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.542 r  vga_display/prev_x_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.542    vga_display/prev_x_reg[5]_i_16_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.656 r  vga_display/prev_x_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.009    73.665    vga_display/prev_x_reg[5]_i_11_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.779 r  vga_display/prev_x_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.779    vga_display/prev_x_reg[5]_i_6_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.893 r  vga_display/prev_x_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.893    vga_display/prev_x_reg[5]_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.050 r  vga_display/prev_x_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          0.820    74.869    vga_display/total_pixel_reg[31]_47[4]
    SLICE_X41Y73         LUT3 (Prop_lut3_I0_O)        0.329    75.198 r  vga_display/prev_x[4]_i_43/O
                         net (fo=1, routed)           0.000    75.198    vga_display/prev_x[4]_i_43_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.748 r  vga_display/prev_x_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    75.748    vga_display/prev_x_reg[4]_i_36_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.862 r  vga_display/prev_x_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.009    75.871    vga_display/prev_x_reg[4]_i_31_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.985 r  vga_display/prev_x_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.985    vga_display/prev_x_reg[4]_i_26_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.099 r  vga_display/prev_x_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.099    vga_display/prev_x_reg[4]_i_21_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.213 r  vga_display/prev_x_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.213    vga_display/prev_x_reg[4]_i_16_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.327 r  vga_display/prev_x_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.327    vga_display/prev_x_reg[4]_i_11_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.441 r  vga_display/prev_x_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.441    vga_display/prev_x_reg[4]_i_6_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.555 r  vga_display/prev_x_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.555    vga_display/prev_x_reg[4]_i_3_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  vga_display/prev_x_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.862    77.575    vga_display/total_pixel_reg[31]_47[3]
    SLICE_X35Y82         LUT2 (Prop_lut2_I0_O)        0.329    77.904 r  vga_display/prev_x[4]_i_1/O
                         net (fo=1, routed)           0.000    77.904    vga_display/prev_x[4]_i_1_n_0
    SLICE_X35Y82         FDCE                                         r  vga_display/prev_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.426    41.426    vga_display/clk_out1
    SLICE_X35Y82         FDCE                                         r  vga_display/prev_x_reg[4]/C
                         clock pessimism              0.000    41.426    
                         clock uncertainty           -0.098    41.328    
    SLICE_X35Y82         FDCE (Setup_fdce_C_D)        0.032    41.360    vga_display/prev_x_reg[4]
  -------------------------------------------------------------------
                         required time                         41.360    
                         arrival time                         -77.904    
  -------------------------------------------------------------------
                         slack                                -36.544    

Slack (VIOLATED) :        -36.245ns  (required time - arrival time)
  Source:                 vga_display/total_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/prev_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        76.082ns  (logic 51.377ns (67.529%)  route 24.705ns (32.471%))
  Logic Levels:           274  (CARRY4=248 LUT1=1 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 41.426 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.566     1.566    vga_display/clk_out1
    SLICE_X37Y1          FDCE                                         r  vga_display/total_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.456     2.022 f  vga_display/total_pixel_reg[4]/Q
                         net (fo=68, routed)          0.640     2.663    vga_display/total_pixel_reg[4]
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124     2.787 r  vga_display/prev_y[7]_i_1074/O
                         net (fo=1, routed)           0.000     2.787    vga_display/prev_y[7]_i_1074_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.300 r  vga_display/prev_y_reg[7]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     3.300    vga_display/prev_y_reg[7]_i_1006_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  vga_display/prev_y_reg[7]_i_1001/CO[3]
                         net (fo=1, routed)           0.000     3.417    vga_display/prev_y_reg[7]_i_1001_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  vga_display/prev_y_reg[7]_i_996/CO[3]
                         net (fo=1, routed)           0.000     3.534    vga_display/prev_y_reg[7]_i_996_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 r  vga_display/prev_y_reg[7]_i_991/CO[3]
                         net (fo=1, routed)           0.000     3.651    vga_display/prev_y_reg[7]_i_991_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.768 r  vga_display/prev_y_reg[7]_i_986/CO[3]
                         net (fo=1, routed)           0.000     3.768    vga_display/prev_y_reg[7]_i_986_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.885 r  vga_display/prev_y_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000     3.885    vga_display/prev_y_reg[7]_i_981_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.002 r  vga_display/prev_y_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000     4.002    vga_display/prev_y_reg[7]_i_978_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.256 r  vga_display/prev_y_reg[7]_i_977/CO[0]
                         net (fo=35, routed)          1.006     5.262    vga_display/prev_y_reg[7]_i_978_0[0]
    SLICE_X33Y0          LUT3 (Prop_lut3_I0_O)        0.367     5.629 r  vga_display/prev_y[7]_i_1018/O
                         net (fo=1, routed)           0.000     5.629    vga_display/prev_y[7]_i_1018_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.179 r  vga_display/prev_y_reg[7]_i_969/CO[3]
                         net (fo=1, routed)           0.000     6.179    vga_display/prev_y_reg[7]_i_969_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.293 r  vga_display/prev_y_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000     6.293    vga_display/prev_y_reg[7]_i_964_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.407 r  vga_display/prev_y_reg[7]_i_959/CO[3]
                         net (fo=1, routed)           0.000     6.407    vga_display/prev_y_reg[7]_i_959_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.521 r  vga_display/prev_y_reg[7]_i_954/CO[3]
                         net (fo=1, routed)           0.000     6.521    vga_display/prev_y_reg[7]_i_954_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.635 r  vga_display/prev_y_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000     6.635    vga_display/prev_y_reg[7]_i_949_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.749 r  vga_display/prev_y_reg[7]_i_944/CO[3]
                         net (fo=1, routed)           0.000     6.749    vga_display/prev_y_reg[7]_i_944_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.863 r  vga_display/prev_y_reg[7]_i_939/CO[3]
                         net (fo=1, routed)           0.000     6.863    vga_display/prev_y_reg[7]_i_939_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  vga_display/prev_y_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000     6.977    vga_display/prev_y_reg[7]_i_936_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.134 r  vga_display/prev_y_reg[7]_i_935/CO[1]
                         net (fo=35, routed)          0.886     8.020    vga_display/total_pixel_reg[31]_56[0]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.329     8.349 r  vga_display/prev_y[7]_i_976/O
                         net (fo=1, routed)           0.000     8.349    vga_display/prev_y[7]_i_976_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.899 r  vga_display/prev_y_reg[7]_i_927/CO[3]
                         net (fo=1, routed)           0.000     8.899    vga_display/prev_y_reg[7]_i_927_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.013 r  vga_display/prev_y_reg[7]_i_922/CO[3]
                         net (fo=1, routed)           0.000     9.013    vga_display/prev_y_reg[7]_i_922_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.127 r  vga_display/prev_y_reg[7]_i_917/CO[3]
                         net (fo=1, routed)           0.000     9.127    vga_display/prev_y_reg[7]_i_917_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.241 r  vga_display/prev_y_reg[7]_i_912/CO[3]
                         net (fo=1, routed)           0.000     9.241    vga_display/prev_y_reg[7]_i_912_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.355 r  vga_display/prev_y_reg[7]_i_907/CO[3]
                         net (fo=1, routed)           0.000     9.355    vga_display/prev_y_reg[7]_i_907_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.469 r  vga_display/prev_y_reg[7]_i_902/CO[3]
                         net (fo=1, routed)           0.000     9.469    vga_display/prev_y_reg[7]_i_902_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  vga_display/prev_y_reg[7]_i_897/CO[3]
                         net (fo=1, routed)           0.000     9.583    vga_display/prev_y_reg[7]_i_897_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  vga_display/prev_y_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000     9.697    vga_display/prev_y_reg[7]_i_894_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.854 r  vga_display/prev_y_reg[7]_i_893/CO[1]
                         net (fo=35, routed)          1.006    10.860    vga_display/total_pixel_reg[31]_58[0]
    SLICE_X31Y0          LUT3 (Prop_lut3_I0_O)        0.329    11.189 r  vga_display/prev_y[7]_i_934/O
                         net (fo=1, routed)           0.000    11.189    vga_display/prev_y[7]_i_934_n_0
    SLICE_X31Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.739 r  vga_display/prev_y_reg[7]_i_885/CO[3]
                         net (fo=1, routed)           0.000    11.739    vga_display/prev_y_reg[7]_i_885_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  vga_display/prev_y_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000    11.853    vga_display/prev_y_reg[7]_i_880_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  vga_display/prev_y_reg[7]_i_875/CO[3]
                         net (fo=1, routed)           0.000    11.967    vga_display/prev_y_reg[7]_i_875_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.081 r  vga_display/prev_y_reg[7]_i_870/CO[3]
                         net (fo=1, routed)           0.000    12.081    vga_display/prev_y_reg[7]_i_870_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  vga_display/prev_y_reg[7]_i_865/CO[3]
                         net (fo=1, routed)           0.000    12.195    vga_display/prev_y_reg[7]_i_865_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.309 r  vga_display/prev_y_reg[7]_i_860/CO[3]
                         net (fo=1, routed)           0.000    12.309    vga_display/prev_y_reg[7]_i_860_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.423 r  vga_display/prev_y_reg[7]_i_855/CO[3]
                         net (fo=1, routed)           0.000    12.423    vga_display/prev_y_reg[7]_i_855_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  vga_display/prev_y_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    12.537    vga_display/prev_y_reg[7]_i_852_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.694 r  vga_display/prev_y_reg[7]_i_851/CO[1]
                         net (fo=35, routed)          0.942    13.636    vga_display/total_pixel_reg[31]_60[0]
    SLICE_X29Y0          LUT3 (Prop_lut3_I0_O)        0.329    13.965 r  vga_display/prev_y[7]_i_892/O
                         net (fo=1, routed)           0.000    13.965    vga_display/prev_y[7]_i_892_n_0
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.515 r  vga_display/prev_y_reg[7]_i_843/CO[3]
                         net (fo=1, routed)           0.000    14.515    vga_display/prev_y_reg[7]_i_843_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.629 r  vga_display/prev_y_reg[7]_i_838/CO[3]
                         net (fo=1, routed)           0.000    14.629    vga_display/prev_y_reg[7]_i_838_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.743 r  vga_display/prev_y_reg[7]_i_833/CO[3]
                         net (fo=1, routed)           0.000    14.743    vga_display/prev_y_reg[7]_i_833_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  vga_display/prev_y_reg[7]_i_828/CO[3]
                         net (fo=1, routed)           0.000    14.857    vga_display/prev_y_reg[7]_i_828_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.971 r  vga_display/prev_y_reg[7]_i_823/CO[3]
                         net (fo=1, routed)           0.000    14.971    vga_display/prev_y_reg[7]_i_823_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.085 r  vga_display/prev_y_reg[7]_i_818/CO[3]
                         net (fo=1, routed)           0.000    15.085    vga_display/prev_y_reg[7]_i_818_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.199 r  vga_display/prev_y_reg[7]_i_813/CO[3]
                         net (fo=1, routed)           0.000    15.199    vga_display/prev_y_reg[7]_i_813_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.313 r  vga_display/prev_y_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    15.313    vga_display/prev_y_reg[7]_i_810_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.470 r  vga_display/prev_y_reg[7]_i_809/CO[1]
                         net (fo=35, routed)          1.038    16.508    vga_display/total_pixel_reg[31]_62[0]
    SLICE_X28Y1          LUT3 (Prop_lut3_I0_O)        0.329    16.837 r  vga_display/prev_y[7]_i_846/O
                         net (fo=1, routed)           0.000    16.837    vga_display/prev_y[7]_i_846_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.387 r  vga_display/prev_y_reg[7]_i_796/CO[3]
                         net (fo=1, routed)           0.000    17.387    vga_display/prev_y_reg[7]_i_796_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.501 r  vga_display/prev_y_reg[7]_i_791/CO[3]
                         net (fo=1, routed)           0.000    17.501    vga_display/prev_y_reg[7]_i_791_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  vga_display/prev_y_reg[7]_i_786/CO[3]
                         net (fo=1, routed)           0.000    17.615    vga_display/prev_y_reg[7]_i_786_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  vga_display/prev_y_reg[7]_i_781/CO[3]
                         net (fo=1, routed)           0.000    17.729    vga_display/prev_y_reg[7]_i_781_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  vga_display/prev_y_reg[7]_i_776/CO[3]
                         net (fo=1, routed)           0.000    17.843    vga_display/prev_y_reg[7]_i_776_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  vga_display/prev_y_reg[7]_i_771/CO[3]
                         net (fo=1, routed)           0.000    17.957    vga_display/prev_y_reg[7]_i_771_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.071 r  vga_display/prev_y_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.071    vga_display/prev_y_reg[7]_i_768_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.228 r  vga_display/prev_y_reg[7]_i_767/CO[1]
                         net (fo=35, routed)          0.684    18.912    vga_display/total_pixel_reg[31]_64[0]
    SLICE_X28Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.241 r  vga_display/prev_y[7]_i_804/O
                         net (fo=1, routed)           0.000    19.241    vga_display/prev_y[7]_i_804_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.791 r  vga_display/prev_y_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    19.791    vga_display/prev_y_reg[7]_i_754_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.905 r  vga_display/prev_y_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    19.905    vga_display/prev_y_reg[7]_i_749_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.019 r  vga_display/prev_y_reg[7]_i_744/CO[3]
                         net (fo=1, routed)           0.000    20.019    vga_display/prev_y_reg[7]_i_744_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.133 r  vga_display/prev_y_reg[7]_i_739/CO[3]
                         net (fo=1, routed)           0.000    20.133    vga_display/prev_y_reg[7]_i_739_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.247 r  vga_display/prev_y_reg[7]_i_734/CO[3]
                         net (fo=1, routed)           0.000    20.247    vga_display/prev_y_reg[7]_i_734_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.361 r  vga_display/prev_y_reg[7]_i_729/CO[3]
                         net (fo=1, routed)           0.000    20.361    vga_display/prev_y_reg[7]_i_729_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  vga_display/prev_y_reg[7]_i_726/CO[3]
                         net (fo=1, routed)           0.000    20.475    vga_display/prev_y_reg[7]_i_726_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.632 r  vga_display/prev_y_reg[7]_i_725/CO[1]
                         net (fo=35, routed)          0.893    21.526    vga_display/total_pixel_reg[31]_66[0]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.855 r  vga_display/prev_y[7]_i_766/O
                         net (fo=1, routed)           0.000    21.855    vga_display/prev_y[7]_i_766_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.405 r  vga_display/prev_y_reg[7]_i_717/CO[3]
                         net (fo=1, routed)           0.000    22.405    vga_display/prev_y_reg[7]_i_717_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.519 r  vga_display/prev_y_reg[7]_i_712/CO[3]
                         net (fo=1, routed)           0.000    22.519    vga_display/prev_y_reg[7]_i_712_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.633 r  vga_display/prev_y_reg[7]_i_707/CO[3]
                         net (fo=1, routed)           0.000    22.633    vga_display/prev_y_reg[7]_i_707_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.747 r  vga_display/prev_y_reg[7]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.747    vga_display/prev_y_reg[7]_i_702_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.861 r  vga_display/prev_y_reg[7]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.861    vga_display/prev_y_reg[7]_i_697_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.975 r  vga_display/prev_y_reg[7]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.975    vga_display/prev_y_reg[7]_i_692_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.089 r  vga_display/prev_y_reg[7]_i_687/CO[3]
                         net (fo=1, routed)           0.000    23.089    vga_display/prev_y_reg[7]_i_687_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.203 r  vga_display/prev_y_reg[7]_i_684/CO[3]
                         net (fo=1, routed)           0.000    23.203    vga_display/prev_y_reg[7]_i_684_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.360 r  vga_display/prev_y_reg[7]_i_683/CO[1]
                         net (fo=35, routed)          0.885    24.245    vga_display/total_pixel_reg[31]_68[0]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    24.574 r  vga_display/prev_y[7]_i_724/O
                         net (fo=1, routed)           0.000    24.574    vga_display/prev_y[7]_i_724_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.124 r  vga_display/prev_y_reg[7]_i_675/CO[3]
                         net (fo=1, routed)           0.000    25.124    vga_display/prev_y_reg[7]_i_675_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.238 r  vga_display/prev_y_reg[7]_i_670/CO[3]
                         net (fo=1, routed)           0.000    25.238    vga_display/prev_y_reg[7]_i_670_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.352 r  vga_display/prev_y_reg[7]_i_665/CO[3]
                         net (fo=1, routed)           0.000    25.352    vga_display/prev_y_reg[7]_i_665_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.466 r  vga_display/prev_y_reg[7]_i_660/CO[3]
                         net (fo=1, routed)           0.000    25.466    vga_display/prev_y_reg[7]_i_660_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.580 r  vga_display/prev_y_reg[7]_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.580    vga_display/prev_y_reg[7]_i_655_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.694 r  vga_display/prev_y_reg[7]_i_650/CO[3]
                         net (fo=1, routed)           0.000    25.694    vga_display/prev_y_reg[7]_i_650_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.808 r  vga_display/prev_y_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    25.808    vga_display/prev_y_reg[7]_i_645_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.922 r  vga_display/prev_y_reg[7]_i_642/CO[3]
                         net (fo=1, routed)           0.000    25.922    vga_display/prev_y_reg[7]_i_642_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.079 r  vga_display/prev_y_reg[7]_i_641/CO[1]
                         net (fo=35, routed)          0.899    26.977    vga_display/total_pixel_reg[31]_70[0]
    SLICE_X33Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.306 r  vga_display/prev_y[7]_i_682/O
                         net (fo=1, routed)           0.000    27.306    vga_display/prev_y[7]_i_682_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.856 r  vga_display/prev_y_reg[7]_i_633/CO[3]
                         net (fo=1, routed)           0.000    27.856    vga_display/prev_y_reg[7]_i_633_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  vga_display/prev_y_reg[7]_i_628/CO[3]
                         net (fo=1, routed)           0.000    27.970    vga_display/prev_y_reg[7]_i_628_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.084 r  vga_display/prev_y_reg[7]_i_623/CO[3]
                         net (fo=1, routed)           0.000    28.084    vga_display/prev_y_reg[7]_i_623_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.198 r  vga_display/prev_y_reg[7]_i_618/CO[3]
                         net (fo=1, routed)           0.000    28.198    vga_display/prev_y_reg[7]_i_618_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.312 r  vga_display/prev_y_reg[7]_i_613/CO[3]
                         net (fo=1, routed)           0.000    28.312    vga_display/prev_y_reg[7]_i_613_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.426 r  vga_display/prev_y_reg[7]_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.426    vga_display/prev_y_reg[7]_i_608_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.540 r  vga_display/prev_y_reg[7]_i_603/CO[3]
                         net (fo=1, routed)           0.000    28.540    vga_display/prev_y_reg[7]_i_603_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.654 r  vga_display/prev_y_reg[7]_i_600/CO[3]
                         net (fo=1, routed)           0.000    28.654    vga_display/prev_y_reg[7]_i_600_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.811 r  vga_display/prev_y_reg[7]_i_599/CO[1]
                         net (fo=35, routed)          0.698    29.510    vga_display/total_pixel_reg[31]_72[0]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    29.839 r  vga_display/prev_y[7]_i_640/O
                         net (fo=1, routed)           0.000    29.839    vga_display/prev_y[7]_i_640_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.389 r  vga_display/prev_y_reg[7]_i_591/CO[3]
                         net (fo=1, routed)           0.000    30.389    vga_display/prev_y_reg[7]_i_591_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.503 r  vga_display/prev_y_reg[7]_i_586/CO[3]
                         net (fo=1, routed)           0.000    30.503    vga_display/prev_y_reg[7]_i_586_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.617 r  vga_display/prev_y_reg[7]_i_581/CO[3]
                         net (fo=1, routed)           0.000    30.617    vga_display/prev_y_reg[7]_i_581_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.731 r  vga_display/prev_y_reg[7]_i_576/CO[3]
                         net (fo=1, routed)           0.000    30.731    vga_display/prev_y_reg[7]_i_576_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.845 r  vga_display/prev_y_reg[7]_i_571/CO[3]
                         net (fo=1, routed)           0.000    30.845    vga_display/prev_y_reg[7]_i_571_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.959 r  vga_display/prev_y_reg[7]_i_566/CO[3]
                         net (fo=1, routed)           0.000    30.959    vga_display/prev_y_reg[7]_i_566_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.073 r  vga_display/prev_y_reg[7]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.082    vga_display/prev_y_reg[7]_i_561_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.196 r  vga_display/prev_y_reg[7]_i_558/CO[3]
                         net (fo=1, routed)           0.000    31.196    vga_display/prev_y_reg[7]_i_558_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  vga_display/prev_y_reg[7]_i_557/CO[1]
                         net (fo=35, routed)          0.776    32.129    vga_display/total_pixel_reg[31]_74[0]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    32.458 r  vga_display/prev_y[7]_i_598/O
                         net (fo=1, routed)           0.000    32.458    vga_display/prev_y[7]_i_598_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.008 r  vga_display/prev_y_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    33.008    vga_display/prev_y_reg[7]_i_549_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.122 r  vga_display/prev_y_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    33.122    vga_display/prev_y_reg[7]_i_544_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.236 r  vga_display/prev_y_reg[7]_i_539/CO[3]
                         net (fo=1, routed)           0.000    33.236    vga_display/prev_y_reg[7]_i_539_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.350 r  vga_display/prev_y_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.009    33.359    vga_display/prev_y_reg[7]_i_534_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.473 r  vga_display/prev_y_reg[7]_i_529/CO[3]
                         net (fo=1, routed)           0.000    33.473    vga_display/prev_y_reg[7]_i_529_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.587 r  vga_display/prev_y_reg[7]_i_524/CO[3]
                         net (fo=1, routed)           0.000    33.587    vga_display/prev_y_reg[7]_i_524_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.701 r  vga_display/prev_y_reg[7]_i_519/CO[3]
                         net (fo=1, routed)           0.000    33.701    vga_display/prev_y_reg[7]_i_519_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.815 r  vga_display/prev_y_reg[7]_i_516/CO[3]
                         net (fo=1, routed)           0.000    33.815    vga_display/prev_y_reg[7]_i_516_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.972 r  vga_display/prev_y_reg[7]_i_515/CO[1]
                         net (fo=35, routed)          0.903    34.875    vga_display/total_pixel_reg[31]_76[0]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.329    35.204 r  vga_display/prev_y[7]_i_556/O
                         net (fo=1, routed)           0.000    35.204    vga_display/prev_y[7]_i_556_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.754 r  vga_display/prev_y_reg[7]_i_507/CO[3]
                         net (fo=1, routed)           0.000    35.754    vga_display/prev_y_reg[7]_i_507_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.868 r  vga_display/prev_y_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    35.868    vga_display/prev_y_reg[7]_i_502_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.982 r  vga_display/prev_y_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.009    35.991    vga_display/prev_y_reg[7]_i_497_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.105 r  vga_display/prev_y_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    36.105    vga_display/prev_y_reg[7]_i_492_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.219 r  vga_display/prev_y_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    36.219    vga_display/prev_y_reg[7]_i_487_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.333 r  vga_display/prev_y_reg[7]_i_482/CO[3]
                         net (fo=1, routed)           0.000    36.333    vga_display/prev_y_reg[7]_i_482_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.447 r  vga_display/prev_y_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.447    vga_display/prev_y_reg[7]_i_477_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.561 r  vga_display/prev_y_reg[7]_i_474/CO[3]
                         net (fo=1, routed)           0.000    36.561    vga_display/prev_y_reg[7]_i_474_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.718 r  vga_display/prev_y_reg[7]_i_473/CO[1]
                         net (fo=35, routed)          1.089    37.807    vga_display/total_pixel_reg[31]_78[0]
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.136 r  vga_display/prev_y[7]_i_514/O
                         net (fo=1, routed)           0.000    38.136    vga_display/prev_y[7]_i_514_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.686 r  vga_display/prev_y_reg[7]_i_465/CO[3]
                         net (fo=1, routed)           0.000    38.686    vga_display/prev_y_reg[7]_i_465_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.800 r  vga_display/prev_y_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    38.800    vga_display/prev_y_reg[7]_i_460_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.914 r  vga_display/prev_y_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.009    38.923    vga_display/prev_y_reg[7]_i_455_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.037 r  vga_display/prev_y_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    39.037    vga_display/prev_y_reg[7]_i_450_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.151 r  vga_display/prev_y_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    39.151    vga_display/prev_y_reg[7]_i_445_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.265 r  vga_display/prev_y_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    39.265    vga_display/prev_y_reg[7]_i_440_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.379 r  vga_display/prev_y_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    39.379    vga_display/prev_y_reg[7]_i_435_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.493 r  vga_display/prev_y_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    39.493    vga_display/prev_y_reg[7]_i_432_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.650 r  vga_display/prev_y_reg[7]_i_431/CO[1]
                         net (fo=35, routed)          0.740    40.390    vga_display/total_pixel_reg[31]_80[0]
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.329    40.719 r  vga_display/prev_y[7]_i_472/O
                         net (fo=1, routed)           0.000    40.719    vga_display/prev_y[7]_i_472_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.269 r  vga_display/prev_y_reg[7]_i_423/CO[3]
                         net (fo=1, routed)           0.000    41.269    vga_display/prev_y_reg[7]_i_423_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.383 r  vga_display/prev_y_reg[7]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.383    vga_display/prev_y_reg[7]_i_418_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.497 r  vga_display/prev_y_reg[7]_i_413/CO[3]
                         net (fo=1, routed)           0.000    41.497    vga_display/prev_y_reg[7]_i_413_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.611 r  vga_display/prev_y_reg[7]_i_408/CO[3]
                         net (fo=1, routed)           0.000    41.611    vga_display/prev_y_reg[7]_i_408_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.725 r  vga_display/prev_y_reg[7]_i_403/CO[3]
                         net (fo=1, routed)           0.000    41.725    vga_display/prev_y_reg[7]_i_403_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.839 r  vga_display/prev_y_reg[7]_i_398/CO[3]
                         net (fo=1, routed)           0.000    41.839    vga_display/prev_y_reg[7]_i_398_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.953 r  vga_display/prev_y_reg[7]_i_393/CO[3]
                         net (fo=1, routed)           0.000    41.953    vga_display/prev_y_reg[7]_i_393_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.067 r  vga_display/prev_y_reg[7]_i_390/CO[3]
                         net (fo=1, routed)           0.000    42.067    vga_display/prev_y_reg[7]_i_390_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.224 r  vga_display/prev_y_reg[7]_i_389/CO[1]
                         net (fo=35, routed)          0.934    43.158    vga_display/total_pixel_reg[31]_82[0]
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.329    43.487 r  vga_display/prev_y[7]_i_427/O
                         net (fo=1, routed)           0.000    43.487    vga_display/prev_y[7]_i_427_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.019 r  vga_display/prev_y_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    44.019    vga_display/prev_y_reg[7]_i_376_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.133 r  vga_display/prev_y_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    44.133    vga_display/prev_y_reg[7]_i_371_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.247 r  vga_display/prev_y_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.247    vga_display/prev_y_reg[7]_i_366_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.361 r  vga_display/prev_y_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    44.361    vga_display/prev_y_reg[7]_i_361_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.475 r  vga_display/prev_y_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    44.475    vga_display/prev_y_reg[7]_i_356_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.589 r  vga_display/prev_y_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    44.589    vga_display/prev_y_reg[7]_i_351_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.703 r  vga_display/prev_y_reg[7]_i_348/CO[3]
                         net (fo=1, routed)           0.000    44.703    vga_display/prev_y_reg[7]_i_348_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.860 r  vga_display/prev_y_reg[7]_i_347/CO[1]
                         net (fo=35, routed)          0.780    45.640    vga_display/total_pixel_reg[31]_84[0]
    SLICE_X34Y40         LUT3 (Prop_lut3_I0_O)        0.329    45.969 r  vga_display/prev_y[7]_i_388/O
                         net (fo=1, routed)           0.000    45.969    vga_display/prev_y[7]_i_388_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.502 r  vga_display/prev_y_reg[7]_i_318/CO[3]
                         net (fo=1, routed)           0.000    46.502    vga_display/prev_y_reg[7]_i_318_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.619 r  vga_display/prev_y_reg[7]_i_313/CO[3]
                         net (fo=1, routed)           0.000    46.619    vga_display/prev_y_reg[7]_i_313_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.736 r  vga_display/prev_y_reg[7]_i_308/CO[3]
                         net (fo=1, routed)           0.000    46.736    vga_display/prev_y_reg[7]_i_308_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.853 r  vga_display/prev_y_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    46.853    vga_display/prev_y_reg[7]_i_303_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.970 r  vga_display/prev_y_reg[7]_i_298/CO[3]
                         net (fo=1, routed)           0.000    46.970    vga_display/prev_y_reg[7]_i_298_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.087 r  vga_display/prev_y_reg[7]_i_293/CO[3]
                         net (fo=1, routed)           0.000    47.087    vga_display/prev_y_reg[7]_i_293_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.204 r  vga_display/prev_y_reg[7]_i_288/CO[3]
                         net (fo=1, routed)           0.000    47.204    vga_display/prev_y_reg[7]_i_288_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.321 r  vga_display/prev_y_reg[7]_i_285/CO[3]
                         net (fo=1, routed)           0.000    47.321    vga_display/prev_y_reg[7]_i_285_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.478 r  vga_display/prev_y_reg[7]_i_284/CO[1]
                         net (fo=35, routed)          0.835    48.313    vga_display/total_pixel_reg[31]_86[0]
    SLICE_X35Y43         LUT3 (Prop_lut3_I0_O)        0.332    48.645 r  vga_display/prev_y[7]_i_346/O
                         net (fo=1, routed)           0.000    48.645    vga_display/prev_y[7]_i_346_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.195 r  vga_display/prev_y_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000    49.195    vga_display/prev_y_reg[7]_i_279_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.309 r  vga_display/prev_y_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    49.309    vga_display/prev_y_reg[7]_i_243_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.423 r  vga_display/prev_y_reg[7]_i_238/CO[3]
                         net (fo=1, routed)           0.000    49.423    vga_display/prev_y_reg[7]_i_238_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.537 r  vga_display/prev_y_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000    49.537    vga_display/prev_y_reg[7]_i_233_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.651 r  vga_display/prev_y_reg[7]_i_228/CO[3]
                         net (fo=1, routed)           0.000    49.651    vga_display/prev_y_reg[7]_i_228_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.765 r  vga_display/prev_y_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    49.765    vga_display/prev_y_reg[7]_i_223_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.879 r  vga_display/prev_y_reg[7]_i_218/CO[3]
                         net (fo=1, routed)           0.001    49.880    vga_display/prev_y_reg[7]_i_218_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.994 r  vga_display/prev_y_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    49.994    vga_display/prev_y_reg[7]_i_215_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.151 r  vga_display/prev_y_reg[7]_i_214/CO[1]
                         net (fo=35, routed)          0.712    50.863    vga_display/total_pixel_reg[31]_88[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.329    51.192 r  vga_display/prev_y[7]_i_343/O
                         net (fo=1, routed)           0.000    51.192    vga_display/prev_y[7]_i_343_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.725 r  vga_display/prev_y_reg[7]_i_274/CO[3]
                         net (fo=1, routed)           0.001    51.725    vga_display/prev_y_reg[7]_i_274_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.842 r  vga_display/prev_y_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000    51.842    vga_display/prev_y_reg[7]_i_209_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.959 r  vga_display/prev_y_reg[7]_i_178/CO[3]
                         net (fo=1, routed)           0.000    51.959    vga_display/prev_y_reg[7]_i_178_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.076 r  vga_display/prev_y_reg[7]_i_173/CO[3]
                         net (fo=1, routed)           0.000    52.076    vga_display/prev_y_reg[7]_i_173_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.193 r  vga_display/prev_y_reg[7]_i_168/CO[3]
                         net (fo=1, routed)           0.000    52.193    vga_display/prev_y_reg[7]_i_168_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.310 r  vga_display/prev_y_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    52.310    vga_display/prev_y_reg[7]_i_163_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.427 r  vga_display/prev_y_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    52.427    vga_display/prev_y_reg[7]_i_158_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.544 r  vga_display/prev_y_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    52.544    vga_display/prev_y_reg[7]_i_155_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.701 r  vga_display/prev_y_reg[7]_i_154/CO[1]
                         net (fo=35, routed)          1.031    53.732    vga_display/total_pixel_reg[31]_90[0]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.332    54.064 r  vga_display/prev_y[7]_i_340/O
                         net (fo=1, routed)           0.000    54.064    vga_display/prev_y[7]_i_340_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.614 r  vga_display/prev_y_reg[7]_i_269/CO[3]
                         net (fo=1, routed)           0.000    54.614    vga_display/prev_y_reg[7]_i_269_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.728 r  vga_display/prev_y_reg[7]_i_204/CO[3]
                         net (fo=1, routed)           0.000    54.728    vga_display/prev_y_reg[7]_i_204_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.842 r  vga_display/prev_y_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.001    54.843    vga_display/prev_y_reg[7]_i_149_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.957 r  vga_display/prev_y_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    54.957    vga_display/prev_y_reg[7]_i_123_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  vga_display/prev_y_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    55.071    vga_display/prev_y_reg[7]_i_118_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  vga_display/prev_y_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    55.185    vga_display/prev_y_reg[7]_i_113_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  vga_display/prev_y_reg[7]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.299    vga_display/prev_y_reg[7]_i_108_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  vga_display/prev_y_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000    55.413    vga_display/prev_y_reg[7]_i_105_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.570 r  vga_display/prev_y_reg[7]_i_104/CO[1]
                         net (fo=35, routed)          0.765    56.335    vga_display/total_pixel_reg[31]_92[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.329    56.664 r  vga_display/prev_y[7]_i_337/O
                         net (fo=1, routed)           0.000    56.664    vga_display/prev_y[7]_i_337_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.214 r  vga_display/prev_y_reg[7]_i_264/CO[3]
                         net (fo=1, routed)           0.001    57.215    vga_display/prev_y_reg[7]_i_264_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.329 r  vga_display/prev_y_reg[7]_i_199/CO[3]
                         net (fo=1, routed)           0.000    57.329    vga_display/prev_y_reg[7]_i_199_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.443 r  vga_display/prev_y_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    57.443    vga_display/prev_y_reg[7]_i_144_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.557 r  vga_display/prev_y_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000    57.557    vga_display/prev_y_reg[7]_i_99_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.671 r  vga_display/prev_y_reg[7]_i_78/CO[3]
                         net (fo=1, routed)           0.000    57.671    vga_display/prev_y_reg[7]_i_78_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.785 r  vga_display/prev_y_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    57.785    vga_display/prev_y_reg[7]_i_73_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.899 r  vga_display/prev_y_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    57.899    vga_display/prev_y_reg[7]_i_68_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.013 r  vga_display/prev_y_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.013    vga_display/prev_y_reg[7]_i_65_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.170 r  vga_display/prev_y_reg[7]_i_64/CO[1]
                         net (fo=35, routed)          0.894    59.064    vga_display/total_pixel_reg[31]_94[0]
    SLICE_X35Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.849 r  vga_display/prev_y_reg[7]_i_259/CO[3]
                         net (fo=1, routed)           0.000    59.849    vga_display/prev_y_reg[7]_i_259_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.963 r  vga_display/prev_y_reg[7]_i_194/CO[3]
                         net (fo=1, routed)           0.000    59.963    vga_display/prev_y_reg[7]_i_194_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.077 r  vga_display/prev_y_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    60.077    vga_display/prev_y_reg[7]_i_139_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.191 r  vga_display/prev_y_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000    60.191    vga_display/prev_y_reg[7]_i_94_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.305 r  vga_display/prev_y_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000    60.305    vga_display/prev_y_reg[7]_i_59_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.419 r  vga_display/prev_y_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    60.419    vga_display/prev_y_reg[7]_i_43_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.533 r  vga_display/prev_y_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    60.533    vga_display/prev_y_reg[7]_i_38_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.647 r  vga_display/prev_y_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.647    vga_display/prev_y_reg[7]_i_35_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.804 r  vga_display/prev_y_reg[7]_i_34/CO[1]
                         net (fo=35, routed)          0.569    61.373    vga_display/total_pixel_reg[31]_96[0]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.329    61.702 r  vga_display/prev_y[7]_i_331/O
                         net (fo=1, routed)           0.000    61.702    vga_display/prev_y[7]_i_331_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.235 r  vga_display/prev_y_reg[7]_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.235    vga_display/prev_y_reg[7]_i_254_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.352 r  vga_display/prev_y_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000    62.352    vga_display/prev_y_reg[7]_i_189_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.469 r  vga_display/prev_y_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    62.469    vga_display/prev_y_reg[7]_i_134_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.586 r  vga_display/prev_y_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    62.586    vga_display/prev_y_reg[7]_i_89_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.703 r  vga_display/prev_y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    62.703    vga_display/prev_y_reg[7]_i_54_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.820 r  vga_display/prev_y_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    62.820    vga_display/prev_y_reg[7]_i_29_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.937 r  vga_display/prev_y_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.937    vga_display/prev_y_reg[7]_i_18_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.054 r  vga_display/prev_y_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.054    vga_display/prev_y_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.211 r  vga_display/prev_y_reg[7]_i_14/CO[1]
                         net (fo=35, routed)          0.717    63.928    vga_display/total_pixel_reg[31]_98[0]
    SLICE_X33Y66         LUT3 (Prop_lut3_I0_O)        0.332    64.260 r  vga_display/prev_y[7]_i_328/O
                         net (fo=1, routed)           0.000    64.260    vga_display/prev_y[7]_i_328_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.810 r  vga_display/prev_y_reg[7]_i_249/CO[3]
                         net (fo=1, routed)           0.000    64.810    vga_display/prev_y_reg[7]_i_249_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.924 r  vga_display/prev_y_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000    64.924    vga_display/prev_y_reg[7]_i_184_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.038 r  vga_display/prev_y_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    65.038    vga_display/prev_y_reg[7]_i_129_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.152 r  vga_display/prev_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    65.152    vga_display/prev_y_reg[7]_i_84_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.266 r  vga_display/prev_y_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.266    vga_display/prev_y_reg[7]_i_49_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.380 r  vga_display/prev_y_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    65.380    vga_display/prev_y_reg[7]_i_24_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.494 r  vga_display/prev_y_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.494    vga_display/prev_y_reg[7]_i_9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.608 r  vga_display/prev_y_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.608    vga_display/prev_y_reg[7]_i_5_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.765 r  vga_display/prev_y_reg[7]_i_4/CO[1]
                         net (fo=35, routed)          0.881    66.646    vga_display/total_pixel_reg[31]_100[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.431 r  vga_display/prev_y_reg[7]_i_248/CO[3]
                         net (fo=1, routed)           0.000    67.431    vga_display/prev_y_reg[7]_i_248_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.545 r  vga_display/prev_y_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    67.545    vga_display/prev_y_reg[7]_i_183_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.659 r  vga_display/prev_y_reg[7]_i_128/CO[3]
                         net (fo=1, routed)           0.000    67.659    vga_display/prev_y_reg[7]_i_128_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.773 r  vga_display/prev_y_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    67.773    vga_display/prev_y_reg[7]_i_83_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.887 r  vga_display/prev_y_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.009    67.896    vga_display/prev_y_reg[7]_i_48_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.010 r  vga_display/prev_y_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.010    vga_display/prev_y_reg[7]_i_23_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.124 r  vga_display/prev_y_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.124    vga_display/prev_y_reg[7]_i_8_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.238 r  vga_display/prev_y_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.238    vga_display/prev_y_reg[7]_i_3_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.395 r  vga_display/prev_y_reg[7]_i_2/CO[1]
                         net (fo=36, routed)          0.870    69.265    vga_display/total_pixel_reg[31]_102[6]
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.329    69.594 r  vga_display/prev_y[6]_i_43/O
                         net (fo=1, routed)           0.000    69.594    vga_display/prev_y[6]_i_43_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.144 r  vga_display/prev_y_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009    70.153    vga_display/prev_y_reg[6]_i_36_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.267 r  vga_display/prev_y_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.267    vga_display/prev_y_reg[6]_i_31_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.381 r  vga_display/prev_y_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    70.381    vga_display/prev_y_reg[6]_i_26_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.495 r  vga_display/prev_y_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.495    vga_display/prev_y_reg[6]_i_21_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.609 r  vga_display/prev_y_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.609    vga_display/prev_y_reg[6]_i_16_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.723 r  vga_display/prev_y_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.723    vga_display/prev_y_reg[6]_i_11_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.837 r  vga_display/prev_y_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.837    vga_display/prev_y_reg[6]_i_6_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.951 r  vga_display/prev_y_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.951    vga_display/prev_y_reg[6]_i_3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.108 r  vga_display/prev_y_reg[6]_i_2/CO[1]
                         net (fo=36, routed)          0.939    72.047    vga_display/total_pixel_reg[31]_102[5]
    SLICE_X36Y74         LUT3 (Prop_lut3_I0_O)        0.329    72.376 r  vga_display/prev_y[5]_i_43/O
                         net (fo=1, routed)           0.000    72.376    vga_display/prev_y[5]_i_43_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.926 r  vga_display/prev_y_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.009    72.935    vga_display/prev_y_reg[5]_i_36_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.049 r  vga_display/prev_y_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.049    vga_display/prev_y_reg[5]_i_31_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.163 r  vga_display/prev_y_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.163    vga_display/prev_y_reg[5]_i_26_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.277 r  vga_display/prev_y_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.277    vga_display/prev_y_reg[5]_i_21_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.391 r  vga_display/prev_y_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.391    vga_display/prev_y_reg[5]_i_16_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.505 r  vga_display/prev_y_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.505    vga_display/prev_y_reg[5]_i_11_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.619 r  vga_display/prev_y_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.619    vga_display/prev_y_reg[5]_i_6_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.733 r  vga_display/prev_y_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.733    vga_display/prev_y_reg[5]_i_3_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.890 r  vga_display/prev_y_reg[5]_i_2/CO[1]
                         net (fo=36, routed)          1.017    74.907    vga_display/total_pixel_reg[31]_102[4]
    SLICE_X34Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    75.707 r  vga_display/prev_y_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.009    75.716    vga_display/prev_y_reg[4]_i_36_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.833 r  vga_display/prev_y_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    75.833    vga_display/prev_y_reg[4]_i_31_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.950 r  vga_display/prev_y_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.950    vga_display/prev_y_reg[4]_i_26_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.067 r  vga_display/prev_y_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.067    vga_display/prev_y_reg[4]_i_21_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.184 r  vga_display/prev_y_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.184    vga_display/prev_y_reg[4]_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.301 r  vga_display/prev_y_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.301    vga_display/prev_y_reg[4]_i_11_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.418 r  vga_display/prev_y_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.418    vga_display/prev_y_reg[4]_i_6_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.535 r  vga_display/prev_y_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.535    vga_display/prev_y_reg[4]_i_3_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.692 r  vga_display/prev_y_reg[4]_i_2/CO[1]
                         net (fo=36, routed)          0.599    77.291    vga_display/total_pixel_reg[31]_102[3]
    SLICE_X35Y82         LUT2 (Prop_lut2_I0_O)        0.357    77.648 r  vga_display/prev_y[4]_i_1/O
                         net (fo=1, routed)           0.000    77.648    vga_display/prev_y[4]_i_1_n_0
    SLICE_X35Y82         FDCE                                         r  vga_display/prev_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.426    41.426    vga_display/clk_out1
    SLICE_X35Y82         FDCE                                         r  vga_display/prev_y_reg[4]/C
                         clock pessimism              0.000    41.426    
                         clock uncertainty           -0.098    41.328    
    SLICE_X35Y82         FDCE (Setup_fdce_C_D)        0.075    41.403    vga_display/prev_y_reg[4]
  -------------------------------------------------------------------
                         required time                         41.403    
                         arrival time                         -77.648    
  -------------------------------------------------------------------
                         slack                                -36.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga_display/frame_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.653%)  route 0.173ns (51.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.567     0.567    vga_display/clk_out1
    SLICE_X56Y7          FDCE                                         r  vga_display/frame_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vga_display/frame_addr_reg[10]/Q
                         net (fo=345, routed)         0.173     0.904    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879     0.879    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.253     0.626    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.809    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga_display/frame_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.697%)  route 0.180ns (52.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.568     0.568    vga_display/clk_out1
    SLICE_X56Y6          FDCE                                         r  vga_display/frame_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDCE (Prop_fdce_C_Q)         0.164     0.732 r  vga_display/frame_addr_reg[8]/Q
                         net (fo=1380, routed)        0.180     0.911    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879     0.879    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.253     0.626    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.809    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vga_display/frame_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.896%)  route 0.178ns (52.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.567     0.567    vga_display/clk_out1
    SLICE_X56Y8          FDCE                                         r  vga_display/frame_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vga_display/frame_addr_reg[15]/Q
                         net (fo=64, routed)          0.178     0.909    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879     0.879    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.253     0.626    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.806    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_display/sum_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/sum_y_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.292ns (59.738%)  route 0.197ns (40.262%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.562     0.562    vga_display/clk_out1
    SLICE_X36Y8          FDCE                                         r  vga_display/sum_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.141     0.703 r  vga_display/sum_y_reg[12]/Q
                         net (fo=3, routed)           0.197     0.899    vga_display/sum_y_reg[12]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.944 r  vga_display/sum_y[12]_i_5/O
                         net (fo=1, routed)           0.000     0.944    vga_display/sum_y[12]_i_5_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.050 r  vga_display/sum_y_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.050    vga_display/sum_y_reg[12]_i_1_n_6
    SLICE_X35Y8          FDCE                                         r  vga_display/sum_y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.830     0.830    vga_display/clk_out1
    SLICE_X35Y8          FDCE                                         r  vga_display/sum_y_reg[13]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X35Y8          FDCE (Hold_fdce_C_D)         0.105     0.930    vga_display/sum_y_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_display/sum_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/sum_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.292ns (59.738%)  route 0.197ns (40.262%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.563     0.563    vga_display/clk_out1
    SLICE_X36Y6          FDCE                                         r  vga_display/sum_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  vga_display/sum_y_reg[4]/Q
                         net (fo=3, routed)           0.197     0.900    vga_display/sum_y_reg[4]
    SLICE_X35Y6          LUT4 (Prop_lut4_I3_O)        0.045     0.945 r  vga_display/sum_y[4]_i_9/O
                         net (fo=1, routed)           0.000     0.945    vga_display/sum_y[4]_i_9_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.051 r  vga_display/sum_y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.051    vga_display/sum_y_reg[4]_i_1_n_6
    SLICE_X35Y6          FDCE                                         r  vga_display/sum_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.831     0.831    vga_display/clk_out1
    SLICE_X35Y6          FDCE                                         r  vga_display/sum_y_reg[5]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X35Y6          FDCE (Hold_fdce_C_D)         0.105     0.931    vga_display/sum_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga_display/sum_y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/sum_y_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.355ns (68.761%)  route 0.161ns (31.239%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.562     0.562    vga_display/clk_out1
    SLICE_X36Y8          FDCE                                         r  vga_display/sum_y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.141     0.703 r  vga_display/sum_y_reg[15]/Q
                         net (fo=3, routed)           0.161     0.864    vga_display/sum_y_reg[15]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.909 r  vga_display/sum_y[12]_i_2/O
                         net (fo=1, routed)           0.000     0.909    vga_display/sum_y[12]_i_2_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.024 r  vga_display/sum_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    vga_display/sum_y_reg[12]_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.078 r  vga_display/sum_y_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.078    vga_display/sum_y_reg[16]_i_1_n_7
    SLICE_X35Y9          FDCE                                         r  vga_display/sum_y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.830     0.830    vga_display/clk_out1
    SLICE_X35Y9          FDCE                                         r  vga_display/sum_y_reg[16]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.105     0.930    vga_display/sum_y_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga_display/frame_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.949%)  route 0.227ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.567     0.567    vga_display/clk_out1
    SLICE_X56Y7          FDCE                                         r  vga_display/frame_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vga_display/frame_addr_reg[11]/Q
                         net (fo=173, routed)         0.227     0.958    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879     0.879    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.253     0.626    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.809    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_display/frame_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.842%)  route 0.228ns (58.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.567     0.567    vga_display/clk_out1
    SLICE_X56Y7          FDCE                                         r  vga_display/frame_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vga_display/frame_addr_reg[12]/Q
                         net (fo=141, routed)         0.228     0.959    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879     0.879    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.253     0.626    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.809    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_display/frame_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.017%)  route 0.236ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.567     0.567    vga_display/clk_out1
    SLICE_X56Y8          FDCE                                         r  vga_display/frame_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vga_display/frame_addr_reg[14]/Q
                         net (fo=69, routed)          0.236     0.966    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879     0.879    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.253     0.626    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.809    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_display/sum_y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/sum_y_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.366ns (69.413%)  route 0.161ns (30.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.562     0.562    vga_display/clk_out1
    SLICE_X36Y8          FDCE                                         r  vga_display/sum_y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.141     0.703 r  vga_display/sum_y_reg[15]/Q
                         net (fo=3, routed)           0.161     0.864    vga_display/sum_y_reg[15]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.909 r  vga_display/sum_y[12]_i_2/O
                         net (fo=1, routed)           0.000     0.909    vga_display/sum_y[12]_i_2_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.024 r  vga_display/sum_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    vga_display/sum_y_reg[12]_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.089 r  vga_display/sum_y_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.089    vga_display/sum_y_reg[16]_i_1_n_5
    SLICE_X35Y9          FDCE                                         r  vga_display/sum_y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.830     0.830    vga_display/clk_out1
    SLICE_X35Y9          FDCE                                         r  vga_display/sum_y_reg[18]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.105     0.930    vga_display/sum_y_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3      nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y4      nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5      nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X56Y21     game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X56Y21     game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y14      IIC/Config_Done_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y14      IIC/Config_Done_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y18      IIC/FSM_onehot_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y18      IIC/FSM_onehot_mSetup_ST_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y17      IIC/FSM_onehot_mSetup_ST_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y17      IIC/FSM_onehot_mSetup_ST_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y18      IIC/FSM_onehot_mSetup_ST_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y18      IIC/FSM_onehot_mSetup_ST_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X56Y21     game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X56Y21     game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y14      IIC/Config_Done_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y14      IIC/Config_Done_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y18      IIC/FSM_onehot_mSetup_ST_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y18      IIC/FSM_onehot_mSetup_ST_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y17      IIC/FSM_onehot_mSetup_ST_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y17      IIC/FSM_onehot_mSetup_ST_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y18      IIC/FSM_onehot_mSetup_ST_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y18      IIC/FSM_onehot_mSetup_ST_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  game/clk_1/inst/clk_in1
  To Clock:  game/clk_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         game/clk_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { game/clk_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.832ns  (required time - arrival time)
  Source:                 game/u1/food_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u1/for_ram1/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.293ns  (logic 7.410ns (31.813%)  route 15.883ns (68.187%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 51.530 - 50.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.553     1.553    game/u1/clk_out1
    SLICE_X55Y26         FDRE                                         r  game/u1/food_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  game/u1/food_x_reg[1]/Q
                         net (fo=34, routed)          1.576     3.586    game/u1/addrb[1]
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124     3.710 r  game/u1/for_ram1_i_81/O
                         net (fo=5, routed)           1.200     4.910    game/u1/for_ram1_i_81_n_0
    SLICE_X58Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.034 f  game/u1/for_ram1_i_63/O
                         net (fo=17, routed)          1.589     6.623    game/u1/for_ram1_i_63_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.747 r  game/u1/for_ram1_i_65/O
                         net (fo=1, routed)           0.894     7.641    game/u1/for_ram1_i_65_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  game/u1/for_ram1_i_36/O
                         net (fo=1, routed)           0.000     7.765    game/u1/for_ram1_i_36_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.163 r  game/u1/for_ram1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.163    game/u1/for_ram1_i_16_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.497 r  game/u1/for_ram1_i_83/O[1]
                         net (fo=3, routed)           0.749     9.247    game/u1/for_ram1_i_83_n_6
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.303     9.550 r  game/u1/for_ram1_i_69/O
                         net (fo=2, routed)           1.022    10.572    game/u1/for_ram1_i_69_n_0
    SLICE_X59Y30         LUT4 (Prop_lut4_I3_O)        0.154    10.726 r  game/u1/for_ram1_i_39/O
                         net (fo=2, routed)           0.593    11.319    game/u1/for_ram1_i_39_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.327    11.646 r  game/u1/for_ram1_i_43/O
                         net (fo=1, routed)           0.000    11.646    game/u1/for_ram1_i_43_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.047 r  game/u1/for_ram1_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.047    game/u1/for_ram1_i_21_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.269 r  game/u1/for_ram1_i_101/O[0]
                         net (fo=9, routed)           1.006    13.274    u1/food_x2[11]
    SLICE_X61Y29         LUT3 (Prop_lut3_I1_O)        0.328    13.602 r  for_ram1_i_159/O
                         net (fo=2, routed)           0.415    14.018    for_ram1_i_159_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I0_O)        0.327    14.345 r  for_ram1_i_163/O
                         net (fo=1, routed)           0.000    14.345    for_ram1_i_163_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.593 r  for_ram1_i_129/O[3]
                         net (fo=3, routed)           0.835    15.428    for_ram1_i_129_n_4
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.334    15.762 f  for_ram1_i_130/O
                         net (fo=2, routed)           0.982    16.744    game/u1/for_ram1_i_92_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I3_O)        0.326    17.070 r  game/u1/for_ram1_i_96/O
                         net (fo=2, routed)           0.995    18.065    game/u1/for_ram1_i_96_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.124    18.189 r  game/u1/for_ram1_i_100/O
                         net (fo=1, routed)           0.000    18.189    game/u1/for_ram1_i_100_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.721 r  game/u1/for_ram1_i_74/CO[3]
                         net (fo=1, routed)           0.000    18.721    game/u1/for_ram1_i_74_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.055 f  game/u1/for_ram1_i_49/O[1]
                         net (fo=1, routed)           0.953    20.008    game_n_92
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.303    20.311 r  for_ram1_i_48/O
                         net (fo=1, routed)           0.000    20.311    for_ram1_i_48_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.889 r  for_ram1_i_22/O[2]
                         net (fo=1, routed)           1.251    22.139    game/u1/for_ram1_0[2]
    SLICE_X55Y27         LUT2 (Prop_lut2_I1_O)        0.301    22.440 r  game/u1/for_ram1_i_6/O
                         net (fo=1, routed)           0.000    22.440    game/u1/for_ram1_i_6_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.688 r  game/u1/for_ram1_i_3/O[3]
                         net (fo=5, routed)           0.994    23.683    game/u1/for_ram1_i_3_n_4
    SLICE_X55Y24         LUT3 (Prop_lut3_I1_O)        0.336    24.019 r  game/u1/for_ram1_i_2/O
                         net (fo=1, routed)           0.827    24.846    game/u1/for_ram1_i_2_n_0
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.530    51.530    game/u1/clk_out1
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/CLK
                         clock pessimism              0.080    51.610    
                         clock uncertainty           -0.103    51.507    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -1.829    49.678    game/u1/for_ram1
  -------------------------------------------------------------------
                         required time                         49.678    
                         arrival time                         -24.846    
  -------------------------------------------------------------------
                         slack                                 24.832    

Slack (MET) :             25.210ns  (required time - arrival time)
  Source:                 game/u1/food_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u1/for_ram1/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.118ns  (logic 7.380ns (31.923%)  route 15.738ns (68.077%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 51.530 - 50.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.553     1.553    game/u1/clk_out1
    SLICE_X55Y26         FDRE                                         r  game/u1/food_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  game/u1/food_x_reg[1]/Q
                         net (fo=34, routed)          1.576     3.586    game/u1/addrb[1]
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124     3.710 r  game/u1/for_ram1_i_81/O
                         net (fo=5, routed)           1.200     4.910    game/u1/for_ram1_i_81_n_0
    SLICE_X58Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.034 f  game/u1/for_ram1_i_63/O
                         net (fo=17, routed)          1.589     6.623    game/u1/for_ram1_i_63_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.747 r  game/u1/for_ram1_i_65/O
                         net (fo=1, routed)           0.894     7.641    game/u1/for_ram1_i_65_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  game/u1/for_ram1_i_36/O
                         net (fo=1, routed)           0.000     7.765    game/u1/for_ram1_i_36_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.163 r  game/u1/for_ram1_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.163    game/u1/for_ram1_i_16_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.497 r  game/u1/for_ram1_i_83/O[1]
                         net (fo=3, routed)           0.749     9.247    game/u1/for_ram1_i_83_n_6
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.303     9.550 r  game/u1/for_ram1_i_69/O
                         net (fo=2, routed)           1.022    10.572    game/u1/for_ram1_i_69_n_0
    SLICE_X59Y30         LUT4 (Prop_lut4_I3_O)        0.154    10.726 r  game/u1/for_ram1_i_39/O
                         net (fo=2, routed)           0.593    11.319    game/u1/for_ram1_i_39_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.327    11.646 r  game/u1/for_ram1_i_43/O
                         net (fo=1, routed)           0.000    11.646    game/u1/for_ram1_i_43_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.047 r  game/u1/for_ram1_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.047    game/u1/for_ram1_i_21_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.269 r  game/u1/for_ram1_i_101/O[0]
                         net (fo=9, routed)           1.006    13.274    u1/food_x2[11]
    SLICE_X61Y29         LUT3 (Prop_lut3_I1_O)        0.328    13.602 r  for_ram1_i_159/O
                         net (fo=2, routed)           0.415    14.018    for_ram1_i_159_n_0
    SLICE_X61Y29         LUT4 (Prop_lut4_I0_O)        0.327    14.345 r  for_ram1_i_163/O
                         net (fo=1, routed)           0.000    14.345    for_ram1_i_163_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.593 r  for_ram1_i_129/O[3]
                         net (fo=3, routed)           0.835    15.428    for_ram1_i_129_n_4
    SLICE_X63Y29         LUT3 (Prop_lut3_I1_O)        0.334    15.762 f  for_ram1_i_130/O
                         net (fo=2, routed)           0.982    16.744    game/u1/for_ram1_i_92_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I3_O)        0.326    17.070 r  game/u1/for_ram1_i_96/O
                         net (fo=2, routed)           0.995    18.065    game/u1/for_ram1_i_96_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.124    18.189 r  game/u1/for_ram1_i_100/O
                         net (fo=1, routed)           0.000    18.189    game/u1/for_ram1_i_100_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.721 r  game/u1/for_ram1_i_74/CO[3]
                         net (fo=1, routed)           0.000    18.721    game/u1/for_ram1_i_74_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.055 f  game/u1/for_ram1_i_49/O[1]
                         net (fo=1, routed)           0.953    20.008    game_n_92
    SLICE_X60Y30         LUT1 (Prop_lut1_I0_O)        0.303    20.311 r  for_ram1_i_48/O
                         net (fo=1, routed)           0.000    20.311    for_ram1_i_48_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.889 r  for_ram1_i_22/O[2]
                         net (fo=1, routed)           1.251    22.139    game/u1/for_ram1_0[2]
    SLICE_X55Y27         LUT2 (Prop_lut2_I1_O)        0.301    22.440 r  game/u1/for_ram1_i_6/O
                         net (fo=1, routed)           0.000    22.440    game/u1/for_ram1_i_6_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    22.688 r  game/u1/for_ram1_i_3/O[3]
                         net (fo=5, routed)           0.994    23.683    game/u1/for_ram1_i_3_n_4
    SLICE_X55Y24         LUT3 (Prop_lut3_I1_O)        0.306    23.989 r  game/u1/for_ram1_i_1/O
                         net (fo=1, routed)           0.682    24.671    game/u1/for_ram1_i_1_n_0
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.530    51.530    game/u1/clk_out1
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/CLK
                         clock pessimism              0.080    51.610    
                         clock uncertainty           -0.103    51.507    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -1.626    49.881    game/u1/for_ram1
  -------------------------------------------------------------------
                         required time                         49.881    
                         arrival time                         -24.671    
  -------------------------------------------------------------------
                         slack                                 25.210    

Slack (MET) :             25.639ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u1/for_ram1/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.672ns  (logic 8.234ns (34.783%)  route 15.438ns (65.217%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 51.530 - 50.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557     1.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  game/u1/food_y_reg[4]/Q
                         net (fo=29, routed)          2.174     4.187    game/u1/addrb[12]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.154     4.341 f  game/u1/food_y[7]_i_30/O
                         net (fo=9, routed)           1.304     5.645    game/u1/food_y[7]_i_30_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.327     5.972 r  game/u1/food_y[3]_i_28/O
                         net (fo=2, routed)           0.938     6.910    game/u1/food_y[3]_i_28_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  game/u1/food_y[3]_i_32/O
                         net (fo=1, routed)           0.000     7.034    game/u1/food_y[3]_i_32_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.432 r  game/u1/food_y_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.432    game/u1/food_y_reg[3]_i_14_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.654 r  game/u1/food_y_reg[7]_i_37/O[0]
                         net (fo=2, routed)           1.105     8.758    game/u1/food_y_reg[7]_i_37_n_7
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.299     9.057 r  game/u1/food_y[7]_i_26/O
                         net (fo=2, routed)           0.915     9.973    game/u1/food_y[7]_i_26_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  game/u1/food_y[7]_i_15/O
                         net (fo=2, routed)           0.911    11.008    game/u1/food_y[7]_i_15_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I0_O)        0.124    11.132 r  game/u1/food_y[7]_i_19/O
                         net (fo=1, routed)           0.000    11.132    game/u1/food_y[7]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.710 r  game/u1/food_y_reg[7]_i_10/O[2]
                         net (fo=1, routed)           0.631    12.340    game/u1/food_y3[9]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    13.281 r  game/u1/food_y_reg[7]_i_55/O[3]
                         net (fo=9, routed)           1.246    14.528    u1/food_y2[11]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.335    14.863 r  food_y[7]_i_108/O
                         net (fo=2, routed)           0.822    15.685    food_y[7]_i_108_n_0
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.331    16.016 r  food_y[7]_i_112/O
                         net (fo=1, routed)           0.000    16.016    food_y[7]_i_112_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.392 r  food_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.392    food_y_reg[7]_i_84_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.715 r  food_y_reg[7]_i_57/O[1]
                         net (fo=3, routed)           0.996    17.711    food_y_reg[7]_i_57_n_6
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.334    18.045 f  food_y[7]_i_82/O
                         net (fo=2, routed)           0.817    18.862    food_y[7]_i_82_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.332    19.194 r  food_y[7]_i_48/O
                         net (fo=2, routed)           0.571    19.764    food_y[7]_i_48_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.888 r  food_y[7]_i_52/O
                         net (fo=1, routed)           0.000    19.888    food_y[7]_i_52_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  food_y_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.286    food_y_reg[7]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.508 r  food_y_reg[7]_i_23/O[0]
                         net (fo=2, routed)           0.539    21.048    food_y_reg[7]_i_23_n_7
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    21.771 r  food_y_reg[7]_i_12/O[1]
                         net (fo=1, routed)           1.059    22.829    food_y_reg[7]_i_12_n_6
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.303    23.132 r  food_y[7]_i_7/O
                         net (fo=1, routed)           0.000    23.132    food_y[7]_i_7_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.484 r  food_y_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.828    24.312    game/u1/food_y_reg[5]_0[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.334    24.646 r  game/u1/food_y[7]_i_3/O
                         net (fo=2, routed)           0.584    25.230    game/u1/food_y[7]_i_3_n_0
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.530    51.530    game/u1/clk_out1
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/CLK
                         clock pessimism              0.094    51.624    
                         clock uncertainty           -0.103    51.521    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.652    50.869    game/u1/for_ram1
  -------------------------------------------------------------------
                         required time                         50.869    
                         arrival time                         -25.230    
  -------------------------------------------------------------------
                         slack                                 25.639    

Slack (MET) :             25.695ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u1/for_ram1/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.611ns  (logic 8.234ns (34.874%)  route 15.377ns (65.126%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 51.530 - 50.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557     1.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  game/u1/food_y_reg[4]/Q
                         net (fo=29, routed)          2.174     4.187    game/u1/addrb[12]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.154     4.341 f  game/u1/food_y[7]_i_30/O
                         net (fo=9, routed)           1.304     5.645    game/u1/food_y[7]_i_30_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.327     5.972 r  game/u1/food_y[3]_i_28/O
                         net (fo=2, routed)           0.938     6.910    game/u1/food_y[3]_i_28_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  game/u1/food_y[3]_i_32/O
                         net (fo=1, routed)           0.000     7.034    game/u1/food_y[3]_i_32_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.432 r  game/u1/food_y_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.432    game/u1/food_y_reg[3]_i_14_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.654 r  game/u1/food_y_reg[7]_i_37/O[0]
                         net (fo=2, routed)           1.105     8.758    game/u1/food_y_reg[7]_i_37_n_7
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.299     9.057 r  game/u1/food_y[7]_i_26/O
                         net (fo=2, routed)           0.915     9.973    game/u1/food_y[7]_i_26_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  game/u1/food_y[7]_i_15/O
                         net (fo=2, routed)           0.911    11.008    game/u1/food_y[7]_i_15_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I0_O)        0.124    11.132 r  game/u1/food_y[7]_i_19/O
                         net (fo=1, routed)           0.000    11.132    game/u1/food_y[7]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.710 r  game/u1/food_y_reg[7]_i_10/O[2]
                         net (fo=1, routed)           0.631    12.340    game/u1/food_y3[9]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    13.281 r  game/u1/food_y_reg[7]_i_55/O[3]
                         net (fo=9, routed)           1.246    14.528    u1/food_y2[11]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.335    14.863 r  food_y[7]_i_108/O
                         net (fo=2, routed)           0.822    15.685    food_y[7]_i_108_n_0
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.331    16.016 r  food_y[7]_i_112/O
                         net (fo=1, routed)           0.000    16.016    food_y[7]_i_112_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.392 r  food_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.392    food_y_reg[7]_i_84_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.715 r  food_y_reg[7]_i_57/O[1]
                         net (fo=3, routed)           0.996    17.711    food_y_reg[7]_i_57_n_6
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.334    18.045 f  food_y[7]_i_82/O
                         net (fo=2, routed)           0.817    18.862    food_y[7]_i_82_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.332    19.194 r  food_y[7]_i_48/O
                         net (fo=2, routed)           0.571    19.764    food_y[7]_i_48_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.888 r  food_y[7]_i_52/O
                         net (fo=1, routed)           0.000    19.888    food_y[7]_i_52_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  food_y_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.286    food_y_reg[7]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.508 r  food_y_reg[7]_i_23/O[0]
                         net (fo=2, routed)           0.539    21.048    food_y_reg[7]_i_23_n_7
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    21.771 r  food_y_reg[7]_i_12/O[1]
                         net (fo=1, routed)           1.059    22.829    food_y_reg[7]_i_12_n_6
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.303    23.132 r  food_y[7]_i_7/O
                         net (fo=1, routed)           0.000    23.132    food_y[7]_i_7_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.484 r  food_y_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.827    24.311    game/u1/food_y_reg[5]_0[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.334    24.645 r  game/u1/food_y[5]_i_1/O
                         net (fo=2, routed)           0.523    25.168    game/u1/food_y[5]_i_1_n_0
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.530    51.530    game/u1/clk_out1
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/CLK
                         clock pessimism              0.094    51.624    
                         clock uncertainty           -0.103    51.521    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.658    50.863    game/u1/for_ram1
  -------------------------------------------------------------------
                         required time                         50.863    
                         arrival time                         -25.168    
  -------------------------------------------------------------------
                         slack                                 25.695    

Slack (MET) :             25.961ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u1/food_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.676ns  (logic 8.234ns (34.778%)  route 15.442ns (65.222%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 51.440 - 50.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557     1.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  game/u1/food_y_reg[4]/Q
                         net (fo=29, routed)          2.174     4.187    game/u1/addrb[12]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.154     4.341 f  game/u1/food_y[7]_i_30/O
                         net (fo=9, routed)           1.304     5.645    game/u1/food_y[7]_i_30_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.327     5.972 r  game/u1/food_y[3]_i_28/O
                         net (fo=2, routed)           0.938     6.910    game/u1/food_y[3]_i_28_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  game/u1/food_y[3]_i_32/O
                         net (fo=1, routed)           0.000     7.034    game/u1/food_y[3]_i_32_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.432 r  game/u1/food_y_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.432    game/u1/food_y_reg[3]_i_14_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.654 r  game/u1/food_y_reg[7]_i_37/O[0]
                         net (fo=2, routed)           1.105     8.758    game/u1/food_y_reg[7]_i_37_n_7
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.299     9.057 r  game/u1/food_y[7]_i_26/O
                         net (fo=2, routed)           0.915     9.973    game/u1/food_y[7]_i_26_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  game/u1/food_y[7]_i_15/O
                         net (fo=2, routed)           0.911    11.008    game/u1/food_y[7]_i_15_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I0_O)        0.124    11.132 r  game/u1/food_y[7]_i_19/O
                         net (fo=1, routed)           0.000    11.132    game/u1/food_y[7]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.710 r  game/u1/food_y_reg[7]_i_10/O[2]
                         net (fo=1, routed)           0.631    12.340    game/u1/food_y3[9]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    13.281 r  game/u1/food_y_reg[7]_i_55/O[3]
                         net (fo=9, routed)           1.246    14.528    u1/food_y2[11]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.335    14.863 r  food_y[7]_i_108/O
                         net (fo=2, routed)           0.822    15.685    food_y[7]_i_108_n_0
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.331    16.016 r  food_y[7]_i_112/O
                         net (fo=1, routed)           0.000    16.016    food_y[7]_i_112_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.392 r  food_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.392    food_y_reg[7]_i_84_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.715 r  food_y_reg[7]_i_57/O[1]
                         net (fo=3, routed)           0.996    17.711    food_y_reg[7]_i_57_n_6
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.334    18.045 f  food_y[7]_i_82/O
                         net (fo=2, routed)           0.817    18.862    food_y[7]_i_82_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.332    19.194 r  food_y[7]_i_48/O
                         net (fo=2, routed)           0.571    19.764    food_y[7]_i_48_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.888 r  food_y[7]_i_52/O
                         net (fo=1, routed)           0.000    19.888    food_y[7]_i_52_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  food_y_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.286    food_y_reg[7]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.508 r  food_y_reg[7]_i_23/O[0]
                         net (fo=2, routed)           0.539    21.048    food_y_reg[7]_i_23_n_7
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    21.771 r  food_y_reg[7]_i_12/O[1]
                         net (fo=1, routed)           1.059    22.829    food_y_reg[7]_i_12_n_6
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.303    23.132 r  food_y[7]_i_7/O
                         net (fo=1, routed)           0.000    23.132    food_y[7]_i_7_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.484 r  food_y_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.828    24.312    game/u1/food_y_reg[5]_0[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.334    24.646 r  game/u1/food_y[7]_i_3/O
                         net (fo=2, routed)           0.587    25.234    game/u1/food_y[7]_i_3_n_0
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.440    51.440    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
                         clock pessimism              0.117    51.557    
                         clock uncertainty           -0.103    51.455    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)       -0.260    51.195    game/u1/food_y_reg[7]
  -------------------------------------------------------------------
                         required time                         51.195    
                         arrival time                         -25.234    
  -------------------------------------------------------------------
                         slack                                 25.961    

Slack (MET) :             26.067ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u1/for_ram1/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.447ns  (logic 8.206ns (34.998%)  route 15.241ns (65.002%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 51.530 - 50.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557     1.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  game/u1/food_y_reg[4]/Q
                         net (fo=29, routed)          2.174     4.187    game/u1/addrb[12]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.154     4.341 f  game/u1/food_y[7]_i_30/O
                         net (fo=9, routed)           1.304     5.645    game/u1/food_y[7]_i_30_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.327     5.972 r  game/u1/food_y[3]_i_28/O
                         net (fo=2, routed)           0.938     6.910    game/u1/food_y[3]_i_28_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  game/u1/food_y[3]_i_32/O
                         net (fo=1, routed)           0.000     7.034    game/u1/food_y[3]_i_32_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.432 r  game/u1/food_y_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.432    game/u1/food_y_reg[3]_i_14_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.654 r  game/u1/food_y_reg[7]_i_37/O[0]
                         net (fo=2, routed)           1.105     8.758    game/u1/food_y_reg[7]_i_37_n_7
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.299     9.057 r  game/u1/food_y[7]_i_26/O
                         net (fo=2, routed)           0.915     9.973    game/u1/food_y[7]_i_26_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  game/u1/food_y[7]_i_15/O
                         net (fo=2, routed)           0.911    11.008    game/u1/food_y[7]_i_15_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I0_O)        0.124    11.132 r  game/u1/food_y[7]_i_19/O
                         net (fo=1, routed)           0.000    11.132    game/u1/food_y[7]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.710 r  game/u1/food_y_reg[7]_i_10/O[2]
                         net (fo=1, routed)           0.631    12.340    game/u1/food_y3[9]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    13.281 r  game/u1/food_y_reg[7]_i_55/O[3]
                         net (fo=9, routed)           1.246    14.528    u1/food_y2[11]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.335    14.863 r  food_y[7]_i_108/O
                         net (fo=2, routed)           0.822    15.685    food_y[7]_i_108_n_0
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.331    16.016 r  food_y[7]_i_112/O
                         net (fo=1, routed)           0.000    16.016    food_y[7]_i_112_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.392 r  food_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.392    food_y_reg[7]_i_84_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.715 r  food_y_reg[7]_i_57/O[1]
                         net (fo=3, routed)           0.996    17.711    food_y_reg[7]_i_57_n_6
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.334    18.045 f  food_y[7]_i_82/O
                         net (fo=2, routed)           0.817    18.862    food_y[7]_i_82_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.332    19.194 r  food_y[7]_i_48/O
                         net (fo=2, routed)           0.571    19.764    food_y[7]_i_48_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.888 r  food_y[7]_i_52/O
                         net (fo=1, routed)           0.000    19.888    food_y[7]_i_52_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  food_y_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.286    food_y_reg[7]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.508 r  food_y_reg[7]_i_23/O[0]
                         net (fo=2, routed)           0.539    21.048    food_y_reg[7]_i_23_n_7
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    21.771 r  food_y_reg[7]_i_12/O[1]
                         net (fo=1, routed)           1.059    22.829    food_y_reg[7]_i_12_n_6
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.303    23.132 r  food_y[7]_i_7/O
                         net (fo=1, routed)           0.000    23.132    food_y[7]_i_7_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.484 r  food_y_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.827    24.311    game/u1/food_y_reg[5]_0[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.306    24.617 r  game/u1/food_y[6]_i_1/O
                         net (fo=2, routed)           0.387    25.004    game/u1/A[6]
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.530    51.530    game/u1/clk_out1
    DSP48_X1Y8           DSP48E1                                      r  game/u1/for_ram1/CLK
                         clock pessimism              0.094    51.624    
                         clock uncertainty           -0.103    51.521    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    51.071    game/u1/for_ram1
  -------------------------------------------------------------------
                         required time                         51.071    
                         arrival time                         -25.004    
  -------------------------------------------------------------------
                         slack                                 26.067    

Slack (MET) :             26.196ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u1/food_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.640ns  (logic 8.206ns (34.713%)  route 15.434ns (65.287%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 51.440 - 50.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557     1.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  game/u1/food_y_reg[4]/Q
                         net (fo=29, routed)          2.174     4.187    game/u1/addrb[12]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.154     4.341 f  game/u1/food_y[7]_i_30/O
                         net (fo=9, routed)           1.304     5.645    game/u1/food_y[7]_i_30_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.327     5.972 r  game/u1/food_y[3]_i_28/O
                         net (fo=2, routed)           0.938     6.910    game/u1/food_y[3]_i_28_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  game/u1/food_y[3]_i_32/O
                         net (fo=1, routed)           0.000     7.034    game/u1/food_y[3]_i_32_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.432 r  game/u1/food_y_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.432    game/u1/food_y_reg[3]_i_14_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.654 r  game/u1/food_y_reg[7]_i_37/O[0]
                         net (fo=2, routed)           1.105     8.758    game/u1/food_y_reg[7]_i_37_n_7
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.299     9.057 r  game/u1/food_y[7]_i_26/O
                         net (fo=2, routed)           0.915     9.973    game/u1/food_y[7]_i_26_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  game/u1/food_y[7]_i_15/O
                         net (fo=2, routed)           0.911    11.008    game/u1/food_y[7]_i_15_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I0_O)        0.124    11.132 r  game/u1/food_y[7]_i_19/O
                         net (fo=1, routed)           0.000    11.132    game/u1/food_y[7]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.710 r  game/u1/food_y_reg[7]_i_10/O[2]
                         net (fo=1, routed)           0.631    12.340    game/u1/food_y3[9]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    13.281 r  game/u1/food_y_reg[7]_i_55/O[3]
                         net (fo=9, routed)           1.246    14.528    u1/food_y2[11]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.335    14.863 r  food_y[7]_i_108/O
                         net (fo=2, routed)           0.822    15.685    food_y[7]_i_108_n_0
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.331    16.016 r  food_y[7]_i_112/O
                         net (fo=1, routed)           0.000    16.016    food_y[7]_i_112_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.392 r  food_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.392    food_y_reg[7]_i_84_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.715 r  food_y_reg[7]_i_57/O[1]
                         net (fo=3, routed)           0.996    17.711    food_y_reg[7]_i_57_n_6
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.334    18.045 f  food_y[7]_i_82/O
                         net (fo=2, routed)           0.817    18.862    food_y[7]_i_82_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.332    19.194 r  food_y[7]_i_48/O
                         net (fo=2, routed)           0.571    19.764    food_y[7]_i_48_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.888 r  food_y[7]_i_52/O
                         net (fo=1, routed)           0.000    19.888    food_y[7]_i_52_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  food_y_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.286    food_y_reg[7]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.508 r  food_y_reg[7]_i_23/O[0]
                         net (fo=2, routed)           0.539    21.048    food_y_reg[7]_i_23_n_7
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    21.771 r  food_y_reg[7]_i_12/O[1]
                         net (fo=1, routed)           1.059    22.829    food_y_reg[7]_i_12_n_6
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.303    23.132 r  food_y[7]_i_7/O
                         net (fo=1, routed)           0.000    23.132    food_y[7]_i_7_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.484 r  food_y_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.827    24.311    game/u1/food_y_reg[5]_0[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.306    24.617 r  game/u1/food_y[6]_i_1/O
                         net (fo=2, routed)           0.580    25.197    game/u1/A[6]
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.440    51.440    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[6]/C
                         clock pessimism              0.117    51.557    
                         clock uncertainty           -0.103    51.455    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)       -0.061    51.394    game/u1/food_y_reg[6]
  -------------------------------------------------------------------
                         required time                         51.394    
                         arrival time                         -25.197    
  -------------------------------------------------------------------
                         slack                                 26.196    

Slack (MET) :             26.840ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u1/food_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.088ns  (logic 8.234ns (35.664%)  route 14.854ns (64.336%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 51.440 - 50.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557     1.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  game/u1/food_y_reg[4]/Q
                         net (fo=29, routed)          2.174     4.187    game/u1/addrb[12]
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.154     4.341 f  game/u1/food_y[7]_i_30/O
                         net (fo=9, routed)           1.304     5.645    game/u1/food_y[7]_i_30_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.327     5.972 r  game/u1/food_y[3]_i_28/O
                         net (fo=2, routed)           0.938     6.910    game/u1/food_y[3]_i_28_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.034 r  game/u1/food_y[3]_i_32/O
                         net (fo=1, routed)           0.000     7.034    game/u1/food_y[3]_i_32_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.432 r  game/u1/food_y_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.432    game/u1/food_y_reg[3]_i_14_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.654 r  game/u1/food_y_reg[7]_i_37/O[0]
                         net (fo=2, routed)           1.105     8.758    game/u1/food_y_reg[7]_i_37_n_7
    SLICE_X55Y25         LUT4 (Prop_lut4_I2_O)        0.299     9.057 r  game/u1/food_y[7]_i_26/O
                         net (fo=2, routed)           0.915     9.973    game/u1/food_y[7]_i_26_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.097 r  game/u1/food_y[7]_i_15/O
                         net (fo=2, routed)           0.911    11.008    game/u1/food_y[7]_i_15_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I0_O)        0.124    11.132 r  game/u1/food_y[7]_i_19/O
                         net (fo=1, routed)           0.000    11.132    game/u1/food_y[7]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.710 r  game/u1/food_y_reg[7]_i_10/O[2]
                         net (fo=1, routed)           0.631    12.340    game/u1/food_y3[9]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941    13.281 r  game/u1/food_y_reg[7]_i_55/O[3]
                         net (fo=9, routed)           1.246    14.528    u1/food_y2[11]
    SLICE_X60Y23         LUT3 (Prop_lut3_I1_O)        0.335    14.863 r  food_y[7]_i_108/O
                         net (fo=2, routed)           0.822    15.685    food_y[7]_i_108_n_0
    SLICE_X60Y23         LUT4 (Prop_lut4_I0_O)        0.331    16.016 r  food_y[7]_i_112/O
                         net (fo=1, routed)           0.000    16.016    food_y[7]_i_112_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.392 r  food_y_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    16.392    food_y_reg[7]_i_84_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.715 r  food_y_reg[7]_i_57/O[1]
                         net (fo=3, routed)           0.996    17.711    food_y_reg[7]_i_57_n_6
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.334    18.045 f  food_y[7]_i_82/O
                         net (fo=2, routed)           0.817    18.862    food_y[7]_i_82_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.332    19.194 r  food_y[7]_i_48/O
                         net (fo=2, routed)           0.571    19.764    food_y[7]_i_48_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.888 r  food_y[7]_i_52/O
                         net (fo=1, routed)           0.000    19.888    food_y[7]_i_52_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.286 r  food_y_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.286    food_y_reg[7]_i_31_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.508 r  food_y_reg[7]_i_23/O[0]
                         net (fo=2, routed)           0.539    21.048    food_y_reg[7]_i_23_n_7
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    21.771 r  food_y_reg[7]_i_12/O[1]
                         net (fo=1, routed)           1.059    22.829    food_y_reg[7]_i_12_n_6
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.303    23.132 r  food_y[7]_i_7/O
                         net (fo=1, routed)           0.000    23.132    food_y[7]_i_7_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.484 r  food_y_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.827    24.311    game/u1/food_y_reg[5]_0[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.334    24.645 r  game/u1/food_y[5]_i_1/O
                         net (fo=2, routed)           0.000    24.645    game/u1/food_y[5]_i_1_n_0
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.440    51.440    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[5]/C
                         clock pessimism              0.117    51.557    
                         clock uncertainty           -0.103    51.455    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.031    51.486    game/u1/food_y_reg[5]
  -------------------------------------------------------------------
                         required time                         51.486    
                         arrival time                         -24.645    
  -------------------------------------------------------------------
                         slack                                 26.840    

Slack (MET) :             27.009ns  (required time - arrival time)
  Source:                 game/u2/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/x2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.371ns  (logic 2.611ns (11.671%)  route 19.760ns (88.329%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 51.445 - 50.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.553     1.553    game/u2/clk_out1
    SLICE_X36Y56         FDCE                                         r  game/u2/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  game/u2/addr_reg[0]/Q
                         net (fo=2315, routed)       10.473    12.482    game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2/ADDRB0
    SLICE_X12Y54         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.606 r  game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           0.975    13.581    game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_n_1
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.705 r  game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.705    game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_11_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    13.917 r  game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.159    15.076    game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_4_n_0
    SLICE_X15Y67         LUT6 (Prop_lut6_I5_O)        0.299    15.375 r  game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0/O
                         net (fo=4, routed)           1.738    17.113    game/u2/u1/out_dis[1]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124    17.237 r  game/u2/u1/del_len[9]_i_50/O
                         net (fo=1, routed)           0.000    17.237    game/u2/u1/del_len[9]_i_50_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.769 r  game/u2/u1/del_len_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.769    game/u2/u1/del_len_reg[9]_i_24_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  game/u2/u1/del_len_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.883    game/u2/u1/del_len_reg[9]_i_13_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  game/u2/u1/del_len_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.997    game/u2/u1/del_len_reg[9]_i_4_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  game/u2/u1/del_len_reg[9]_i_3/CO[3]
                         net (fo=7, routed)           1.908    20.019    game/u2/u1/CO[0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    20.143 r  game/u2/u1/first[31]_i_1/O
                         net (fo=33, routed)          0.970    21.113    game/u2/u1/del_begin_reg[0]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.237 r  game/u2/u1/num[0]_i_1/O
                         net (fo=34, routed)          1.191    22.428    game/u2/u1/adding_reg_0
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.150    22.578 r  game/u2/u1/y2[7]_i_1/O
                         net (fo=16, routed)          1.347    23.924    game/u2/u1_n_3
    SLICE_X29Y40         FDRE                                         r  game/u2/x2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.445    51.445    game/u2/clk_out1
    SLICE_X29Y40         FDRE                                         r  game/u2/x2_reg[0]/C
                         clock pessimism              0.000    51.445    
                         clock uncertainty           -0.103    51.343    
    SLICE_X29Y40         FDRE (Setup_fdre_C_CE)      -0.409    50.934    game/u2/x2_reg[0]
  -------------------------------------------------------------------
                         required time                         50.934    
                         arrival time                         -23.924    
  -------------------------------------------------------------------
                         slack                                 27.009    

Slack (MET) :             27.009ns  (required time - arrival time)
  Source:                 game/u2/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/x2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.371ns  (logic 2.611ns (11.671%)  route 19.760ns (88.329%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 51.445 - 50.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.553     1.553    game/u2/clk_out1
    SLICE_X36Y56         FDCE                                         r  game/u2/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  game/u2/addr_reg[0]/Q
                         net (fo=2315, routed)       10.473    12.482    game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2/ADDRB0
    SLICE_X12Y54         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.606 r  game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2/RAMB/O
                         net (fo=1, routed)           0.975    13.581    game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_n_1
    SLICE_X13Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.705 r  game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    13.705    game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_11_n_0
    SLICE_X13Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    13.917 r  game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_4/O
                         net (fo=1, routed)           1.159    15.076    game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0_i_4_n_0
    SLICE_X15Y67         LUT6 (Prop_lut6_I5_O)        0.299    15.375 r  game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[1]_INST_0/O
                         net (fo=4, routed)           1.738    17.113    game/u2/u1/out_dis[1]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124    17.237 r  game/u2/u1/del_len[9]_i_50/O
                         net (fo=1, routed)           0.000    17.237    game/u2/u1/del_len[9]_i_50_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.769 r  game/u2/u1/del_len_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.769    game/u2/u1/del_len_reg[9]_i_24_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.883 r  game/u2/u1/del_len_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.883    game/u2/u1/del_len_reg[9]_i_13_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.997 r  game/u2/u1/del_len_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.997    game/u2/u1/del_len_reg[9]_i_4_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.111 r  game/u2/u1/del_len_reg[9]_i_3/CO[3]
                         net (fo=7, routed)           1.908    20.019    game/u2/u1/CO[0]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.124    20.143 r  game/u2/u1/first[31]_i_1/O
                         net (fo=33, routed)          0.970    21.113    game/u2/u1/del_begin_reg[0]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    21.237 r  game/u2/u1/num[0]_i_1/O
                         net (fo=34, routed)          1.191    22.428    game/u2/u1/adding_reg_0
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.150    22.578 r  game/u2/u1/y2[7]_i_1/O
                         net (fo=16, routed)          1.347    23.924    game/u2/u1_n_3
    SLICE_X29Y40         FDRE                                         r  game/u2/x2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.445    51.445    game/u2/clk_out1
    SLICE_X29Y40         FDRE                                         r  game/u2/x2_reg[1]/C
                         clock pessimism              0.000    51.445    
                         clock uncertainty           -0.103    51.343    
    SLICE_X29Y40         FDRE (Setup_fdre_C_CE)      -0.409    50.934    game/u2/x2_reg[1]
  -------------------------------------------------------------------
                         required time                         50.934    
                         arrival time                         -23.924    
  -------------------------------------------------------------------
                         slack                                 27.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 game/u2/cur_len_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/cur_len_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.342ns (80.853%)  route 0.081ns (19.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.564     0.564    game/u2/clk_out1
    SLICE_X33Y49         FDCE                                         r  game/u2/cur_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  game/u2/cur_len_reg[1]/Q
                         net (fo=6, routed)           0.080     0.785    game/u2/cur_len_reg_n_0_[1]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.932 r  game/u2/cur_len_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.933    game/u2/cur_len_reg[3]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.987 r  game/u2/cur_len_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.987    game/u2/cur_len[4]
    SLICE_X33Y50         FDCE                                         r  game/u2/cur_len_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.830     0.830    game/u2/clk_out1
    SLICE_X33Y50         FDCE                                         r  game/u2/cur_len_reg[4]/C
                         clock pessimism              0.000     0.830    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.105     0.935    game/u2/cur_len_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X47Y33         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/Q
                         net (fo=192, routed)         0.242     0.941    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/A0
    SLICE_X46Y33         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.827     0.827    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/WCLK
    SLICE_X46Y33         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/DP.HIGH/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y33         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.882    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X47Y33         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/Q
                         net (fo=192, routed)         0.242     0.941    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/A0
    SLICE_X46Y33         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.827     0.827    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/WCLK
    SLICE_X46Y33         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/DP.LOW/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y33         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.882    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X47Y33         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/Q
                         net (fo=192, routed)         0.242     0.941    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/A0
    SLICE_X46Y33         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.827     0.827    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/WCLK
    SLICE_X46Y33         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/SP.HIGH/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y33         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.882    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X47Y33         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[0]_rep__8/Q
                         net (fo=192, routed)         0.242     0.941    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/A0
    SLICE_X46Y33         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.827     0.827    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/WCLK
    SLICE_X46Y33         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/SP.LOW/CLK
                         clock pessimism             -0.255     0.572    
    SLICE_X46Y33         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.882    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_46592_46719_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 game/u2/cur_len_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/cur_len_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.353ns (81.339%)  route 0.081ns (18.661%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.564     0.564    game/u2/clk_out1
    SLICE_X33Y49         FDCE                                         r  game/u2/cur_len_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  game/u2/cur_len_reg[1]/Q
                         net (fo=6, routed)           0.080     0.785    game/u2/cur_len_reg_n_0_[1]
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.932 r  game/u2/cur_len_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.933    game/u2/cur_len_reg[3]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.998 r  game/u2/cur_len_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.998    game/u2/cur_len[6]
    SLICE_X33Y50         FDCE                                         r  game/u2/cur_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.830     0.830    game/u2/clk_out1
    SLICE_X33Y50         FDCE                                         r  game/u2/cur_len_reg[6]/C
                         clock pessimism              0.000     0.830    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.105     0.935    game/u2/cur_len_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.562     0.562    game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X43Y52         FDRE                                         r  game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.759    game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q
    SLICE_X42Y52         SRL16E                                       r  game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.832     0.832    game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y52         SRL16E                                       r  game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/CLK
                         clock pessimism             -0.257     0.575    
    SLICE_X42Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.692    game/u2/u2/sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.648%)  route 0.137ns (49.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.564     0.564    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y11          FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__13/Q
                         net (fo=192, routed)         0.137     0.842    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/A5
    SLICE_X10Y11         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.834     0.834    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/WCLK
    SLICE_X10Y11         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/DP.HIGH/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X10Y11         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.770    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/DP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.648%)  route 0.137ns (49.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.564     0.564    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y11          FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__13/Q
                         net (fo=192, routed)         0.137     0.842    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/A5
    SLICE_X10Y11         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.834     0.834    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/WCLK
    SLICE_X10Y11         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/DP.LOW/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X10Y11         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.770    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/SP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.648%)  route 0.137ns (49.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.564     0.564    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y11          FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__13/Q
                         net (fo=192, routed)         0.137     0.842    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/A5
    SLICE_X10Y11         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/SP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.834     0.834    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/WCLK
    SLICE_X10Y11         RAMD64E                                      r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/SP.HIGH/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X10Y11         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     0.770    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_59136_59263_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { game/clk_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y2      game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y3      game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    game/clk_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X44Y36     game/beg_game_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X57Y13     game/clr_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X57Y15     game/clr_pos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X57Y15     game/clr_pos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X57Y16     game/clr_pos_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X57Y16     game/clr_pos_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y67      game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y67      game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X10Y77     game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y67      game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y67      game/u2/u1/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { game/clk_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    game/clk_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  game/clk_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I_clk100
  To Clock:  I_OV7670_PCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.542ns  (logic 0.580ns (12.770%)  route 3.962ns (87.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         3.962    39.573    capture/resend
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.124    39.697 r  capture/FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000    39.697    capture/FSM_sequential_present_state[0]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.498    44.839    capture/CLK
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[0]/C
                         clock pessimism              0.000    44.839    
                         clock uncertainty           -0.035    44.804    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.031    44.835    capture/FSM_sequential_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         44.835    
                         arrival time                         -39.697    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/FSM_sequential_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.538ns  (logic 0.576ns (12.693%)  route 3.962ns (87.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 44.839 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         3.962    39.573    capture/resend
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.120    39.693 r  capture/FSM_sequential_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000    39.693    capture/FSM_sequential_present_state[1]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.498    44.839    capture/CLK
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[1]/C
                         clock pessimism              0.000    44.839    
                         clock uncertainty           -0.035    44.804    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.075    44.879    capture/FSM_sequential_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         44.879    
                         arrival time                         -39.693    
  -------------------------------------------------------------------
                         slack                                  5.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/FSM_sequential_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.192ns (9.629%)  route 1.802ns (90.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.802     3.418    capture/resend
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.051     3.469 r  capture/FSM_sequential_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.469    capture/FSM_sequential_present_state[1]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    capture/CLK
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[1]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.015    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     2.122    capture/FSM_sequential_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             I_OV7670_PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.186ns (9.356%)  route 1.802ns (90.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.802     3.418    capture/resend
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.045     3.463 r  capture/FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.463    capture/FSM_sequential_present_state[0]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    capture/CLK
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[0]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.015    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092     2.107    capture/FSM_sequential_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  1.356    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  I_clk100

Setup :            0  Failing Endpoints,  Worst Slack        2.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 1.312ns (12.809%)  route 8.931ns (87.191%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.964    11.795    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.441    14.782    state_module/I_clk100
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[1]/C
                         clock pessimism              0.000    14.782    
                         clock uncertainty           -0.202    14.581    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    14.057    state_module/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 1.312ns (12.809%)  route 8.931ns (87.191%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.964    11.795    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.441    14.782    state_module/I_clk100
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[2]/C
                         clock pessimism              0.000    14.782    
                         clock uncertainty           -0.202    14.581    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    14.057    state_module/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 1.312ns (12.809%)  route 8.931ns (87.191%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.964    11.795    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.441    14.782    state_module/I_clk100
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[3]/C
                         clock pessimism              0.000    14.782    
                         clock uncertainty           -0.202    14.581    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    14.057    state_module/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 1.312ns (12.809%)  route 8.931ns (87.191%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.964    11.795    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.441    14.782    state_module/I_clk100
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[4]/C
                         clock pessimism              0.000    14.782    
                         clock uncertainty           -0.202    14.581    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    14.057    state_module/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.130ns  (logic 1.312ns (12.951%)  route 8.818ns (87.049%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.851    11.682    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.447    14.788    state_module/I_clk100
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[21]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.202    14.587    
    SLICE_X54Y35         FDRE (Setup_fdre_C_R)       -0.524    14.063    state_module/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.063    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.130ns  (logic 1.312ns (12.951%)  route 8.818ns (87.049%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.851    11.682    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.447    14.788    state_module/I_clk100
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[22]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.202    14.587    
    SLICE_X54Y35         FDRE (Setup_fdre_C_R)       -0.524    14.063    state_module/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.063    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.130ns  (logic 1.312ns (12.951%)  route 8.818ns (87.049%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.851    11.682    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.447    14.788    state_module/I_clk100
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[23]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.202    14.587    
    SLICE_X54Y35         FDRE (Setup_fdre_C_R)       -0.524    14.063    state_module/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.063    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.130ns  (logic 1.312ns (12.951%)  route 8.818ns (87.049%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.851    11.682    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.447    14.788    state_module/I_clk100
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[24]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.202    14.587    
    SLICE_X54Y35         FDRE (Setup_fdre_C_R)       -0.524    14.063    state_module/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.063    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 1.312ns (13.008%)  route 8.774ns (86.992%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.807    11.638    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  state_module/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.446    14.787    state_module/I_clk100
    SLICE_X54Y34         FDRE                                         r  state_module/cnt_reg[17]/C
                         clock pessimism              0.000    14.787    
                         clock uncertainty           -0.202    14.586    
    SLICE_X54Y34         FDRE (Setup_fdre_C_R)       -0.524    14.062    state_module/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 1.312ns (13.008%)  route 8.774ns (86.992%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552     1.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456     2.008 f  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          3.444     5.452    vga_display/prev_y_reg[7]_0[1]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.576 r  vga_display/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.915     6.491    vga_display/FSM_onehot_state[2]_i_9_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     6.643 f  vga_display/dif_set[0]_i_4/O
                         net (fo=3, routed)           1.165     7.808    vga_display/dif_set[0]_i_4_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.332     8.140 f  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.963     9.103    vga_display/prev_y_reg[7]_3
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.227 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.481     9.708    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.832 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.807    11.638    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  state_module/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.446    14.787    state_module/I_clk100
    SLICE_X54Y34         FDRE                                         r  state_module/cnt_reg[18]/C
                         clock pessimism              0.000    14.787    
                         clock uncertainty           -0.202    14.586    
    SLICE_X54Y34         FDRE (Setup_fdre_C_R)       -0.524    14.062    state_module/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.062    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  2.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_display/hand_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/en_track_reg/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.489ns (12.397%)  route 3.456ns (87.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.431     1.431    vga_display/clk_out1
    SLICE_X44Y24         FDRE                                         r  vga_display/hand_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.367     1.798 r  vga_display/hand_detected_reg/Q
                         net (fo=25, routed)          2.023     3.821    game/game_state_reg[1]_1[0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.122     3.943 r  game/en_track_i_1/O
                         net (fo=1, routed)           1.433     5.376    game/en_track0
    SLICE_X41Y39         FDRE                                         r  game/en_track_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.564     5.085    game/I_clk100
    SLICE_X41Y39         FDRE                                         r  game/en_track_reg/C
                         clock pessimism              0.000     5.085    
                         clock uncertainty            0.202     5.287    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)        -0.001     5.286    game/en_track_reg
  -------------------------------------------------------------------
                         required time                         -5.286    
                         arrival time                           5.376    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/en_game_reg/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.677ns (15.966%)  route 3.563ns (84.034%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.433     1.433    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.337     1.770 r  vga_display/prev_y_reg[7]/Q
                         net (fo=24, routed)          2.841     4.610    vga_display/prev_y_reg[7]_0[7]
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.240     4.850 r  vga_display/FSM_onehot_state[2]_i_3/O
                         net (fo=5, routed)           0.722     5.573    state_module/FSM_onehot_state_reg[2]_6
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.100     5.673 r  state_module/en_game_i_1/O
                         net (fo=1, routed)           0.000     5.673    state_module/en_game_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  state_module/en_game_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.562     5.083    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/en_game_reg/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.202     5.285    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.270     5.555    state_module/en_game_reg
  -------------------------------------------------------------------
                         required time                         -5.555    
                         arrival time                           5.673    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_display/prev_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/dif_set_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.667ns (15.494%)  route 3.638ns (84.506%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.083ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.433     1.433    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.367     1.800 r  vga_display/prev_x_reg[7]/Q
                         net (fo=21, routed)          2.021     3.821    vga_display/prev_x_reg[7]_0[7]
    SLICE_X47Y35         LUT6 (Prop_lut6_I4_O)        0.100     3.921 f  vga_display/dif_set[0]_i_8/O
                         net (fo=2, routed)           0.979     4.900    vga_display/dif_set[0]_i_8_n_0
    SLICE_X47Y35         LUT3 (Prop_lut3_I1_O)        0.100     5.000 r  vga_display/dif_set[0]_i_3/O
                         net (fo=2, routed)           0.637     5.637    state_module/dif_set_reg[0]_1
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.100     5.737 r  state_module/dif_set[0]_i_1/O
                         net (fo=1, routed)           0.000     5.737    state_module/dif_set[0]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  state_module/dif_set_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.562     5.083    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/dif_set_reg[0]/C
                         clock pessimism              0.000     5.083    
                         clock uncertainty            0.202     5.285    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.269     5.554    state_module/dif_set_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.554    
                         arrival time                           5.737    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.316ns (13.543%)  route 2.017ns (86.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.128     0.687 f  vga_display/prev_y_reg[6]/Q
                         net (fo=24, routed)          0.899     1.586    vga_display/prev_y_reg[7]_0[6]
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.684 f  vga_display/cnt[31]_i_11/O
                         net (fo=1, routed)           0.282     1.965    vga_display/cnt[31]_i_11_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.010 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.165     2.175    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          0.672     2.892    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  state_module/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.830     1.957    state_module/I_clk100
    SLICE_X54Y33         FDRE                                         r  state_module/cnt_reg[13]/C
                         clock pessimism              0.000     1.957    
                         clock uncertainty            0.202     2.159    
    SLICE_X54Y33         FDRE (Hold_fdre_C_R)         0.009     2.168    state_module/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.316ns (13.543%)  route 2.017ns (86.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.128     0.687 f  vga_display/prev_y_reg[6]/Q
                         net (fo=24, routed)          0.899     1.586    vga_display/prev_y_reg[7]_0[6]
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.684 f  vga_display/cnt[31]_i_11/O
                         net (fo=1, routed)           0.282     1.965    vga_display/cnt[31]_i_11_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.010 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.165     2.175    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          0.672     2.892    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  state_module/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.830     1.957    state_module/I_clk100
    SLICE_X54Y33         FDRE                                         r  state_module/cnt_reg[14]/C
                         clock pessimism              0.000     1.957    
                         clock uncertainty            0.202     2.159    
    SLICE_X54Y33         FDRE (Hold_fdre_C_R)         0.009     2.168    state_module/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.316ns (13.543%)  route 2.017ns (86.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.128     0.687 f  vga_display/prev_y_reg[6]/Q
                         net (fo=24, routed)          0.899     1.586    vga_display/prev_y_reg[7]_0[6]
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.684 f  vga_display/cnt[31]_i_11/O
                         net (fo=1, routed)           0.282     1.965    vga_display/cnt[31]_i_11_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.010 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.165     2.175    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          0.672     2.892    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  state_module/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.830     1.957    state_module/I_clk100
    SLICE_X54Y33         FDRE                                         r  state_module/cnt_reg[15]/C
                         clock pessimism              0.000     1.957    
                         clock uncertainty            0.202     2.159    
    SLICE_X54Y33         FDRE (Hold_fdre_C_R)         0.009     2.168    state_module/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.316ns (13.543%)  route 2.017ns (86.457%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.128     0.687 f  vga_display/prev_y_reg[6]/Q
                         net (fo=24, routed)          0.899     1.586    vga_display/prev_y_reg[7]_0[6]
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.684 f  vga_display/cnt[31]_i_11/O
                         net (fo=1, routed)           0.282     1.965    vga_display/cnt[31]_i_11_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.010 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.165     2.175    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          0.672     2.892    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  state_module/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.830     1.957    state_module/I_clk100
    SLICE_X54Y33         FDRE                                         r  state_module/cnt_reg[16]/C
                         clock pessimism              0.000     1.957    
                         clock uncertainty            0.202     2.159    
    SLICE_X54Y33         FDRE (Hold_fdre_C_R)         0.009     2.168    state_module/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.316ns (13.246%)  route 2.070ns (86.754%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.128     0.687 f  vga_display/prev_y_reg[6]/Q
                         net (fo=24, routed)          0.899     1.586    vga_display/prev_y_reg[7]_0[6]
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.684 f  vga_display/cnt[31]_i_11/O
                         net (fo=1, routed)           0.282     1.965    vga_display/cnt[31]_i_11_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.010 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.165     2.175    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          0.724     2.944    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y36         FDRE                                         r  state_module/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     1.959    state_module/I_clk100
    SLICE_X54Y36         FDRE                                         r  state_module/cnt_reg[25]/C
                         clock pessimism              0.000     1.959    
                         clock uncertainty            0.202     2.161    
    SLICE_X54Y36         FDRE (Hold_fdre_C_R)         0.009     2.170    state_module/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.316ns (13.246%)  route 2.070ns (86.754%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.128     0.687 f  vga_display/prev_y_reg[6]/Q
                         net (fo=24, routed)          0.899     1.586    vga_display/prev_y_reg[7]_0[6]
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.684 f  vga_display/cnt[31]_i_11/O
                         net (fo=1, routed)           0.282     1.965    vga_display/cnt[31]_i_11_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.010 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.165     2.175    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          0.724     2.944    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y36         FDRE                                         r  state_module/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     1.959    state_module/I_clk100
    SLICE_X54Y36         FDRE                                         r  state_module/cnt_reg[26]/C
                         clock pessimism              0.000     1.959    
                         clock uncertainty            0.202     2.161    
    SLICE_X54Y36         FDRE (Hold_fdre_C_R)         0.009     2.170    state_module/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            state_module/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.316ns (13.246%)  route 2.070ns (86.754%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.128     0.687 f  vga_display/prev_y_reg[6]/Q
                         net (fo=24, routed)          0.899     1.586    vga_display/prev_y_reg[7]_0[6]
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.684 f  vga_display/cnt[31]_i_11/O
                         net (fo=1, routed)           0.282     1.965    vga_display/cnt[31]_i_11_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.010 r  vga_display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.165     2.175    state_module/cnt_reg[0]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.220 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          0.724     2.944    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y36         FDRE                                         r  state_module/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     1.959    state_module/I_clk100
    SLICE_X54Y36         FDRE                                         r  state_module/cnt_reg[27]/C
                         clock pessimism              0.000     1.959    
                         clock uncertainty            0.202     2.161    
    SLICE_X54Y36         FDRE (Hold_fdre_C_R)         0.009     2.170    state_module/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.774    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  I_clk100

Setup :            0  Failing Endpoints,  Worst Slack        3.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            state_module/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 0.952ns (10.575%)  route 8.050ns (89.425%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.560     1.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  game/game_state_reg[0]/Q
                         net (fo=47, routed)          4.147     6.163    game/O_LED_OBUF[0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  game/en_game_i_2/O
                         net (fo=2, routed)           0.844     7.131    vga_display/FSM_onehot_state[2]_i_2
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.255 f  vga_display/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.644     7.900    state_module/FSM_onehot_state_reg[0]_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.024 r  state_module/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.978     9.001    state_module/FSM_onehot_state[2]_i_2_n_0
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.125 r  state_module/FSM_onehot_state[1]_i_1/O
                         net (fo=3, routed)           1.437    10.563    state_module/FSM_onehot_state[1]_i_1_n_0
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.438    14.779    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.212    14.567    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)       -0.067    14.500    state_module/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            state_module/FSM_onehot_state_reg[1]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 0.952ns (10.578%)  route 8.048ns (89.422%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.560     1.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  game/game_state_reg[0]/Q
                         net (fo=47, routed)          4.147     6.163    game/O_LED_OBUF[0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  game/en_game_i_2/O
                         net (fo=2, routed)           0.844     7.131    vga_display/FSM_onehot_state[2]_i_2
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.255 f  vga_display/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.644     7.900    state_module/FSM_onehot_state_reg[0]_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.024 r  state_module/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.978     9.001    state_module/FSM_onehot_state[2]_i_2_n_0
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.125 r  state_module/FSM_onehot_state[1]_i_1/O
                         net (fo=3, routed)           1.435    10.560    state_module/FSM_onehot_state[1]_i_1_n_0
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.436    14.777    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.212    14.565    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)       -0.061    14.504    state_module/FSM_onehot_state_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 game/clr_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 0.580ns (6.804%)  route 7.945ns (93.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.566     1.566    game/clk_25m
    SLICE_X57Y14         FDRE                                         r  game/clr_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  game/clr_pos_reg[4]/Q
                         net (fo=2, routed)           5.575     7.597    game/u2/u3/clr_pos_reg[4]
    SLICE_X56Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.721 r  game/u2/u3/mem_for_food_gen_i_13/O
                         net (fo=4, routed)           2.370    10.091    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.479    14.820    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    14.820    
                         clock uncertainty           -0.212    14.608    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.042    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            state_module/FSM_onehot_state_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 0.952ns (10.645%)  route 7.991ns (89.355%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.560     1.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  game/game_state_reg[0]/Q
                         net (fo=47, routed)          4.147     6.163    game/O_LED_OBUF[0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  game/en_game_i_2/O
                         net (fo=2, routed)           0.844     7.131    vga_display/FSM_onehot_state[2]_i_2
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.255 f  vga_display/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.644     7.900    state_module/FSM_onehot_state_reg[0]_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.024 r  state_module/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.796     8.820    state_module/FSM_onehot_state[2]_i_2_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.944 r  state_module/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           1.559    10.503    state_module/FSM_onehot_state[2]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.436    14.777    state_module/I_clk100
    SLICE_X13Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]_replica/C
                         clock pessimism              0.000    14.777    
                         clock uncertainty           -0.212    14.565    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)       -0.081    14.484    state_module/FSM_onehot_state_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            state_module/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.955ns  (logic 0.952ns (10.631%)  route 8.003ns (89.369%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.560     1.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  game/game_state_reg[0]/Q
                         net (fo=47, routed)          4.147     6.163    game/O_LED_OBUF[0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  game/en_game_i_2/O
                         net (fo=2, routed)           0.844     7.131    vga_display/FSM_onehot_state[2]_i_2
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.255 f  vga_display/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.644     7.900    state_module/FSM_onehot_state_reg[0]_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.024 r  state_module/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.796     8.820    state_module/FSM_onehot_state[2]_i_2_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.944 r  state_module/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           1.572    10.516    state_module/FSM_onehot_state[2]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.433    14.774    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.212    14.562    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)       -0.061    14.501    state_module/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            state_module/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 0.981ns (11.328%)  route 7.679ns (88.672%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.560     1.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  game/game_state_reg[0]/Q
                         net (fo=47, routed)          4.147     6.163    game/O_LED_OBUF[0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  game/en_game_i_2/O
                         net (fo=2, routed)           0.844     7.131    vga_display/FSM_onehot_state[2]_i_2
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.255 f  vga_display/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.644     7.900    state_module/FSM_onehot_state_reg[0]_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.024 r  state_module/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.796     8.820    state_module/FSM_onehot_state[2]_i_2_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.153     8.973 r  state_module/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           1.247    10.220    state_module/FSM_onehot_state[0]_i_1_n_0
    SLICE_X28Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.433    14.774    state_module/I_clk100
    SLICE_X28Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.212    14.562    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)       -0.270    14.292    state_module/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 game/u2/u3/cur_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 0.580ns (6.917%)  route 7.806ns (93.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.565     1.565    game/u2/u3/clk_out1
    SLICE_X29Y41         FDRE                                         r  game/u2/u3/cur_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  game/u2/u3/cur_pos_reg[13]/Q
                         net (fo=10, routed)          4.421     6.443    game/u2/u3/cur_pos_update[13]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.567 r  game/u2/u3/mem_for_food_gen_i_4/O
                         net (fo=4, routed)           3.384     9.951    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.485    14.826    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    14.826    
                         clock uncertainty           -0.212    14.614    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.048    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 game/u2/u3/cur_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 0.580ns (6.917%)  route 7.806ns (93.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.565     1.565    game/u2/u3/clk_out1
    SLICE_X29Y41         FDRE                                         r  game/u2/u3/cur_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  game/u2/u3/cur_pos_reg[13]/Q
                         net (fo=10, routed)          4.421     6.443    game/u2/u3/cur_pos_update[13]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.567 r  game/u2/u3/mem_for_food_gen_i_4/O
                         net (fo=4, routed)           3.384     9.951    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.490    14.831    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    14.831    
                         clock uncertainty           -0.212    14.619    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.053    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            state_module/FSM_onehot_state_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 0.952ns (10.817%)  route 7.849ns (89.183%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.560     1.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  game/game_state_reg[0]/Q
                         net (fo=47, routed)          4.147     6.163    game/O_LED_OBUF[0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  game/en_game_i_2/O
                         net (fo=2, routed)           0.844     7.131    vga_display/FSM_onehot_state[2]_i_2
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.255 f  vga_display/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.644     7.900    state_module/FSM_onehot_state_reg[0]_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.024 r  state_module/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.978     9.001    state_module/FSM_onehot_state[2]_i_2_n_0
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.125 r  state_module/FSM_onehot_state[1]_i_1/O
                         net (fo=3, routed)           1.236    10.362    state_module/FSM_onehot_state[1]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.433    14.774    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.212    14.562    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)       -0.081    14.481    state_module/FSM_onehot_state_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            state_module/FSM_onehot_state_reg[2]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_clk100 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 0.952ns (10.841%)  route 7.829ns (89.159%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.560     1.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.456     2.016 f  game/game_state_reg[0]/Q
                         net (fo=47, routed)          4.147     6.163    game/O_LED_OBUF[0]
    SLICE_X41Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  game/en_game_i_2/O
                         net (fo=2, routed)           0.844     7.131    vga_display/FSM_onehot_state[2]_i_2
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.255 f  vga_display/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.644     7.900    state_module/FSM_onehot_state_reg[0]_3
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.124     8.024 r  state_module/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.796     8.820    state_module/FSM_onehot_state[2]_i_2_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.944 r  state_module/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           1.398    10.342    state_module/FSM_onehot_state[2]_i_1_n_0
    SLICE_X28Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    10.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.433    14.774    state_module/I_clk100
    SLICE_X28Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]_replica_1/C
                         clock pessimism              0.000    14.774    
                         clock uncertainty           -0.212    14.562    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)       -0.081    14.481    state_module/FSM_onehot_state_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  4.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.467ns (10.801%)  route 3.857ns (89.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447     1.447    game/clk_25m
    SLICE_X57Y15         FDRE                                         r  game/clr_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.367     1.814 r  game/clr_pos_reg[8]/Q
                         net (fo=2, routed)           1.468     3.283    game/u2/u3/clr_pos_reg[8]
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.383 r  game/u2/u3/mem_for_food_gen_i_9/O
                         net (fo=4, routed)           2.388     5.771    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.609     5.130    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     5.130    
                         clock uncertainty            0.212     5.342    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.702    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -5.702    
                         arrival time                           5.771    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.467ns (10.765%)  route 3.871ns (89.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447     1.447    game/clk_25m
    SLICE_X57Y15         FDRE                                         r  game/clr_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.367     1.814 r  game/clr_pos_reg[8]/Q
                         net (fo=2, routed)           1.468     3.283    game/u2/u3/clr_pos_reg[8]
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.383 r  game/u2/u3/mem_for_food_gen_i_9/O
                         net (fo=4, routed)           2.403     5.786    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.614     5.135    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     5.135    
                         clock uncertainty            0.212     5.347    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.707    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -5.707    
                         arrival time                           5.786    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.467ns (10.792%)  route 3.860ns (89.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447     1.447    game/clk_25m
    SLICE_X57Y15         FDRE                                         r  game/clr_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.367     1.814 r  game/clr_pos_reg[8]/Q
                         net (fo=2, routed)           1.468     3.283    game/u2/u3/clr_pos_reg[8]
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.383 r  game/u2/u3/mem_for_food_gen_i_9/O
                         net (fo=4, routed)           2.392     5.775    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.603     5.124    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     5.124    
                         clock uncertainty            0.212     5.336    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.696    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.696    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.467ns (10.737%)  route 3.883ns (89.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447     1.447    game/clk_25m
    SLICE_X57Y15         FDRE                                         r  game/clr_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.367     1.814 r  game/clr_pos_reg[9]/Q
                         net (fo=2, routed)           1.449     3.263    game/u2/u3/clr_pos_reg[9]
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.363 r  game/u2/u3/mem_for_food_gen_i_8/O
                         net (fo=4, routed)           2.434     5.797    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.614     5.135    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     5.135    
                         clock uncertainty            0.212     5.347    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.360     5.707    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -5.707    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.467ns (10.632%)  route 3.925ns (89.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447     1.447    game/clk_25m
    SLICE_X57Y15         FDRE                                         r  game/clr_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.367     1.814 r  game/clr_pos_reg[9]/Q
                         net (fo=2, routed)           1.449     3.263    game/u2/u3/clr_pos_reg[9]
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.363 r  game/u2/u3/mem_for_food_gen_i_8/O
                         net (fo=4, routed)           2.477     5.840    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.603     5.124    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     5.124    
                         clock uncertainty            0.212     5.336    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.360     5.696    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.696    
                         arrival time                           5.840    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.467ns (10.598%)  route 3.939ns (89.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447     1.447    game/clk_25m
    SLICE_X57Y15         FDRE                                         r  game/clr_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.367     1.814 r  game/clr_pos_reg[8]/Q
                         net (fo=2, routed)           1.468     3.283    game/u2/u3/clr_pos_reg[8]
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.383 r  game/u2/u3/mem_for_food_gen_i_9/O
                         net (fo=4, routed)           2.471     5.854    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.613     5.134    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     5.134    
                         clock uncertainty            0.212     5.346    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.706    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.706    
                         arrival time                           5.854    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.467ns (10.513%)  route 3.975ns (89.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.446     1.446    game/clk_25m
    SLICE_X57Y16         FDRE                                         r  game/clr_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.367     1.813 r  game/clr_pos_reg[13]/Q
                         net (fo=2, routed)           1.501     3.315    game/u2/u3/clr_pos_reg[13]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.100     3.415 r  game/u2/u3/mem_for_food_gen_i_4/O
                         net (fo=4, routed)           2.474     5.888    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.609     5.130    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     5.130    
                         clock uncertainty            0.212     5.342    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.360     5.702    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -5.702    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.467ns (10.451%)  route 4.001ns (89.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447     1.447    game/clk_25m
    SLICE_X57Y15         FDRE                                         r  game/clr_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.367     1.814 r  game/clr_pos_reg[10]/Q
                         net (fo=2, routed)           2.028     3.843    game/u2/u3/clr_pos_reg[10]
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.943 r  game/u2/u3/mem_for_food_gen_i_7/O
                         net (fo=4, routed)           1.973     5.916    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.613     5.134    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     5.134    
                         clock uncertainty            0.212     5.346    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.360     5.706    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.706    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.467ns (10.467%)  route 3.995ns (89.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447     1.447    game/clk_25m
    SLICE_X57Y15         FDRE                                         r  game/clr_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.367     1.814 r  game/clr_pos_reg[10]/Q
                         net (fo=2, routed)           2.028     3.843    game/u2/u3/clr_pos_reg[10]
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.943 r  game/u2/u3/mem_for_food_gen_i_7/O
                         net (fo=4, routed)           1.966     5.909    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.603     5.124    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     5.124    
                         clock uncertainty            0.212     5.336    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.360     5.696    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.696    
                         arrival time                           5.909    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 game/clr_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             I_clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I_clk100 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.467ns (10.445%)  route 4.004ns (89.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447     1.447    game/clk_25m
    SLICE_X57Y15         FDRE                                         r  game/clr_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.367     1.814 r  game/clr_pos_reg[10]/Q
                         net (fo=2, routed)           2.028     3.843    game/u2/u3/clr_pos_reg[10]
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.100     3.943 r  game/u2/u3/mem_for_food_gen_i_7/O
                         net (fo=4, routed)           1.976     5.918    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.609     5.130    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     5.130    
                         clock uncertainty            0.212     5.342    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.360     5.702    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -5.702    
                         arrival time                           5.918    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  I_clk100
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.411ns  (logic 0.580ns (10.720%)  route 4.831ns (89.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.134    39.746    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.124    39.870 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_103/O
                         net (fo=1, routed)           0.696    40.566    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_69
    RAMB36_X2Y7          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.488    41.488    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.202    41.286    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.843    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.843    
                         arrival time                         -40.566    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.060ns  (logic 0.580ns (11.463%)  route 4.480ns (88.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         3.988    39.599    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/pwropt
    SLICE_X51Y42         LUT4 (Prop_lut4_I2_O)        0.124    39.723 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_91/O
                         net (fo=1, routed)           0.492    40.215    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_61
    RAMB36_X1Y8          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.488    41.488    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.202    41.286    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.843    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.843    
                         arrival time                         -40.215    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.892ns  (logic 0.580ns (11.856%)  route 4.312ns (88.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         3.632    39.243    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt
    SLICE_X54Y13         LUT4 (Prop_lut4_I2_O)        0.124    39.367 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_97/O
                         net (fo=1, routed)           0.680    40.047    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_65
    RAMB36_X1Y2          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.483    41.483    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.202    41.281    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.838    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                         -40.047    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.889ns  (logic 0.580ns (11.863%)  route 4.309ns (88.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         3.243    38.854    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt
    SLICE_X54Y12         LUT4 (Prop_lut4_I2_O)        0.124    38.978 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_118/O
                         net (fo=1, routed)           1.066    40.044    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_79
    RAMB36_X1Y1          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.486    41.486    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.202    41.284    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.841    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -40.044    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.881ns  (logic 0.580ns (11.883%)  route 4.301ns (88.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         3.358    38.969    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/pwropt
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124    39.093 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_88/O
                         net (fo=1, routed)           0.943    40.036    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_59
    RAMB36_X1Y7          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.486    41.486    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.202    41.284    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.841    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                         -40.036    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.752ns  (logic 0.580ns (12.206%)  route 4.172ns (87.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         3.630    39.241    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt
    SLICE_X54Y17         LUT4 (Prop_lut4_I2_O)        0.124    39.365 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_121/O
                         net (fo=1, routed)           0.542    39.907    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_81
    RAMB36_X2Y4          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.473    41.473    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.202    41.271    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.828    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                         -39.907    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.443ns  (logic 0.580ns (13.054%)  route 3.863ns (86.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         2.207    37.818    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y30          LUT4 (Prop_lut4_I2_O)        0.124    37.942 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_82/O
                         net (fo=1, routed)           1.656    39.598    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_55
    RAMB36_X1Y6          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.482    41.482    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.202    41.280    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.837    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.837    
                         arrival time                         -39.598    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.199ns  (logic 0.606ns (14.433%)  route 3.593ns (85.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         2.702    38.314    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/pwropt
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.150    38.464 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.890    39.354    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_32
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.487    41.487    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.202    41.285    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    40.640    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                         -39.354    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/show_pixel_red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.853ns  (logic 0.932ns (19.204%)  route 3.921ns (80.796%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 35.070 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.549    35.070    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456    35.526 f  state_module/FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          2.208    37.734    state_module/state_OBUF[1]
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.150    37.884 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          1.713    39.597    vga_display/show_pixel_red_reg[0]_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.326    39.924 r  vga_display/show_pixel_red[2]_i_1/O
                         net (fo=1, routed)           0.000    39.924    vga_display/show_pixel_red[2]
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.444    41.444    vga_display/clk_out1
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[2]/C
                         clock pessimism              0.000    41.444    
                         clock uncertainty           -0.202    41.242    
    SLICE_X47Y37         FDCE (Setup_fdce_C_D)        0.031    41.273    vga_display/show_pixel_red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                         -39.924    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        4.007ns  (logic 0.580ns (14.475%)  route 3.427ns (85.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         2.285    37.896    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt
    SLICE_X55Y31         LUT4 (Prop_lut4_I2_O)        0.124    38.020 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_109/O
                         net (fo=1, routed)           1.142    39.162    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_73
    RAMB36_X1Y3          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.477    41.477    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.202    41.275    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.832    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.832    
                         arrival time                         -39.162    
  -------------------------------------------------------------------
                         slack                                  1.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 state_module/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.186ns (15.887%)  route 0.985ns (84.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.553     1.436    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  state_module/FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          0.985     2.562    state_module/state_OBUF[1]
    SLICE_X55Y14         LUT6 (Prop_lut6_I2_O)        0.045     2.607 r  state_module/en1_i_1/O
                         net (fo=1, routed)           0.000     2.607    nolabel_line145/en1_reg_1
    SLICE_X55Y14         FDRE                                         r  nolabel_line145/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.832     0.832    nolabel_line145/clk_out1
    SLICE_X55Y14         FDRE                                         r  nolabel_line145/en1_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.034    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.091     1.125    nolabel_line145/en1_reg
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.186ns (15.131%)  route 1.043ns (84.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.556     1.439    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          1.043     2.623    game/state_OBUF[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I4_O)        0.045     2.668 r  game/en2_i_1/O
                         net (fo=1, routed)           0.000     2.668    nolabel_line145/en2_reg_3
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.831     0.831    nolabel_line145/clk_out1
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en2_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.091     1.124    nolabel_line145/en2_reg
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.605ns  (arrival time - required time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/en3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.186ns (14.413%)  route 1.105ns (85.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.556     1.439    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          1.105     2.685    state_module/state_OBUF[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I1_O)        0.045     2.730 r  state_module/en3_i_1/O
                         net (fo=1, routed)           0.000     2.730    nolabel_line145/en3_reg_9
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.831     0.831    nolabel_line145/clk_out1
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en3_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.092     1.125    nolabel_line145/en3_reg
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.766ns  (arrival time - required time)
  Source:                 state_module/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/show_pixel_green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.294ns (20.190%)  route 1.162ns (79.810%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.553     1.436    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  state_module/FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          1.010     2.587    state_module/state_OBUF[1]
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.046     2.633 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          0.152     2.785    vga_display/show_pixel_red_reg[0]_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I1_O)        0.107     2.892 r  vga_display/show_pixel_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.892    vga_display/show_pixel_green[3]_i_1_n_0
    SLICE_X48Y38         FDCE                                         r  vga_display/show_pixel_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.834     0.834    vga_display/clk_out1
    SLICE_X48Y38         FDCE                                         r  vga_display/show_pixel_green_reg[3]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.202     1.036    
    SLICE_X48Y38         FDCE (Hold_fdce_C_D)         0.091     1.127    vga_display/show_pixel_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.186ns (12.636%)  route 1.286ns (87.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.993     2.609    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.045     2.654 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.293     2.947    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_27
    RAMB36_X0Y3          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.869     0.869    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.202     1.071    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.167    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.185ns (12.733%)  route 1.268ns (87.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.993     2.609    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.044     2.653 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.275     2.928    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_28
    RAMB36_X0Y4          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.863     0.863    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.202     1.065    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.034     1.099    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.186ns (12.059%)  route 1.356ns (87.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.112     2.728    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt
    SLICE_X52Y42         LUT4 (Prop_lut4_I2_O)        0.045     2.773 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_127/O
                         net (fo=1, routed)           0.244     3.018    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_85
    RAMB36_X2Y8          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879     0.879    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.879    
                         clock uncertainty            0.202     1.081    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.177    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.186ns (11.935%)  route 1.372ns (88.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.076     2.692    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    SLICE_X52Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.737 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_115/O
                         net (fo=1, routed)           0.296     3.034    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_77
    RAMB36_X2Y9          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.880     0.880    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.880    
                         clock uncertainty            0.202     1.082    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.178    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.866ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.186ns (11.964%)  route 1.369ns (88.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.158     2.774    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt
    SLICE_X9Y30          LUT4 (Prop_lut4_I2_O)        0.045     2.819 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.211     3.030    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_29
    RAMB36_X0Y5          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.866     0.866    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.202     1.068    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.164    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.871ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.186ns (11.826%)  route 1.387ns (88.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.155     2.771    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/pwropt
    SLICE_X52Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.816 r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_100/O
                         net (fo=1, routed)           0.232     3.048    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_67
    RAMB36_X1Y9          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.879     0.879    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.879    
                         clock uncertainty            0.202     1.081    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.177    nolabel_line145/start_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  1.871    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_1

Setup :           12  Failing Endpoints,  Worst Slack       -1.514ns,  Total Violation      -11.933ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.514ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        11.091ns  (logic 3.159ns (28.484%)  route 7.932ns (71.516%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 161.444 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572   156.737 r  vga_display/show_pixel_green_reg[3]_i_25/O[3]
                         net (fo=2, routed)           0.828   157.565    vga_display/delta_v[3]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.306   157.871 r  vga_display/show_pixel_green[3]_i_26/O
                         net (fo=1, routed)           0.000   157.871    vga_display/show_pixel_green[3]_i_26_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.247 r  vga_display/show_pixel_green_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   158.247    vga_display/show_pixel_green_reg[3]_i_9_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   158.486 r  vga_display/show_pixel_green_reg[3]_i_8/O[2]
                         net (fo=3, routed)           1.040   159.526    vga_display/show_pixel_red4[6]
    SLICE_X52Y7          LUT4 (Prop_lut4_I3_O)        0.301   159.827 r  vga_display/show_pixel_red[3]_i_12/O
                         net (fo=1, routed)           0.658   160.485    vga_display/show_pixel_red[3]_i_12_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.124   160.609 r  vga_display/show_pixel_red[3]_i_4/O
                         net (fo=4, routed)           1.915   162.524    vga_display/show_pixel_red[3]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124   162.648 r  vga_display/show_pixel_red[1]_i_1/O
                         net (fo=1, routed)           0.000   162.648    vga_display/show_pixel_red[1]
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.444   161.444    vga_display/clk_out1
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[1]/C
                         clock pessimism              0.000   161.444    
                         clock uncertainty           -0.342   161.103    
    SLICE_X47Y37         FDCE (Setup_fdce_C_D)        0.031   161.134    vga_display/show_pixel_red_reg[1]
  -------------------------------------------------------------------
                         required time                        161.134    
                         arrival time                        -162.648    
  -------------------------------------------------------------------
                         slack                                 -1.514    

Slack (VIOLATED) :        -1.511ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        11.086ns  (logic 3.159ns (28.497%)  route 7.927ns (71.503%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 161.444 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572   156.737 r  vga_display/show_pixel_green_reg[3]_i_25/O[3]
                         net (fo=2, routed)           0.828   157.565    vga_display/delta_v[3]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.306   157.871 r  vga_display/show_pixel_green[3]_i_26/O
                         net (fo=1, routed)           0.000   157.871    vga_display/show_pixel_green[3]_i_26_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.247 r  vga_display/show_pixel_green_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   158.247    vga_display/show_pixel_green_reg[3]_i_9_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   158.486 r  vga_display/show_pixel_green_reg[3]_i_8/O[2]
                         net (fo=3, routed)           1.040   159.526    vga_display/show_pixel_red4[6]
    SLICE_X52Y7          LUT4 (Prop_lut4_I3_O)        0.301   159.827 r  vga_display/show_pixel_red[3]_i_12/O
                         net (fo=1, routed)           0.658   160.485    vga_display/show_pixel_red[3]_i_12_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.124   160.609 r  vga_display/show_pixel_red[3]_i_4/O
                         net (fo=4, routed)           1.910   162.519    vga_display/show_pixel_red[3]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124   162.643 r  vga_display/show_pixel_red[0]_i_1/O
                         net (fo=1, routed)           0.000   162.643    vga_display/show_pixel_red[0]
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.444   161.444    vga_display/clk_out1
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[0]/C
                         clock pessimism              0.000   161.444    
                         clock uncertainty           -0.342   161.103    
    SLICE_X47Y37         FDCE (Setup_fdce_C_D)        0.029   161.132    vga_display/show_pixel_red_reg[0]
  -------------------------------------------------------------------
                         required time                        161.132    
                         arrival time                        -162.643    
  -------------------------------------------------------------------
                         slack                                 -1.511    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        10.888ns  (logic 3.159ns (29.013%)  route 7.729ns (70.987%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 161.444 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572   156.737 r  vga_display/show_pixel_green_reg[3]_i_25/O[3]
                         net (fo=2, routed)           0.828   157.565    vga_display/delta_v[3]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.306   157.871 r  vga_display/show_pixel_green[3]_i_26/O
                         net (fo=1, routed)           0.000   157.871    vga_display/show_pixel_green[3]_i_26_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.247 r  vga_display/show_pixel_green_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   158.247    vga_display/show_pixel_green_reg[3]_i_9_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   158.486 r  vga_display/show_pixel_green_reg[3]_i_8/O[2]
                         net (fo=3, routed)           1.040   159.526    vga_display/show_pixel_red4[6]
    SLICE_X52Y7          LUT4 (Prop_lut4_I3_O)        0.301   159.827 r  vga_display/show_pixel_red[3]_i_12/O
                         net (fo=1, routed)           0.658   160.485    vga_display/show_pixel_red[3]_i_12_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.124   160.609 r  vga_display/show_pixel_red[3]_i_4/O
                         net (fo=4, routed)           1.713   162.322    vga_display/show_pixel_red[3]_i_4_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I3_O)        0.124   162.446 r  vga_display/show_pixel_red[2]_i_1/O
                         net (fo=1, routed)           0.000   162.446    vga_display/show_pixel_red[2]
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.444   161.444    vga_display/clk_out1
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[2]/C
                         clock pessimism              0.000   161.444    
                         clock uncertainty           -0.342   161.103    
    SLICE_X47Y37         FDCE (Setup_fdce_C_D)        0.031   161.134    vga_display/show_pixel_red_reg[2]
  -------------------------------------------------------------------
                         required time                        161.134    
                         arrival time                        -162.446    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.251ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        10.830ns  (logic 3.159ns (29.168%)  route 7.671ns (70.832%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 161.447 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572   156.737 r  vga_display/show_pixel_green_reg[3]_i_25/O[3]
                         net (fo=2, routed)           0.828   157.565    vga_display/delta_v[3]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.306   157.871 r  vga_display/show_pixel_green[3]_i_26/O
                         net (fo=1, routed)           0.000   157.871    vga_display/show_pixel_green[3]_i_26_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.247 r  vga_display/show_pixel_green_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   158.247    vga_display/show_pixel_green_reg[3]_i_9_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   158.486 r  vga_display/show_pixel_green_reg[3]_i_8/O[2]
                         net (fo=3, routed)           1.040   159.526    vga_display/show_pixel_red4[6]
    SLICE_X52Y7          LUT4 (Prop_lut4_I3_O)        0.301   159.827 r  vga_display/show_pixel_red[3]_i_12/O
                         net (fo=1, routed)           0.658   160.485    vga_display/show_pixel_red[3]_i_12_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.124   160.609 r  vga_display/show_pixel_red[3]_i_4/O
                         net (fo=4, routed)           1.655   162.264    vga_display/show_pixel_red[3]_i_4_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.124   162.388 r  vga_display/show_pixel_red[3]_i_1/O
                         net (fo=1, routed)           0.000   162.388    vga_display/show_pixel_red[3]
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.447   161.447    vga_display/clk_out1
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_red_reg[3]/C
                         clock pessimism              0.000   161.447    
                         clock uncertainty           -0.342   161.106    
    SLICE_X48Y37         FDCE (Setup_fdce_C_D)        0.031   161.137    vga_display/show_pixel_red_reg[3]
  -------------------------------------------------------------------
                         required time                        161.137    
                         arrival time                        -162.388    
  -------------------------------------------------------------------
                         slack                                 -1.251    

Slack (VIOLATED) :        -0.974ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_green_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        10.553ns  (logic 3.357ns (31.812%)  route 7.196ns (68.188%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 161.447 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483   156.648 r  vga_display/show_pixel_green_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   156.648    vga_display/show_pixel_green_reg[3]_i_25_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   156.961 r  vga_display/show_pixel_green_reg[3]_i_20/O[3]
                         net (fo=2, routed)           0.828   157.789    vga_display/delta_v[7]
    SLICE_X54Y7          LUT2 (Prop_lut2_I0_O)        0.306   158.095 r  vga_display/show_pixel_green[3]_i_21/O
                         net (fo=1, routed)           0.000   158.095    vga_display/show_pixel_green[3]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.471 r  vga_display/show_pixel_green_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000   158.471    vga_display/show_pixel_green_reg[3]_i_8_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   158.690 f  vga_display/show_pixel_red_reg[3]_i_19/O[0]
                         net (fo=1, routed)           0.578   159.268    vga_display/show_pixel_red4[8]
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.295   159.563 f  vga_display/show_pixel_red[3]_i_11/O
                         net (fo=3, routed)           0.473   160.036    vga_display/show_pixel_red[3]_i_11_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I5_O)        0.124   160.160 r  vga_display/show_pixel_green[3]_i_4/O
                         net (fo=4, routed)           1.826   161.986    vga_display/show_pixel_green[3]_i_4_n_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124   162.110 r  vga_display/show_pixel_green[2]_i_1/O
                         net (fo=1, routed)           0.000   162.110    vga_display/show_pixel_green[2]_i_1_n_0
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.447   161.447    vga_display/clk_out1
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_green_reg[2]/C
                         clock pessimism              0.000   161.447    
                         clock uncertainty           -0.342   161.106    
    SLICE_X48Y37         FDCE (Setup_fdce_C_D)        0.031   161.137    vga_display/show_pixel_green_reg[2]
  -------------------------------------------------------------------
                         required time                        161.137    
                         arrival time                        -162.110    
  -------------------------------------------------------------------
                         slack                                 -0.974    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        10.550ns  (logic 3.357ns (31.820%)  route 7.193ns (68.180%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 161.447 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483   156.648 r  vga_display/show_pixel_green_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   156.648    vga_display/show_pixel_green_reg[3]_i_25_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   156.961 r  vga_display/show_pixel_green_reg[3]_i_20/O[3]
                         net (fo=2, routed)           0.828   157.789    vga_display/delta_v[7]
    SLICE_X54Y7          LUT2 (Prop_lut2_I0_O)        0.306   158.095 r  vga_display/show_pixel_green[3]_i_21/O
                         net (fo=1, routed)           0.000   158.095    vga_display/show_pixel_green[3]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.471 r  vga_display/show_pixel_green_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000   158.471    vga_display/show_pixel_green_reg[3]_i_8_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   158.690 f  vga_display/show_pixel_red_reg[3]_i_19/O[0]
                         net (fo=1, routed)           0.578   159.268    vga_display/show_pixel_red4[8]
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.295   159.563 f  vga_display/show_pixel_red[3]_i_11/O
                         net (fo=3, routed)           0.473   160.036    vga_display/show_pixel_red[3]_i_11_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I5_O)        0.124   160.160 r  vga_display/show_pixel_green[3]_i_4/O
                         net (fo=4, routed)           1.823   161.983    vga_display/show_pixel_green[3]_i_4_n_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I4_O)        0.124   162.107 r  vga_display/show_pixel_green[0]_i_1/O
                         net (fo=1, routed)           0.000   162.107    vga_display/show_pixel_green[0]_i_1_n_0
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.447   161.447    vga_display/clk_out1
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_green_reg[0]/C
                         clock pessimism              0.000   161.447    
                         clock uncertainty           -0.342   161.106    
    SLICE_X48Y37         FDCE (Setup_fdce_C_D)        0.029   161.135    vga_display/show_pixel_green_reg[0]
  -------------------------------------------------------------------
                         required time                        161.135    
                         arrival time                        -162.107    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.957ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        10.535ns  (logic 3.357ns (31.865%)  route 7.178ns (68.135%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 161.448 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483   156.648 r  vga_display/show_pixel_green_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   156.648    vga_display/show_pixel_green_reg[3]_i_25_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   156.961 r  vga_display/show_pixel_green_reg[3]_i_20/O[3]
                         net (fo=2, routed)           0.828   157.789    vga_display/delta_v[7]
    SLICE_X54Y7          LUT2 (Prop_lut2_I0_O)        0.306   158.095 r  vga_display/show_pixel_green[3]_i_21/O
                         net (fo=1, routed)           0.000   158.095    vga_display/show_pixel_green[3]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.471 r  vga_display/show_pixel_green_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000   158.471    vga_display/show_pixel_green_reg[3]_i_8_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   158.690 f  vga_display/show_pixel_red_reg[3]_i_19/O[0]
                         net (fo=1, routed)           0.578   159.268    vga_display/show_pixel_red4[8]
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.295   159.563 f  vga_display/show_pixel_red[3]_i_11/O
                         net (fo=3, routed)           0.473   160.036    vga_display/show_pixel_red[3]_i_11_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I5_O)        0.124   160.160 r  vga_display/show_pixel_green[3]_i_4/O
                         net (fo=4, routed)           1.808   161.969    vga_display/show_pixel_green[3]_i_4_n_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I4_O)        0.124   162.092 r  vga_display/show_pixel_green[1]_i_1/O
                         net (fo=1, routed)           0.000   162.092    vga_display/show_pixel_green[1]_i_1_n_0
    SLICE_X49Y38         FDCE                                         r  vga_display/show_pixel_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.448   161.448    vga_display/clk_out1
    SLICE_X49Y38         FDCE                                         r  vga_display/show_pixel_green_reg[1]/C
                         clock pessimism              0.000   161.448    
                         clock uncertainty           -0.342   161.107    
    SLICE_X49Y38         FDCE (Setup_fdce_C_D)        0.029   161.136    vga_display/show_pixel_green_reg[1]
  -------------------------------------------------------------------
                         required time                        161.136    
                         arrival time                        -162.093    
  -------------------------------------------------------------------
                         slack                                 -0.957    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        10.318ns  (logic 3.357ns (32.536%)  route 6.961ns (67.464%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 161.448 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483   156.648 r  vga_display/show_pixel_green_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   156.648    vga_display/show_pixel_green_reg[3]_i_25_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   156.961 r  vga_display/show_pixel_green_reg[3]_i_20/O[3]
                         net (fo=2, routed)           0.828   157.789    vga_display/delta_v[7]
    SLICE_X54Y7          LUT2 (Prop_lut2_I0_O)        0.306   158.095 r  vga_display/show_pixel_green[3]_i_21/O
                         net (fo=1, routed)           0.000   158.095    vga_display/show_pixel_green[3]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.471 r  vga_display/show_pixel_green_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000   158.471    vga_display/show_pixel_green_reg[3]_i_8_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   158.690 f  vga_display/show_pixel_red_reg[3]_i_19/O[0]
                         net (fo=1, routed)           0.578   159.268    vga_display/show_pixel_red4[8]
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.295   159.563 f  vga_display/show_pixel_red[3]_i_11/O
                         net (fo=3, routed)           0.473   160.036    vga_display/show_pixel_red[3]_i_11_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I5_O)        0.124   160.160 r  vga_display/show_pixel_green[3]_i_4/O
                         net (fo=4, routed)           1.591   161.751    vga_display/show_pixel_green[3]_i_4_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I4_O)        0.124   161.875 r  vga_display/show_pixel_green[3]_i_1/O
                         net (fo=1, routed)           0.000   161.875    vga_display/show_pixel_green[3]_i_1_n_0
    SLICE_X48Y38         FDCE                                         r  vga_display/show_pixel_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.448   161.448    vga_display/clk_out1
    SLICE_X48Y38         FDCE                                         r  vga_display/show_pixel_green_reg[3]/C
                         clock pessimism              0.000   161.448    
                         clock uncertainty           -0.342   161.107    
    SLICE_X48Y38         FDCE (Setup_fdce_C_D)        0.029   161.136    vga_display/show_pixel_green_reg[3]
  -------------------------------------------------------------------
                         required time                        161.136    
                         arrival time                        -161.875    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.739ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        10.318ns  (logic 3.357ns (32.537%)  route 6.961ns (67.463%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 161.446 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483   156.648 r  vga_display/show_pixel_green_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   156.648    vga_display/show_pixel_green_reg[3]_i_25_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   156.961 r  vga_display/show_pixel_green_reg[3]_i_20/O[3]
                         net (fo=2, routed)           0.828   157.789    vga_display/delta_v[7]
    SLICE_X54Y7          LUT2 (Prop_lut2_I0_O)        0.306   158.095 r  vga_display/show_pixel_green[3]_i_21/O
                         net (fo=1, routed)           0.000   158.095    vga_display/show_pixel_green[3]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.471 r  vga_display/show_pixel_green_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000   158.471    vga_display/show_pixel_green_reg[3]_i_8_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   158.690 r  vga_display/show_pixel_red_reg[3]_i_19/O[0]
                         net (fo=1, routed)           0.578   159.268    vga_display/show_pixel_red4[8]
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.295   159.563 r  vga_display/show_pixel_red[3]_i_11/O
                         net (fo=3, routed)           0.462   160.025    vga_display/show_pixel_red[3]_i_11_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I5_O)        0.124   160.149 r  vga_display/show_pixel_blue[3]_i_4/O
                         net (fo=4, routed)           1.602   161.751    state_module/show_pixel_blue_reg[0]_1
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.124   161.875 r  state_module/show_pixel_blue[3]_i_1/O
                         net (fo=1, routed)           0.000   161.875    vga_display/show_pixel_blue_reg[3]_0
    SLICE_X48Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.446   161.446    vga_display/clk_out1
    SLICE_X48Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[3]/C
                         clock pessimism              0.000   161.446    
                         clock uncertainty           -0.342   161.105    
    SLICE_X48Y35         FDCE (Setup_fdce_C_D)        0.031   161.136    vga_display/show_pixel_blue_reg[3]
  -------------------------------------------------------------------
                         required time                        161.136    
                         arrival time                        -161.875    
  -------------------------------------------------------------------
                         slack                                 -0.739    

Slack (VIOLATED) :        -0.728ns  (required time - arrival time)
  Source:                 game/u1/food_y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@160.000ns - clk_out1_clk_wiz_0 rise@150.000ns)
  Data Path Delay:        10.307ns  (logic 3.357ns (32.571%)  route 6.950ns (67.429%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 161.446 - 160.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 151.557 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   150.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575   151.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   148.243 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   149.904    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   150.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.557   151.557    game/u1/clk_out1
    SLICE_X55Y21         FDRE                                         r  game/u1/food_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456   152.013 f  game/u1/food_y_reg[7]/Q
                         net (fo=12, routed)          1.978   153.991    vga_display/show_pixel_green_reg[3]_i_83_0[7]
    SLICE_X55Y8          LUT6 (Prop_lut6_I5_O)        0.124   154.115 r  vga_display/show_pixel_green[3]_i_109/O
                         net (fo=1, routed)           0.340   154.455    vga_display/show_pixel_green[3]_i_109_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   154.840 r  vga_display/show_pixel_green_reg[3]_i_83/CO[3]
                         net (fo=8, routed)           1.173   156.013    vga_display/delta_v1
    SLICE_X53Y7          LUT4 (Prop_lut4_I1_O)        0.152   156.165 r  vga_display/show_pixel_green[3]_i_60/O
                         net (fo=1, routed)           0.000   156.165    vga_display/p_1_in[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483   156.648 r  vga_display/show_pixel_green_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000   156.648    vga_display/show_pixel_green_reg[3]_i_25_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   156.961 r  vga_display/show_pixel_green_reg[3]_i_20/O[3]
                         net (fo=2, routed)           0.828   157.789    vga_display/delta_v[7]
    SLICE_X54Y7          LUT2 (Prop_lut2_I0_O)        0.306   158.095 r  vga_display/show_pixel_green[3]_i_21/O
                         net (fo=1, routed)           0.000   158.095    vga_display/show_pixel_green[3]_i_21_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   158.471 r  vga_display/show_pixel_green_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000   158.471    vga_display/show_pixel_green_reg[3]_i_8_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   158.690 r  vga_display/show_pixel_red_reg[3]_i_19/O[0]
                         net (fo=1, routed)           0.578   159.268    vga_display/show_pixel_red4[8]
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.295   159.563 r  vga_display/show_pixel_red[3]_i_11/O
                         net (fo=3, routed)           0.462   160.025    vga_display/show_pixel_red[3]_i_11_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I5_O)        0.124   160.149 r  vga_display/show_pixel_blue[3]_i_4/O
                         net (fo=4, routed)           1.591   161.740    state_module/show_pixel_blue_reg[0]_1
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.124   161.864 r  state_module/show_pixel_blue[0]_i_1/O
                         net (fo=1, routed)           0.000   161.864    vga_display/show_pixel_blue_reg[0]_0
    SLICE_X49Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   160.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455   161.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   158.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   159.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.446   161.446    vga_display/clk_out1
    SLICE_X49Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[0]/C
                         clock pessimism              0.000   161.446    
                         clock uncertainty           -0.342   161.105    
    SLICE_X49Y35         FDCE (Setup_fdce_C_D)        0.031   161.136    vga_display/show_pixel_blue_reg[0]
  -------------------------------------------------------------------
                         required time                        161.136    
                         arrival time                        -161.864    
  -------------------------------------------------------------------
                         slack                                 -0.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.290ns (30.438%)  route 0.663ns (69.562%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  game/game_state_reg[1]/Q
                         net (fo=51, routed)          0.510     1.210    state_module/O_LED_OBUF[2]
    SLICE_X49Y36         LUT3 (Prop_lut3_I2_O)        0.042     1.252 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          0.152     1.404    vga_display/show_pixel_red_reg[0]_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I1_O)        0.107     1.511 r  vga_display/show_pixel_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.511    vga_display/show_pixel_green[3]_i_1_n_0
    SLICE_X48Y38         FDCE                                         r  vga_display/show_pixel_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.834     0.834    vga_display/clk_out1
    SLICE_X48Y38         FDCE                                         r  vga_display/show_pixel_green_reg[3]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.342     1.175    
    SLICE_X48Y38         FDCE (Hold_fdce_C_D)         0.091     1.266    vga_display/show_pixel_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_green_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.290ns (27.227%)  route 0.775ns (72.773%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  game/game_state_reg[1]/Q
                         net (fo=51, routed)          0.510     1.210    state_module/O_LED_OBUF[2]
    SLICE_X49Y36         LUT3 (Prop_lut3_I2_O)        0.042     1.252 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          0.265     1.517    vga_display/show_pixel_red_reg[0]_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I1_O)        0.107     1.624 r  vga_display/show_pixel_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.624    vga_display/show_pixel_green[2]_i_1_n_0
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.832     0.832    vga_display/clk_out1
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_green_reg[2]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.342     1.173    
    SLICE_X48Y37         FDCE (Hold_fdce_C_D)         0.092     1.265    vga_display/show_pixel_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_green_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.290ns (26.951%)  route 0.786ns (73.049%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  game/game_state_reg[1]/Q
                         net (fo=51, routed)          0.510     1.210    state_module/O_LED_OBUF[2]
    SLICE_X49Y36         LUT3 (Prop_lut3_I2_O)        0.042     1.252 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          0.276     1.528    vga_display/show_pixel_red_reg[0]_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I1_O)        0.107     1.635 r  vga_display/show_pixel_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.635    vga_display/show_pixel_green[0]_i_1_n_0
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.832     0.832    vga_display/clk_out1
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_green_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.342     1.173    
    SLICE_X48Y37         FDCE (Hold_fdce_C_D)         0.091     1.264    vga_display/show_pixel_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line145/en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.876%)  route 0.916ns (83.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.560     0.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.141     0.701 f  game/game_state_reg[0]/Q
                         net (fo=47, routed)          0.916     1.617    game/O_LED_OBUF[0]
    SLICE_X48Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.662 r  game/en2_i_1/O
                         net (fo=1, routed)           0.000     1.662    nolabel_line145/en2_reg_3
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.831     0.831    nolabel_line145/clk_out1
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en2_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.342     1.172    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.091     1.263    nolabel_line145/en2_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            nolabel_line145/en3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.706%)  route 0.927ns (83.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  game/game_state_reg[1]/Q
                         net (fo=51, routed)          0.927     1.627    state_module/O_LED_OBUF[2]
    SLICE_X48Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.672 r  state_module/en3_i_1/O
                         net (fo=1, routed)           0.000     1.672    nolabel_line145/en3_reg_9
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.831     0.831    nolabel_line145/clk_out1
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en3_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.342     1.172    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.092     1.264    nolabel_line145/en3_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.290ns (24.679%)  route 0.885ns (75.321%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  game/game_state_reg[1]/Q
                         net (fo=51, routed)          0.510     1.210    state_module/O_LED_OBUF[2]
    SLICE_X49Y36         LUT3 (Prop_lut3_I2_O)        0.042     1.252 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          0.375     1.627    vga_display/show_pixel_red_reg[0]_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.107     1.734 r  vga_display/show_pixel_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.734    vga_display/show_pixel_red[3]
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.832     0.832    vga_display/clk_out1
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_red_reg[3]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.342     1.173    
    SLICE_X48Y37         FDCE (Hold_fdce_C_D)         0.092     1.265    vga_display/show_pixel_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.290ns (23.226%)  route 0.959ns (76.774%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  game/game_state_reg[1]/Q
                         net (fo=51, routed)          0.510     1.210    state_module/O_LED_OBUF[2]
    SLICE_X49Y36         LUT3 (Prop_lut3_I2_O)        0.042     1.252 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          0.448     1.700    state_module/FSM_onehot_state_reg[2]_1
    SLICE_X49Y35         LUT5 (Prop_lut5_I1_O)        0.107     1.807 r  state_module/show_pixel_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga_display/show_pixel_blue_reg[1]_0
    SLICE_X49Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.831     0.831    vga_display/clk_out1
    SLICE_X49Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.342     1.172    
    SLICE_X49Y35         FDCE (Hold_fdce_C_D)         0.091     1.263    vga_display/show_pixel_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.290ns (23.207%)  route 0.960ns (76.792%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  game/game_state_reg[1]/Q
                         net (fo=51, routed)          0.510     1.210    state_module/O_LED_OBUF[2]
    SLICE_X49Y36         LUT3 (Prop_lut3_I2_O)        0.042     1.252 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          0.449     1.701    state_module/FSM_onehot_state_reg[2]_1
    SLICE_X49Y35         LUT5 (Prop_lut5_I1_O)        0.107     1.808 r  state_module/show_pixel_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga_display/show_pixel_blue_reg[0]_0
    SLICE_X49Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.831     0.831    vga_display/clk_out1
    SLICE_X49Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.342     1.172    
    SLICE_X49Y35         FDCE (Hold_fdce_C_D)         0.092     1.264    vga_display/show_pixel_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.290ns (22.079%)  route 1.023ns (77.921%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  game/game_state_reg[1]/Q
                         net (fo=51, routed)          0.510     1.210    state_module/O_LED_OBUF[2]
    SLICE_X49Y36         LUT3 (Prop_lut3_I2_O)        0.042     1.252 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          0.513     1.765    state_module/FSM_onehot_state_reg[2]_1
    SLICE_X48Y35         LUT5 (Prop_lut5_I1_O)        0.107     1.872 r  state_module/show_pixel_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    vga_display/show_pixel_blue_reg[3]_0
    SLICE_X48Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.831     0.831    vga_display/clk_out1
    SLICE_X48Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.342     1.172    
    SLICE_X48Y35         FDCE (Hold_fdce_C_D)         0.092     1.264    vga_display/show_pixel_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vga_display/show_pixel_green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.290ns (21.732%)  route 1.044ns (78.268%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  game/game_state_reg[1]/Q
                         net (fo=51, routed)          0.510     1.210    state_module/O_LED_OBUF[2]
    SLICE_X49Y36         LUT3 (Prop_lut3_I2_O)        0.042     1.252 r  state_module/show_pixel_red[3]_i_2/O
                         net (fo=12, routed)          0.534     1.786    vga_display/show_pixel_red_reg[0]_0
    SLICE_X49Y38         LUT5 (Prop_lut5_I1_O)        0.107     1.893 r  vga_display/show_pixel_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    vga_display/show_pixel_green[1]_i_1_n_0
    SLICE_X49Y38         FDCE                                         r  vga_display/show_pixel_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.834     0.834    vga_display/clk_out1
    SLICE_X49Y38         FDCE                                         r  vga_display/show_pixel_green_reg[1]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.342     1.175    
    SLICE_X49Y38         FDCE (Hold_fdce_C_D)         0.091     1.266    vga_display/show_pixel_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.627    





---------------------------------------------------------------------------------------------------
From Clock:  I_clk100
  To Clock:  clk_out1_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -4.617ns,  Total Violation      -36.638ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.617ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/collision_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        10.562ns  (logic 2.472ns (23.404%)  route 8.090ns (76.596%))
  Logic Levels:           10  (LUT6=5 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 45.073 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.552    45.073    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    45.529 r  state_module/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=3, routed)           0.681    46.211    game/u2/u3/state_OBUF[0]_repN_1_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    46.335 r  game/u2/u3/mem_i_15/O
                         net (fo=1040, routed)        2.932    49.267    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPRA1
    SLICE_X30Y69         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    49.391 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    49.391    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPO1
    SLICE_X30Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    49.605 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/F7.DP/O
                         net (fo=1, routed)           1.488    51.093    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.297    51.390 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143/O
                         net (fo=1, routed)           0.000    51.390    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    51.602 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    51.602    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62_n_0
    SLICE_X31Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    51.696 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.313    53.010    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.316    53.326 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    53.326    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    53.538 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.864    54.401    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.299    54.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0/O
                         net (fo=1, routed)           0.299    55.000    game/u2/u3/value
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    55.124 r  game/u2/u3/collision[7]_i_2/O
                         net (fo=8, routed)           0.512    55.636    game/u2/u3/collision[7]_i_2_n_0
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.435    51.435    game/u2/u3/clk_out1
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[1]/C
                         clock pessimism              0.000    51.435    
                         clock uncertainty           -0.212    51.223    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    51.018    game/u2/u3/collision_reg[1]
  -------------------------------------------------------------------
                         required time                         51.018    
                         arrival time                         -55.636    
  -------------------------------------------------------------------
                         slack                                 -4.617    

Slack (VIOLATED) :        -4.617ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/collision_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        10.562ns  (logic 2.472ns (23.404%)  route 8.090ns (76.596%))
  Logic Levels:           10  (LUT6=5 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 45.073 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.552    45.073    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    45.529 r  state_module/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=3, routed)           0.681    46.211    game/u2/u3/state_OBUF[0]_repN_1_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    46.335 r  game/u2/u3/mem_i_15/O
                         net (fo=1040, routed)        2.932    49.267    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPRA1
    SLICE_X30Y69         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    49.391 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    49.391    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPO1
    SLICE_X30Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    49.605 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/F7.DP/O
                         net (fo=1, routed)           1.488    51.093    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.297    51.390 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143/O
                         net (fo=1, routed)           0.000    51.390    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    51.602 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    51.602    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62_n_0
    SLICE_X31Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    51.696 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.313    53.010    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.316    53.326 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    53.326    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    53.538 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.864    54.401    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.299    54.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0/O
                         net (fo=1, routed)           0.299    55.000    game/u2/u3/value
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    55.124 r  game/u2/u3/collision[7]_i_2/O
                         net (fo=8, routed)           0.512    55.636    game/u2/u3/collision[7]_i_2_n_0
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.435    51.435    game/u2/u3/clk_out1
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[2]/C
                         clock pessimism              0.000    51.435    
                         clock uncertainty           -0.212    51.223    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    51.018    game/u2/u3/collision_reg[2]
  -------------------------------------------------------------------
                         required time                         51.018    
                         arrival time                         -55.636    
  -------------------------------------------------------------------
                         slack                                 -4.617    

Slack (VIOLATED) :        -4.617ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/collision_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        10.562ns  (logic 2.472ns (23.404%)  route 8.090ns (76.596%))
  Logic Levels:           10  (LUT6=5 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 45.073 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.552    45.073    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    45.529 r  state_module/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=3, routed)           0.681    46.211    game/u2/u3/state_OBUF[0]_repN_1_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    46.335 r  game/u2/u3/mem_i_15/O
                         net (fo=1040, routed)        2.932    49.267    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPRA1
    SLICE_X30Y69         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    49.391 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    49.391    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPO1
    SLICE_X30Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    49.605 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/F7.DP/O
                         net (fo=1, routed)           1.488    51.093    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.297    51.390 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143/O
                         net (fo=1, routed)           0.000    51.390    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    51.602 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    51.602    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62_n_0
    SLICE_X31Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    51.696 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.313    53.010    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.316    53.326 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    53.326    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    53.538 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.864    54.401    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.299    54.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0/O
                         net (fo=1, routed)           0.299    55.000    game/u2/u3/value
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    55.124 r  game/u2/u3/collision[7]_i_2/O
                         net (fo=8, routed)           0.512    55.636    game/u2/u3/collision[7]_i_2_n_0
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.435    51.435    game/u2/u3/clk_out1
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[3]/C
                         clock pessimism              0.000    51.435    
                         clock uncertainty           -0.212    51.223    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    51.018    game/u2/u3/collision_reg[3]
  -------------------------------------------------------------------
                         required time                         51.018    
                         arrival time                         -55.636    
  -------------------------------------------------------------------
                         slack                                 -4.617    

Slack (VIOLATED) :        -4.617ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/collision_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        10.562ns  (logic 2.472ns (23.404%)  route 8.090ns (76.596%))
  Logic Levels:           10  (LUT6=5 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 45.073 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.552    45.073    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    45.529 r  state_module/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=3, routed)           0.681    46.211    game/u2/u3/state_OBUF[0]_repN_1_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    46.335 r  game/u2/u3/mem_i_15/O
                         net (fo=1040, routed)        2.932    49.267    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPRA1
    SLICE_X30Y69         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    49.391 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    49.391    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPO1
    SLICE_X30Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    49.605 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/F7.DP/O
                         net (fo=1, routed)           1.488    51.093    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.297    51.390 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143/O
                         net (fo=1, routed)           0.000    51.390    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    51.602 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    51.602    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62_n_0
    SLICE_X31Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    51.696 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.313    53.010    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.316    53.326 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    53.326    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    53.538 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.864    54.401    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.299    54.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0/O
                         net (fo=1, routed)           0.299    55.000    game/u2/u3/value
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    55.124 r  game/u2/u3/collision[7]_i_2/O
                         net (fo=8, routed)           0.512    55.636    game/u2/u3/collision[7]_i_2_n_0
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.435    51.435    game/u2/u3/clk_out1
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[4]/C
                         clock pessimism              0.000    51.435    
                         clock uncertainty           -0.212    51.223    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    51.018    game/u2/u3/collision_reg[4]
  -------------------------------------------------------------------
                         required time                         51.018    
                         arrival time                         -55.636    
  -------------------------------------------------------------------
                         slack                                 -4.617    

Slack (VIOLATED) :        -4.617ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/collision_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        10.562ns  (logic 2.472ns (23.404%)  route 8.090ns (76.596%))
  Logic Levels:           10  (LUT6=5 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 45.073 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.552    45.073    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    45.529 r  state_module/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=3, routed)           0.681    46.211    game/u2/u3/state_OBUF[0]_repN_1_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    46.335 r  game/u2/u3/mem_i_15/O
                         net (fo=1040, routed)        2.932    49.267    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPRA1
    SLICE_X30Y69         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    49.391 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    49.391    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPO1
    SLICE_X30Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    49.605 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/F7.DP/O
                         net (fo=1, routed)           1.488    51.093    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.297    51.390 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143/O
                         net (fo=1, routed)           0.000    51.390    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    51.602 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    51.602    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62_n_0
    SLICE_X31Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    51.696 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.313    53.010    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.316    53.326 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    53.326    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    53.538 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.864    54.401    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.299    54.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0/O
                         net (fo=1, routed)           0.299    55.000    game/u2/u3/value
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    55.124 r  game/u2/u3/collision[7]_i_2/O
                         net (fo=8, routed)           0.512    55.636    game/u2/u3/collision[7]_i_2_n_0
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.435    51.435    game/u2/u3/clk_out1
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[6]/C
                         clock pessimism              0.000    51.435    
                         clock uncertainty           -0.212    51.223    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    51.018    game/u2/u3/collision_reg[6]
  -------------------------------------------------------------------
                         required time                         51.018    
                         arrival time                         -55.636    
  -------------------------------------------------------------------
                         slack                                 -4.617    

Slack (VIOLATED) :        -4.617ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/collision_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        10.562ns  (logic 2.472ns (23.404%)  route 8.090ns (76.596%))
  Logic Levels:           10  (LUT6=5 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 45.073 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.552    45.073    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    45.529 r  state_module/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=3, routed)           0.681    46.211    game/u2/u3/state_OBUF[0]_repN_1_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    46.335 r  game/u2/u3/mem_i_15/O
                         net (fo=1040, routed)        2.932    49.267    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPRA1
    SLICE_X30Y69         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    49.391 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    49.391    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPO1
    SLICE_X30Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    49.605 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/F7.DP/O
                         net (fo=1, routed)           1.488    51.093    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.297    51.390 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143/O
                         net (fo=1, routed)           0.000    51.390    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    51.602 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    51.602    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62_n_0
    SLICE_X31Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    51.696 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.313    53.010    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.316    53.326 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    53.326    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    53.538 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.864    54.401    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.299    54.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0/O
                         net (fo=1, routed)           0.299    55.000    game/u2/u3/value
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    55.124 r  game/u2/u3/collision[7]_i_2/O
                         net (fo=8, routed)           0.512    55.636    game/u2/u3/collision[7]_i_2_n_0
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.435    51.435    game/u2/u3/clk_out1
    SLICE_X40Y28         FDRE                                         r  game/u2/u3/collision_reg[7]/C
                         clock pessimism              0.000    51.435    
                         clock uncertainty           -0.212    51.223    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    51.018    game/u2/u3/collision_reg[7]
  -------------------------------------------------------------------
                         required time                         51.018    
                         arrival time                         -55.636    
  -------------------------------------------------------------------
                         slack                                 -4.617    

Slack (VIOLATED) :        -4.470ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/collision_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        10.408ns  (logic 2.472ns (23.750%)  route 7.936ns (76.250%))
  Logic Levels:           10  (LUT6=5 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 51.428 - 50.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 45.073 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.552    45.073    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    45.529 r  state_module/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=3, routed)           0.681    46.211    game/u2/u3/state_OBUF[0]_repN_1_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    46.335 r  game/u2/u3/mem_i_15/O
                         net (fo=1040, routed)        2.932    49.267    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPRA1
    SLICE_X30Y69         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    49.391 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    49.391    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPO1
    SLICE_X30Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    49.605 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/F7.DP/O
                         net (fo=1, routed)           1.488    51.093    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.297    51.390 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143/O
                         net (fo=1, routed)           0.000    51.390    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    51.602 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    51.602    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62_n_0
    SLICE_X31Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    51.696 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.313    53.010    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.316    53.326 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    53.326    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    53.538 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.864    54.401    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.299    54.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0/O
                         net (fo=1, routed)           0.299    55.000    game/u2/u3/value
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    55.124 r  game/u2/u3/collision[7]_i_2/O
                         net (fo=8, routed)           0.358    55.482    game/u2/u3/collision[7]_i_2_n_0
    SLICE_X37Y25         FDRE                                         r  game/u2/u3/collision_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.428    51.428    game/u2/u3/clk_out1
    SLICE_X37Y25         FDRE                                         r  game/u2/u3/collision_reg[5]/C
                         clock pessimism              0.000    51.428    
                         clock uncertainty           -0.212    51.216    
    SLICE_X37Y25         FDRE (Setup_fdre_C_CE)      -0.205    51.011    game/u2/u3/collision_reg[5]
  -------------------------------------------------------------------
                         required time                         51.011    
                         arrival time                         -55.482    
  -------------------------------------------------------------------
                         slack                                 -4.470    

Slack (VIOLATED) :        -4.465ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/collision_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        10.405ns  (logic 2.472ns (23.757%)  route 7.933ns (76.243%))
  Logic Levels:           10  (LUT6=5 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 51.430 - 50.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 45.073 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.552    45.073    state_module/I_clk100
    SLICE_X15Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    45.529 r  state_module/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=3, routed)           0.681    46.211    game/u2/u3/state_OBUF[0]_repN_1_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I1_O)        0.124    46.335 r  game/u2/u3/mem_i_15/O
                         net (fo=1040, routed)        2.932    49.267    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPRA1
    SLICE_X30Y69         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    49.391 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    49.391    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/DPO1
    SLICE_X30Y69         MUXF7 (Prop_muxf7_I1_O)      0.214    49.605 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0/F7.DP/O
                         net (fo=1, routed)           1.488    51.093    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_39936_40063_0_0_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I5_O)        0.297    51.390 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143/O
                         net (fo=1, routed)           0.000    51.390    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_143_n_0
    SLICE_X31Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    51.602 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62/O
                         net (fo=1, routed)           0.000    51.602    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_62_n_0
    SLICE_X31Y43         MUXF8 (Prop_muxf8_I1_O)      0.094    51.696 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.313    53.010    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_21_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.316    53.326 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    53.326    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_7_n_0
    SLICE_X37Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    53.538 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.864    54.401    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.299    54.700 r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0/O
                         net (fo=1, routed)           0.299    55.000    game/u2/u3/value
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    55.124 r  game/u2/u3/collision[7]_i_2/O
                         net (fo=8, routed)           0.355    55.478    game/u2/u3/collision[7]_i_2_n_0
    SLICE_X37Y26         FDRE                                         r  game/u2/u3/collision_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.430    51.430    game/u2/u3/clk_out1
    SLICE_X37Y26         FDRE                                         r  game/u2/u3/collision_reg[0]/C
                         clock pessimism              0.000    51.430    
                         clock uncertainty           -0.212    51.218    
    SLICE_X37Y26         FDRE (Setup_fdre_C_CE)      -0.205    51.013    game/u2/u3/collision_reg[0]
  -------------------------------------------------------------------
                         required time                         51.013    
                         arrival time                         -55.478    
  -------------------------------------------------------------------
                         slack                                 -4.465    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/snake_length_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        5.643ns  (logic 0.932ns (16.516%)  route 4.711ns (83.484%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 45.070 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.549    45.070    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456    45.526 f  state_module/FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          2.215    47.741    state_module/state_OBUF[1]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.150    47.891 r  state_module/snake_length[6]_i_3/O
                         net (fo=5, routed)           1.110    49.001    game/u0/game_state117_out
    SLICE_X44Y37         LUT4 (Prop_lut4_I3_O)        0.326    49.327 r  game/u0/snake_length[6]_i_1/O
                         net (fo=18, routed)          1.386    50.713    game/u0_n_2
    SLICE_X39Y53         FDRE                                         r  game/snake_length_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.435    51.435    game/clk_25m
    SLICE_X39Y53         FDRE                                         r  game/snake_length_reg[18]/C
                         clock pessimism              0.000    51.435    
                         clock uncertainty           -0.212    51.223    
    SLICE_X39Y53         FDRE (Setup_fdre_C_CE)      -0.205    51.018    game/snake_length_reg[18]
  -------------------------------------------------------------------
                         required time                         51.018    
                         arrival time                         -50.713    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 state_module/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/snake_length_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - I_clk100 rise@40.000ns)
  Data Path Delay:        5.643ns  (logic 0.932ns (16.516%)  route 4.711ns (83.484%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 51.435 - 50.000 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 45.070 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    40.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.549    45.070    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456    45.526 f  state_module/FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          2.215    47.741    state_module/state_OBUF[1]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.150    47.891 r  state_module/snake_length[6]_i_3/O
                         net (fo=5, routed)           1.110    49.001    game/u0/game_state117_out
    SLICE_X44Y37         LUT4 (Prop_lut4_I3_O)        0.326    49.327 r  game/u0/snake_length[6]_i_1/O
                         net (fo=18, routed)          1.386    50.713    game/u0_n_2
    SLICE_X39Y53         FDRE                                         r  game/snake_length_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.435    51.435    game/clk_25m
    SLICE_X39Y53         FDRE                                         r  game/snake_length_reg[19]/C
                         clock pessimism              0.000    51.435    
                         clock uncertainty           -0.212    51.223    
    SLICE_X39Y53         FDRE (Setup_fdre_C_CE)      -0.205    51.018    game/snake_length_reg[19]
  -------------------------------------------------------------------
                         required time                         51.018    
                         arrival time                         -50.713    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 state_module/en_game_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/beg_game_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.226%)  route 0.327ns (63.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.560     1.443    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/en_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  state_module/en_game_reg/Q
                         net (fo=5, routed)           0.327     1.912    game/en_game
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.957 r  game/beg_game_i_1/O
                         net (fo=1, routed)           0.000     1.957    game/beg_game_i_1_n_0
    SLICE_X44Y36         FDRE                                         r  game/beg_game_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.829     0.829    game/clk_25m
    SLICE_X44Y36         FDRE                                         r  game/beg_game_reg/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.212     1.041    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.091     1.132    game/beg_game_reg
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 state_module/en_game_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.555%)  route 0.385ns (67.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.560     1.443    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/en_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_module/en_game_reg/Q
                         net (fo=5, routed)           0.385     1.969    game/u2/u3/en_game
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.045     2.014 r  game/u2/u3/game_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.014    game/u2_n_18
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.828     0.828    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.212     1.040    
    SLICE_X44Y34         FDSE (Hold_fdse_C_D)         0.091     1.131    game/game_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 state_module/dif_set_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/snake_length_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.187ns (28.646%)  route 0.466ns (71.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.560     1.443    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/dif_set_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_module/dif_set_reg[0]/Q
                         net (fo=8, routed)           0.466     2.050    game/u0/dif_set
    SLICE_X38Y48         LUT4 (Prop_lut4_I3_O)        0.046     2.096 r  game/u0/snake_length[2]_i_1/O
                         net (fo=1, routed)           0.000     2.096    game/u0_n_4
    SLICE_X38Y48         FDRE                                         r  game/snake_length_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.833     0.833    game/clk_25m
    SLICE_X38Y48         FDRE                                         r  game/snake_length_reg[2]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.045    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131     1.176    game/snake_length_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 state_module/en_game_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/game_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.231ns (37.668%)  route 0.382ns (62.332%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.560     1.443    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/en_game_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  state_module/en_game_reg/Q
                         net (fo=5, routed)           0.247     1.831    state_module/en_game
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.876 f  state_module/game_state[1]_i_2/O
                         net (fo=1, routed)           0.135     2.011    game/u2/u3/game_state_reg[1]_2
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.056 r  game/u2/u3/game_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.056    game/u2_n_0
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.827     0.827    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.212     1.039    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.091     1.130    game/game_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 state_module/dif_set_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/snake_length_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.536%)  route 0.466ns (71.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.560     1.443    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/dif_set_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  state_module/dif_set_reg[0]/Q
                         net (fo=8, routed)           0.466     2.050    game/u0/dif_set
    SLICE_X38Y48         LUT4 (Prop_lut4_I3_O)        0.045     2.095 r  game/u0/snake_length[1]_i_1/O
                         net (fo=1, routed)           0.000     2.095    game/u0_n_3
    SLICE_X38Y48         FDRE                                         r  game/snake_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.833     0.833    game/clk_25m
    SLICE_X38Y48         FDRE                                         r  game/snake_length_reg[1]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.045    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.165    game/snake_length_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 state_module/dif_set_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/snake_length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.185ns (25.280%)  route 0.547ns (74.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.560     1.443    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/dif_set_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  state_module/dif_set_reg[0]/Q
                         net (fo=8, routed)           0.547     2.131    game/u0/dif_set
    SLICE_X38Y48         LUT4 (Prop_lut4_I3_O)        0.044     2.175 r  game/u0/snake_length[6]_i_2/O
                         net (fo=1, routed)           0.000     2.175    game/u0_n_6
    SLICE_X38Y48         FDRE                                         r  game/snake_length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.833     0.833    game/clk_25m
    SLICE_X38Y48         FDRE                                         r  game/snake_length_reg[6]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.045    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131     1.176    game/snake_length_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 state_module/dif_set_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/snake_length_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.382%)  route 0.547ns (74.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.560     1.443    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/dif_set_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  state_module/dif_set_reg[0]/Q
                         net (fo=8, routed)           0.547     2.131    game/u0/dif_set
    SLICE_X38Y48         LUT4 (Prop_lut4_I3_O)        0.045     2.176 r  game/u0/snake_length[4]_i_1/O
                         net (fo=1, routed)           0.000     2.176    game/u0_n_5
    SLICE_X38Y48         FDRE                                         r  game/snake_length_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.833     0.833    game/clk_25m
    SLICE_X38Y48         FDRE                                         r  game/snake_length_reg[4]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.045    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121     1.166    game/snake_length_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.186ns (26.088%)  route 0.527ns (73.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.556     1.439    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          0.527     2.107    game/u2/u3/state_OBUF[0]
    SLICE_X33Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.152 r  game/u2/u3/mem_i_1/O
                         net (fo=2, routed)           0.000     2.152    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X33Y26         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.817     0.817    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X33Y26         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[15]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.212     1.029    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.092     1.121    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 state_module/FSM_onehot_state_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.682%)  route 0.599ns (76.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.553     1.436    state_module/I_clk100
    SLICE_X28Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  state_module/FSM_onehot_state_reg[2]_replica_1/Q
                         net (fo=7, routed)           0.152     1.730    game/u2/u3/state_OBUF[1]_repN_1_alias
    SLICE_X29Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.775 r  game/u2/u3/mem_i_12/O
                         net (fo=1040, routed)        0.447     2.222    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[4]
    SLICE_X31Y24         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.816     0.816    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X31Y24         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]_rep__10/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.212     1.028    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.055     1.083    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]_rep__10
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 state_module/FSM_onehot_state_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.547%)  route 0.639ns (77.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.556     1.439    state_module/I_clk100
    SLICE_X13Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  state_module/FSM_onehot_state_reg[2]_replica/Q
                         net (fo=3, routed)           0.108     1.688    game/u2/u3/state_OBUF[1]_repN_alias
    SLICE_X15Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.733 r  game/u2/u3/mem_i_11/O
                         net (fo=1040, routed)        0.531     2.264    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[5]
    SLICE_X13Y18         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.827     0.827    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X13Y18         FDRE                                         r  game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__2/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.212     1.039    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.060     1.099    game/u2/u3/mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  1.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.745ns,  Total Violation       -4.745ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.745ns  (required time - arrival time)
  Source:                 vga_display/prev_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u0/eat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        14.228ns  (logic 6.094ns (42.832%)  route 8.134ns (57.168%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 51.443 - 50.000 ) 
    Source Clock Delay      (SCD):    1.736ns = ( 41.736 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.736    41.736    vga_display/clk_out1
    SLICE_X41Y102        FDCE                                         r  vga_display/prev_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.456    42.192 r  vga_display/prev_x_reg[0]/Q
                         net (fo=18, routed)          2.511    44.703    game/u1/eat_reg_i_234[0]
    SLICE_X51Y32         LUT4 (Prop_lut4_I3_O)        0.124    44.827 r  game/u1/eat_i_243/O
                         net (fo=1, routed)           0.000    44.827    vga_display/eat_i_177_0[0]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.359 r  vga_display/eat_reg_i_234/CO[3]
                         net (fo=7, routed)           0.981    46.340    vga_display/game/u0/dis_x1
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.152    46.492 r  vga_display/eat_i_213/O
                         net (fo=1, routed)           0.000    46.492    vga_display/eat_i_213_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    46.962 r  vga_display/eat_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000    46.962    vga_display/eat_reg_i_167_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.184 r  vga_display/eat_reg_i_121/O[0]
                         net (fo=27, routed)          1.108    48.292    vga_display_n_204
    SLICE_X54Y42         LUT6 (Prop_lut6_I1_O)        0.299    48.591 r  eat_i_205/O
                         net (fo=2, routed)           0.837    49.428    eat_i_205_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    50.038 r  eat_reg_i_147/O[3]
                         net (fo=4, routed)           0.902    50.940    eat_reg_i_147_n_4
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.307    51.247 r  eat_i_93/O
                         net (fo=2, routed)           0.324    51.571    eat_i_93_n_0
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.124    51.695 r  eat_i_97/O
                         net (fo=1, routed)           0.000    51.695    eat_i_97_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.071 r  eat_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.071    eat_reg_i_51_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.290 r  eat_reg_i_35/O[0]
                         net (fo=1, routed)           0.600    52.890    u0/C[11]
    SLICE_X51Y50         LUT2 (Prop_lut2_I1_O)        0.295    53.185 r  eat_i_23/O
                         net (fo=1, routed)           0.000    53.185    eat_i_23_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.735 r  eat_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    53.735    eat_reg_i_11_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.974 r  eat_reg_i_4/O[2]
                         net (fo=1, routed)           0.586    54.559    eat_reg_i_4_n_5
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.794    55.353 f  eat_reg_i_2/CO[1]
                         net (fo=1, routed)           0.286    55.639    game/u0/CO[0]
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.325    55.964 r  game/u0/eat_i_1/O
                         net (fo=1, routed)           0.000    55.964    game/u0/eat_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  game/u0/eat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.443    51.443    game/u0/clk_out1
    SLICE_X50Y51         FDRE                                         r  game/u0/eat_reg/C
                         clock pessimism              0.000    51.443    
                         clock uncertainty           -0.342    51.101    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.118    51.219    game/u0/eat_reg
  -------------------------------------------------------------------
                         required time                         51.219    
                         arrival time                         -55.964    
  -------------------------------------------------------------------
                         slack                                 -4.745    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        3.660ns  (logic 0.419ns (11.448%)  route 3.241ns (88.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 51.446 - 50.000 ) 
    Source Clock Delay      (SCD):    1.536ns = ( 41.536 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.536    41.536    vga_display/clk_out1
    SLICE_X37Y72         FDCE                                         r  vga_display/prev_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDCE (Prop_fdce_C_Q)         0.419    41.955 r  vga_display/prev_y_reg[3]/Q
                         net (fo=25, routed)          3.241    45.196    game/u2/hand_y_reg[7]_0[3]
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.446    51.446    game/u2/clk_out1
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_y_reg[3]/C
                         clock pessimism              0.000    51.446    
                         clock uncertainty           -0.342    51.105    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.231    50.874    game/u2/hand_y_reg[3]
  -------------------------------------------------------------------
                         required time                         50.874    
                         arrival time                         -45.196    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 vga_display/prev_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        3.553ns  (logic 0.456ns (12.834%)  route 3.097ns (87.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 51.445 - 50.000 ) 
    Source Clock Delay      (SCD):    1.736ns = ( 41.736 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.736    41.736    vga_display/clk_out1
    SLICE_X41Y102        FDCE                                         r  vga_display/prev_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.456    42.192 r  vga_display/prev_x_reg[0]/Q
                         net (fo=18, routed)          3.097    45.290    game/u2/hand_x_reg[7]_0[0]
    SLICE_X33Y43         FDRE                                         r  game/u2/hand_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.445    51.445    game/u2/clk_out1
    SLICE_X33Y43         FDRE                                         r  game/u2/hand_x_reg[0]/C
                         clock pessimism              0.000    51.445    
                         clock uncertainty           -0.342    51.104    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)       -0.105    50.999    game/u2/hand_x_reg[0]
  -------------------------------------------------------------------
                         required time                         50.999    
                         arrival time                         -45.290    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 vga_display/prev_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        3.766ns  (logic 0.456ns (12.110%)  route 3.310ns (87.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 51.446 - 50.000 ) 
    Source Clock Delay      (SCD):    1.551ns = ( 41.551 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.551    41.551    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.456    42.007 r  vga_display/prev_x_reg[7]/Q
                         net (fo=21, routed)          3.310    45.317    game/u2/hand_x_reg[7]_0[7]
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.446    51.446    game/u2/clk_out1
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[7]/C
                         clock pessimism              0.000    51.446    
                         clock uncertainty           -0.342    51.105    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.061    51.044    game/u2/hand_x_reg[7]
  -------------------------------------------------------------------
                         required time                         51.044    
                         arrival time                         -45.317    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        3.105ns  (logic 0.419ns (13.493%)  route 2.686ns (86.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 51.448 - 50.000 ) 
    Source Clock Delay      (SCD):    1.533ns = ( 41.533 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.533    41.533    vga_display/clk_out1
    SLICE_X39Y75         FDCE                                         r  vga_display/prev_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.419    41.952 r  vga_display/prev_y_reg[5]/Q
                         net (fo=25, routed)          2.686    44.638    game/u2/hand_y_reg[7]_0[5]
    SLICE_X28Y47         FDRE                                         r  game/u2/hand_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.448    51.448    game/u2/clk_out1
    SLICE_X28Y47         FDRE                                         r  game/u2/hand_y_reg[5]/C
                         clock pessimism              0.000    51.448    
                         clock uncertainty           -0.342    51.107    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)       -0.242    50.865    game/u2/hand_y_reg[5]
  -------------------------------------------------------------------
                         required time                         50.865    
                         arrival time                         -44.638    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        3.036ns  (logic 0.456ns (15.019%)  route 2.580ns (84.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 51.444 - 50.000 ) 
    Source Clock Delay      (SCD):    1.552ns = ( 41.552 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.552    41.552    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.456    42.008 r  vga_display/prev_y_reg[1]/Q
                         net (fo=24, routed)          2.580    44.588    game/u2/hand_y_reg[7]_0[1]
    SLICE_X32Y42         FDRE                                         r  game/u2/hand_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.444    51.444    game/u2/clk_out1
    SLICE_X32Y42         FDRE                                         r  game/u2/hand_y_reg[1]/C
                         clock pessimism              0.000    51.444    
                         clock uncertainty           -0.342    51.103    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)       -0.081    51.022    game/u2/hand_y_reg[1]
  -------------------------------------------------------------------
                         required time                         51.022    
                         arrival time                         -44.588    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        3.046ns  (logic 0.456ns (14.971%)  route 2.590ns (85.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 51.447 - 50.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 41.553 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.553    41.553    vga_display/clk_out1
    SLICE_X37Y96         FDCE                                         r  vga_display/prev_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456    42.009 r  vga_display/prev_y_reg[0]/Q
                         net (fo=19, routed)          2.590    44.599    game/u2/hand_y_reg[7]_0[0]
    SLICE_X29Y44         FDRE                                         r  game/u2/hand_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447    51.447    game/u2/clk_out1
    SLICE_X29Y44         FDRE                                         r  game/u2/hand_y_reg[0]/C
                         clock pessimism              0.000    51.447    
                         clock uncertainty           -0.342    51.106    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.061    51.045    game/u2/hand_y_reg[0]
  -------------------------------------------------------------------
                         required time                         51.045    
                         arrival time                         -44.599    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 vga_display/prev_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        2.977ns  (logic 0.456ns (15.319%)  route 2.521ns (84.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 51.446 - 50.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 41.553 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.553    41.553    vga_display/clk_out1
    SLICE_X37Y96         FDCE                                         r  vga_display/prev_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456    42.009 r  vga_display/prev_x_reg[1]/Q
                         net (fo=23, routed)          2.521    44.530    game/u2/hand_x_reg[7]_0[1]
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.446    51.446    game/u2/clk_out1
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[1]/C
                         clock pessimism              0.000    51.446    
                         clock uncertainty           -0.342    51.105    
    SLICE_X29Y42         FDRE (Setup_fdre_C_D)       -0.067    51.038    game/u2/hand_x_reg[1]
  -------------------------------------------------------------------
                         required time                         51.038    
                         arrival time                         -44.530    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 vga_display/prev_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        2.716ns  (logic 0.419ns (15.428%)  route 2.297ns (84.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 51.447 - 50.000 ) 
    Source Clock Delay      (SCD):    1.543ns = ( 41.543 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.543    41.543    vga_display/clk_out1
    SLICE_X35Y82         FDCE                                         r  vga_display/prev_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.419    41.962 r  vga_display/prev_y_reg[4]/Q
                         net (fo=26, routed)          2.297    44.259    game/u2/hand_y_reg[7]_0[4]
    SLICE_X29Y44         FDRE                                         r  game/u2/hand_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.447    51.447    game/u2/clk_out1
    SLICE_X29Y44         FDRE                                         r  game/u2/hand_y_reg[4]/C
                         clock pessimism              0.000    51.447    
                         clock uncertainty           -0.342    51.106    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.277    50.829    game/u2/hand_y_reg[4]
  -------------------------------------------------------------------
                         required time                         50.829    
                         arrival time                         -44.259    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 vga_display/hand_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/game_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.962%)  route 2.234ns (76.038%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 51.441 - 50.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 41.547 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    41.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    38.238 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    39.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.547    41.547    vga_display/clk_out1
    SLICE_X44Y24         FDRE                                         r  vga_display/hand_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456    42.003 f  vga_display/hand_detected_reg/Q
                         net (fo=25, routed)          1.801    43.804    state_module/O_LED_OBUF[0]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124    43.928 f  state_module/game_state[1]_i_2/O
                         net (fo=1, routed)           0.433    44.361    game/u2/u3/game_state_reg[1]_2
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.124    44.485 r  game/u2/u3/game_state[1]_i_1/O
                         net (fo=1, routed)           0.000    44.485    game/u2_n_0
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    50.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457    51.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    48.328 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    49.909    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.441    51.441    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
                         clock pessimism              0.000    51.441    
                         clock uncertainty           -0.342    51.100    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.029    51.129    game/game_state_reg[1]
  -------------------------------------------------------------------
                         required time                         51.129    
                         arrival time                         -44.485    
  -------------------------------------------------------------------
                         slack                                  6.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_display/hand_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/game_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.209%)  route 0.651ns (77.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.551     0.551    vga_display/clk_out1
    SLICE_X44Y24         FDRE                                         r  vga_display/hand_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  vga_display/hand_detected_reg/Q
                         net (fo=25, routed)          0.651     1.343    game/u2/u3/game_state_reg[1]_3[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.388 r  game/u2/u3/game_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.388    game/u2_n_18
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.828     0.828    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.342     1.169    
    SLICE_X44Y34         FDSE (Hold_fdse_C_D)         0.091     1.260    game/game_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_display/prev_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.141ns (15.863%)  route 0.748ns (84.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.548     0.548    vga_display/clk_out1
    SLICE_X39Y75         FDCE                                         r  vga_display/prev_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  vga_display/prev_x_reg[5]/Q
                         net (fo=25, routed)          0.748     1.437    game/u2/hand_x_reg[7]_0[5]
    SLICE_X29Y44         FDRE                                         r  game/u2/hand_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.833     0.833    game/u2/clk_out1
    SLICE_X29Y44         FDRE                                         r  game/u2/hand_x_reg[5]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.342     1.174    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.066     1.240    game/u2/hand_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_display/prev_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.939%)  route 0.744ns (84.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.557     0.557    vga_display/clk_out1
    SLICE_X37Y86         FDCE                                         r  vga_display/prev_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  vga_display/prev_x_reg[2]/Q
                         net (fo=22, routed)          0.744     1.441    game/u2/hand_x_reg[7]_0[2]
    SLICE_X32Y42         FDRE                                         r  game/u2/hand_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.831     0.831    game/u2/clk_out1
    SLICE_X32Y42         FDRE                                         r  game/u2/hand_x_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.342     1.172    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.070     1.242    game/u2/hand_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga_display/prev_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.717%)  route 0.756ns (84.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.551     0.551    vga_display/clk_out1
    SLICE_X37Y72         FDCE                                         r  vga_display/prev_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  vga_display/prev_x_reg[3]/Q
                         net (fo=22, routed)          0.756     1.448    game/u2/hand_x_reg[7]_0[3]
    SLICE_X33Y43         FDRE                                         r  game/u2/hand_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.832     0.832    game/u2/clk_out1
    SLICE_X33Y43         FDRE                                         r  game/u2/hand_x_reg[3]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.342     1.173    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.059     1.232    game/u2/hand_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.128ns (14.779%)  route 0.738ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.557     0.557    vga_display/clk_out1
    SLICE_X37Y86         FDCE                                         r  vga_display/prev_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.128     0.685 r  vga_display/prev_y_reg[2]/Q
                         net (fo=25, routed)          0.738     1.423    game/u2/hand_y_reg[7]_0[2]
    SLICE_X32Y42         FDRE                                         r  game/u2/hand_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.831     0.831    game/u2/clk_out1
    SLICE_X32Y42         FDRE                                         r  game/u2/hand_y_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.342     1.172    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.016     1.188    game/u2/hand_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_display/prev_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.141ns (15.234%)  route 0.785ns (84.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  vga_display/prev_x_reg[6]/Q
                         net (fo=25, routed)          0.785     1.484    game/u2/hand_x_reg[7]_0[6]
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.832     0.832    game/u2/clk_out1
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[6]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.342     1.173    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.066     1.239    game/u2/hand_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.128ns (14.538%)  route 0.752ns (85.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.128     0.687 r  vga_display/prev_y_reg[7]/Q
                         net (fo=24, routed)          0.752     1.439    game/u2/hand_y_reg[7]_0[7]
    SLICE_X28Y47         FDRE                                         r  game/u2/hand_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.834     0.834    game/u2/clk_out1
    SLICE_X28Y47         FDRE                                         r  game/u2/hand_y_reg[7]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.342     1.175    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.017     1.192    game/u2/hand_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_display/hand_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/game_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.961%)  route 0.795ns (81.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.551     0.551    vga_display/clk_out1
    SLICE_X44Y24         FDRE                                         r  vga_display/hand_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  vga_display/hand_detected_reg/Q
                         net (fo=25, routed)          0.795     1.487    game/u2/u3/game_state_reg[1]_3[0]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.532 r  game/u2/u3/game_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.532    game/u2_n_0
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.827     0.827    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.342     1.168    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.091     1.259    game/game_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_display/prev_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.128ns (13.999%)  route 0.786ns (86.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.559     0.559    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.128     0.687 r  vga_display/prev_y_reg[6]/Q
                         net (fo=24, routed)          0.786     1.473    game/u2/hand_y_reg[7]_0[6]
    SLICE_X28Y47         FDRE                                         r  game/u2/hand_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.834     0.834    game/u2/clk_out1
    SLICE_X28Y47         FDRE                                         r  game/u2/hand_y_reg[6]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.342     1.175    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.013     1.188    game/u2/hand_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 vga_display/prev_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game/u2/hand_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.141ns (13.145%)  route 0.932ns (86.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.554     0.554    vga_display/clk_out1
    SLICE_X35Y82         FDCE                                         r  vga_display/prev_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  vga_display/prev_x_reg[4]/Q
                         net (fo=23, routed)          0.932     1.626    game/u2/hand_x_reg[7]_0[4]
    SLICE_X29Y44         FDRE                                         r  game/u2/hand_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.833     0.833    game/u2/clk_out1
    SLICE_X29Y44         FDRE                                         r  game/u2/hand_x_reg[4]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.342     1.174    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.070     1.244    game/u2/hand_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I_clk100
  To Clock:  I_OV7670_PCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/dout_red_reg[1]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        7.347ns  (logic 0.580ns (7.895%)  route 6.767ns (92.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 44.765 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.635    42.502    capture/AR[0]
    SLICE_X33Y80         FDCE                                         f  capture/dout_red_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.424    44.765    capture/CLK
    SLICE_X33Y80         FDCE                                         r  capture/dout_red_reg[1]/C
                         clock pessimism              0.000    44.765    
                         clock uncertainty           -0.035    44.730    
    SLICE_X33Y80         FDCE (Recov_fdce_C_CLR)     -0.405    44.325    capture/dout_red_reg[1]
  -------------------------------------------------------------------
                         required time                         44.325    
                         arrival time                         -42.502    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/dout_blue_reg[1]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        7.019ns  (logic 0.580ns (8.263%)  route 6.439ns (91.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 44.768 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.307    42.175    capture/AR[0]
    SLICE_X33Y82         FDCE                                         f  capture/dout_blue_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.427    44.768    capture/CLK
    SLICE_X33Y82         FDCE                                         r  capture/dout_blue_reg[1]/C
                         clock pessimism              0.000    44.768    
                         clock uncertainty           -0.035    44.733    
    SLICE_X33Y82         FDCE (Recov_fdce_C_CLR)     -0.405    44.328    capture/dout_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         44.328    
                         arrival time                         -42.175    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/dout_red_reg[3]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        6.868ns  (logic 0.580ns (8.444%)  route 6.288ns (91.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 44.769 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.156    42.024    capture/AR[0]
    SLICE_X33Y83         FDCE                                         f  capture/dout_red_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.428    44.769    capture/CLK
    SLICE_X33Y83         FDCE                                         r  capture/dout_red_reg[3]/C
                         clock pessimism              0.000    44.769    
                         clock uncertainty           -0.035    44.734    
    SLICE_X33Y83         FDCE (Recov_fdce_C_CLR)     -0.405    44.329    capture/dout_red_reg[3]
  -------------------------------------------------------------------
                         required time                         44.329    
                         arrival time                         -42.024    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/d_latch_reg[8]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        6.766ns  (logic 0.580ns (8.572%)  route 6.186ns (91.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 44.779 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.054    41.921    capture/AR[0]
    SLICE_X13Y90         FDCE                                         f  capture/d_latch_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.438    44.779    capture/CLK
    SLICE_X13Y90         FDCE                                         r  capture/d_latch_reg[8]/C
                         clock pessimism              0.000    44.779    
                         clock uncertainty           -0.035    44.744    
    SLICE_X13Y90         FDCE (Recov_fdce_C_CLR)     -0.405    44.339    capture/d_latch_reg[8]
  -------------------------------------------------------------------
                         required time                         44.339    
                         arrival time                         -41.921    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/d_latch_reg[11]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        6.718ns  (logic 0.580ns (8.634%)  route 6.138ns (91.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 44.770 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.006    41.873    capture/AR[0]
    SLICE_X33Y84         FDCE                                         f  capture/d_latch_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.429    44.770    capture/CLK
    SLICE_X33Y84         FDCE                                         r  capture/d_latch_reg[11]/C
                         clock pessimism              0.000    44.770    
                         clock uncertainty           -0.035    44.735    
    SLICE_X33Y84         FDCE (Recov_fdce_C_CLR)     -0.405    44.330    capture/d_latch_reg[11]
  -------------------------------------------------------------------
                         required time                         44.330    
                         arrival time                         -41.873    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/d_latch_reg[3]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        6.715ns  (logic 0.580ns (8.637%)  route 6.135ns (91.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 44.771 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.003    41.871    capture/AR[0]
    SLICE_X33Y86         FDCE                                         f  capture/d_latch_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.430    44.771    capture/CLK
    SLICE_X33Y86         FDCE                                         r  capture/d_latch_reg[3]/C
                         clock pessimism              0.000    44.771    
                         clock uncertainty           -0.035    44.736    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.405    44.331    capture/d_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         44.331    
                         arrival time                         -41.871    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[10]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        6.681ns  (logic 0.580ns (8.681%)  route 6.101ns (91.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          1.969    41.836    capture/AR[0]
    SLICE_X15Y86         FDCE                                         f  capture/address_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.435    44.776    capture/CLK
    SLICE_X15Y86         FDCE                                         r  capture/address_reg[10]/C
                         clock pessimism              0.000    44.776    
                         clock uncertainty           -0.035    44.741    
    SLICE_X15Y86         FDCE (Recov_fdce_C_CLR)     -0.405    44.336    capture/address_reg[10]
  -------------------------------------------------------------------
                         required time                         44.336    
                         arrival time                         -41.836    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[11]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        6.681ns  (logic 0.580ns (8.681%)  route 6.101ns (91.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          1.969    41.836    capture/AR[0]
    SLICE_X15Y86         FDCE                                         f  capture/address_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.435    44.776    capture/CLK
    SLICE_X15Y86         FDCE                                         r  capture/address_reg[11]/C
                         clock pessimism              0.000    44.776    
                         clock uncertainty           -0.035    44.741    
    SLICE_X15Y86         FDCE (Recov_fdce_C_CLR)     -0.405    44.336    capture/address_reg[11]
  -------------------------------------------------------------------
                         required time                         44.336    
                         arrival time                         -41.836    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[8]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        6.681ns  (logic 0.580ns (8.681%)  route 6.101ns (91.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          1.969    41.836    capture/AR[0]
    SLICE_X15Y86         FDCE                                         f  capture/address_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.435    44.776    capture/CLK
    SLICE_X15Y86         FDCE                                         r  capture/address_reg[8]/C
                         clock pessimism              0.000    44.776    
                         clock uncertainty           -0.035    44.741    
    SLICE_X15Y86         FDCE (Recov_fdce_C_CLR)     -0.405    44.336    capture/address_reg[8]
  -------------------------------------------------------------------
                         required time                         44.336    
                         arrival time                         -41.836    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[9]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (I_OV7670_PCLK rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        6.681ns  (logic 0.580ns (8.681%)  route 6.101ns (91.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.132    39.743    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.124    39.867 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          1.969    41.836    capture/AR[0]
    SLICE_X15Y86         FDCE                                         f  capture/address_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                     40.000    40.000 r  
    M18                                               0.000    40.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000    40.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383    41.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.435    44.776    capture/CLK
    SLICE_X15Y86         FDCE                                         r  capture/address_reg[9]/C
                         clock pessimism              0.000    44.776    
                         clock uncertainty           -0.035    44.741    
    SLICE_X15Y86         FDCE (Recov_fdce_C_CLR)     -0.405    44.336    capture/address_reg[9]
  -------------------------------------------------------------------
                         required time                         44.336    
                         arrival time                         -41.836    
  -------------------------------------------------------------------
                         slack                                  2.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.037ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[0]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.186ns (7.563%)  route 2.273ns (92.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.416     3.935    capture/AR[0]
    SLICE_X11Y84         FDCE                                         f  capture/address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.954    capture/CLK
    SLICE_X11Y84         FDCE                                         r  capture/address_reg[0]/C
                         clock pessimism              0.000     1.954    
                         clock uncertainty            0.035     1.989    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.897    capture/address_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[1]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.186ns (7.563%)  route 2.273ns (92.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.416     3.935    capture/AR[0]
    SLICE_X11Y84         FDCE                                         f  capture/address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.827     1.954    capture/CLK
    SLICE_X11Y84         FDCE                                         r  capture/address_reg[1]/C
                         clock pessimism              0.000     1.954    
                         clock uncertainty            0.035     1.989    
    SLICE_X11Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.897    capture/address_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[2]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.186ns (7.436%)  route 2.315ns (92.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.458     3.976    capture/AR[0]
    SLICE_X11Y83         FDCE                                         f  capture/address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.826     1.953    capture/CLK
    SLICE_X11Y83         FDCE                                         r  capture/address_reg[2]/C
                         clock pessimism              0.000     1.953    
                         clock uncertainty            0.035     1.988    
    SLICE_X11Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.896    capture/address_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           3.976    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[3]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.186ns (7.436%)  route 2.315ns (92.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.458     3.976    capture/AR[0]
    SLICE_X11Y83         FDCE                                         f  capture/address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.826     1.953    capture/CLK
    SLICE_X11Y83         FDCE                                         r  capture/address_reg[3]/C
                         clock pessimism              0.000     1.953    
                         clock uncertainty            0.035     1.988    
    SLICE_X11Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.896    capture/address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           3.976    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.100ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/d_latch_reg[6]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.186ns (7.373%)  route 2.337ns (92.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.480     3.998    capture/AR[0]
    SLICE_X11Y85         FDCE                                         f  capture/d_latch_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.955    capture/CLK
    SLICE_X11Y85         FDCE                                         r  capture/d_latch_reg[6]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X11Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.898    capture/d_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           3.998    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/d_latch_reg[7]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.186ns (7.373%)  route 2.337ns (92.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.480     3.998    capture/AR[0]
    SLICE_X11Y85         FDCE                                         f  capture/d_latch_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.955    capture/CLK
    SLICE_X11Y85         FDCE                                         r  capture/d_latch_reg[7]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X11Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.898    capture/d_latch_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           3.998    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.228ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/d_latch_reg[5]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.186ns (7.008%)  route 2.468ns (92.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.611     4.129    capture/AR[0]
    SLICE_X9Y88          FDCE                                         f  capture/d_latch_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    capture/CLK
    SLICE_X9Y88          FDCE                                         r  capture/d_latch_reg[5]/C
                         clock pessimism              0.000     1.958    
                         clock uncertainty            0.035     1.993    
    SLICE_X9Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.901    capture/d_latch_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           4.129    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.231ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[4]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.186ns (7.007%)  route 2.469ns (92.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.612     4.130    capture/AR[0]
    SLICE_X15Y85         FDCE                                         f  capture/address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.955    capture/CLK
    SLICE_X15Y85         FDCE                                         r  capture/address_reg[4]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X15Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.898    capture/address_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[5]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.186ns (7.007%)  route 2.469ns (92.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.612     4.130    capture/AR[0]
    SLICE_X15Y85         FDCE                                         f  capture/address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.955    capture/CLK
    SLICE_X15Y85         FDCE                                         r  capture/address_reg[5]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X15Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.898    capture/address_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            capture/address_reg[6]/CLR
                            (removal check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I_OV7670_PCLK rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.186ns (7.007%)  route 2.469ns (92.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         1.857     3.473    btn_debounce/resend
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     3.518 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          0.612     4.130    capture/AR[0]
    SLICE_X15Y85         FDCE                                         f  capture/address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.955    capture/CLK
    SLICE_X15Y85         FDCE                                         r  capture/address_reg[6]/C
                         clock pessimism              0.000     1.955    
                         clock uncertainty            0.035     1.990    
    SLICE_X15Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.898    capture/address_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  2.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I_clk100
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.872ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_x_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.669ns  (logic 0.456ns (8.043%)  route 5.213ns (91.957%))
  Logic Levels:           0  
  Clock Path Skew:        -3.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         5.213    40.825    vga_display/resend
    SLICE_X41Y102        FDCE                                         f  vga_display/prev_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.610    41.610    vga_display/clk_out1
    SLICE_X41Y102        FDCE                                         r  vga_display/prev_x_reg[0]/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.202    41.408    
    SLICE_X41Y102        FDCE (Recov_fdce_C_CLR)     -0.405    41.003    vga_display/prev_x_reg[0]
  -------------------------------------------------------------------
                         required time                         41.003    
                         arrival time                         -40.825    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_x_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.329ns  (logic 0.456ns (8.557%)  route 4.873ns (91.443%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.873    40.484    vga_display/resend
    SLICE_X36Y60         FDCE                                         f  vga_display/prev_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.433    41.433    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_x_reg[6]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.202    41.231    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405    40.826    vga_display/prev_x_reg[6]
  -------------------------------------------------------------------
                         required time                         40.826    
                         arrival time                         -40.484    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_x_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.329ns  (logic 0.456ns (8.557%)  route 4.873ns (91.443%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.873    40.484    vga_display/resend
    SLICE_X36Y60         FDCE                                         f  vga_display/prev_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.433    41.433    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_x_reg[7]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.202    41.231    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405    40.826    vga_display/prev_x_reg[7]
  -------------------------------------------------------------------
                         required time                         40.826    
                         arrival time                         -40.484    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_y_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.329ns  (logic 0.456ns (8.557%)  route 4.873ns (91.443%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.873    40.484    vga_display/resend
    SLICE_X36Y60         FDCE                                         f  vga_display/prev_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.433    41.433    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[6]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.202    41.231    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405    40.826    vga_display/prev_y_reg[6]
  -------------------------------------------------------------------
                         required time                         40.826    
                         arrival time                         -40.484    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_y_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.329ns  (logic 0.456ns (8.557%)  route 4.873ns (91.443%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.873    40.484    vga_display/resend
    SLICE_X36Y60         FDCE                                         f  vga_display/prev_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.433    41.433    vga_display/clk_out1
    SLICE_X36Y60         FDCE                                         r  vga_display/prev_y_reg[7]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.202    41.231    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405    40.826    vga_display/prev_y_reg[7]
  -------------------------------------------------------------------
                         required time                         40.826    
                         arrival time                         -40.484    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.189ns  (logic 0.456ns (8.787%)  route 4.733ns (91.213%))
  Logic Levels:           0  
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.733    40.345    vga_display/resend
    SLICE_X37Y96         FDCE                                         f  vga_display/prev_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.435    41.435    vga_display/clk_out1
    SLICE_X37Y96         FDCE                                         r  vga_display/prev_x_reg[1]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.202    41.233    
    SLICE_X37Y96         FDCE (Recov_fdce_C_CLR)     -0.405    40.828    vga_display/prev_x_reg[1]
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                         -40.345    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.189ns  (logic 0.456ns (8.787%)  route 4.733ns (91.213%))
  Logic Levels:           0  
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.733    40.345    vga_display/resend
    SLICE_X37Y96         FDCE                                         f  vga_display/prev_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.435    41.435    vga_display/clk_out1
    SLICE_X37Y96         FDCE                                         r  vga_display/prev_y_reg[0]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.202    41.233    
    SLICE_X37Y96         FDCE (Recov_fdce_C_CLR)     -0.405    40.828    vga_display/prev_y_reg[0]
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                         -40.345    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.122ns  (logic 0.456ns (8.903%)  route 4.666ns (91.097%))
  Logic Levels:           0  
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.666    40.277    vga_display/resend
    SLICE_X35Y93         FDCE                                         f  vga_display/prev_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.434    41.434    vga_display/clk_out1
    SLICE_X35Y93         FDCE                                         r  vga_display/prev_y_reg[1]/C
                         clock pessimism              0.000    41.434    
                         clock uncertainty           -0.202    41.232    
    SLICE_X35Y93         FDCE (Recov_fdce_C_CLR)     -0.405    40.827    vga_display/prev_y_reg[1]
  -------------------------------------------------------------------
                         required time                         40.827    
                         arrival time                         -40.277    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.107ns  (logic 0.456ns (8.929%)  route 4.651ns (91.071%))
  Logic Levels:           0  
  Clock Path Skew:        -3.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.651    40.262    vga_display/resend
    SLICE_X37Y72         FDCE                                         f  vga_display/prev_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.421    41.421    vga_display/clk_out1
    SLICE_X37Y72         FDCE                                         r  vga_display/prev_x_reg[3]/C
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.202    41.219    
    SLICE_X37Y72         FDCE (Recov_fdce_C_CLR)     -0.405    40.814    vga_display/prev_x_reg[3]
  -------------------------------------------------------------------
                         required time                         40.814    
                         arrival time                         -40.262    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display/prev_y_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - I_clk100 rise@30.000ns)
  Data Path Delay:        5.107ns  (logic 0.456ns (8.929%)  route 4.651ns (91.071%))
  Logic Levels:           0  
  Clock Path Skew:        -3.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 35.155 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000    30.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.634    35.155    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456    35.611 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         4.651    40.262    vga_display/resend
    SLICE_X37Y72         FDCE                                         f  vga_display/prev_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455    41.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    38.322 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    39.909    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.421    41.421    vga_display/clk_out1
    SLICE_X37Y72         FDCE                                         r  vga_display/prev_y_reg[3]/C
                         clock pessimism              0.000    41.421    
                         clock uncertainty           -0.202    41.219    
    SLICE_X37Y72         FDCE (Recov_fdce_C_CLR)     -0.405    40.814    vga_display/prev_y_reg[3]
  -------------------------------------------------------------------
                         required time                         40.814    
                         arrival time                         -40.262    
  -------------------------------------------------------------------
                         slack                                  0.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC/LUT_INDEX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.484%)  route 0.256ns (64.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.256     1.872    IIC/resend
    SLICE_X2Y6           FDCE                                         f  IIC/LUT_INDEX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.866     0.866    IIC/clk_out1
    SLICE_X2Y6           FDCE                                         r  IIC/LUT_INDEX_reg[6]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.202     1.068    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.001    IIC/LUT_INDEX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC/LUT_INDEX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.484%)  route 0.256ns (64.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.256     1.872    IIC/resend
    SLICE_X2Y6           FDCE                                         f  IIC/LUT_INDEX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.866     0.866    IIC/clk_out1
    SLICE_X2Y6           FDCE                                         r  IIC/LUT_INDEX_reg[7]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.202     1.068    
    SLICE_X2Y6           FDCE (Remov_fdce_C_CLR)     -0.067     1.001    IIC/LUT_INDEX_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC/LUT_INDEX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.699%)  route 0.254ns (64.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.254     1.870    IIC/resend
    SLICE_X1Y7           FDCE                                         f  IIC/LUT_INDEX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.865     0.865    IIC/clk_out1
    SLICE_X1Y7           FDCE                                         r  IIC/LUT_INDEX_reg[0]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.202     1.067    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.092     0.975    IIC/LUT_INDEX_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC/LUT_INDEX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.699%)  route 0.254ns (64.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.254     1.870    IIC/resend
    SLICE_X1Y7           FDCE                                         f  IIC/LUT_INDEX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.865     0.865    IIC/clk_out1
    SLICE_X1Y7           FDCE                                         r  IIC/LUT_INDEX_reg[1]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.202     1.067    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.092     0.975    IIC/LUT_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC/LUT_INDEX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.699%)  route 0.254ns (64.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.254     1.870    IIC/resend
    SLICE_X1Y7           FDCE                                         f  IIC/LUT_INDEX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.865     0.865    IIC/clk_out1
    SLICE_X1Y7           FDCE                                         r  IIC/LUT_INDEX_reg[2]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.202     1.067    
    SLICE_X1Y7           FDCE (Remov_fdce_C_CLR)     -0.092     0.975    IIC/LUT_INDEX_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC/LUT_INDEX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.916%)  route 0.330ns (70.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.330     1.946    IIC/resend
    SLICE_X0Y9           FDCE                                         f  IIC/LUT_INDEX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.865     0.865    IIC/clk_out1
    SLICE_X0Y9           FDCE                                         r  IIC/LUT_INDEX_reg[3]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.202     1.067    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092     0.975    IIC/LUT_INDEX_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC/LUT_INDEX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.916%)  route 0.330ns (70.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.330     1.946    IIC/resend
    SLICE_X0Y9           FDCE                                         f  IIC/LUT_INDEX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.865     0.865    IIC/clk_out1
    SLICE_X0Y9           FDCE                                         r  IIC/LUT_INDEX_reg[4]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.202     1.067    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092     0.975    IIC/LUT_INDEX_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC/LUT_INDEX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.916%)  route 0.330ns (70.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.330     1.946    IIC/resend
    SLICE_X0Y9           FDCE                                         f  IIC/LUT_INDEX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.865     0.865    IIC/clk_out1
    SLICE_X0Y9           FDCE                                         r  IIC/LUT_INDEX_reg[5]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.202     1.067    
    SLICE_X0Y9           FDCE (Remov_fdce_C_CLR)     -0.092     0.975    IIC/LUT_INDEX_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hand_cordinate_debounce/prev_y_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.474%)  route 0.435ns (75.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.435     2.051    hand_cordinate_debounce/resend
    SLICE_X9Y2           FDCE                                         f  hand_cordinate_debounce/prev_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.837     0.837    hand_cordinate_debounce/clk_out1
    SLICE_X9Y2           FDCE                                         r  hand_cordinate_debounce/prev_y_reg[0]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X9Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.947    hand_cordinate_debounce/prev_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 btn_debounce/btout_reg/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hand_cordinate_debounce/prev_y_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - I_clk100 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.474%)  route 0.435ns (75.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    btn_debounce/I_clk100
    SLICE_X4Y7           FDRE                                         r  btn_debounce/btout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  btn_debounce/btout_reg/Q
                         net (fo=256, routed)         0.435     2.051    hand_cordinate_debounce/resend
    SLICE_X9Y2           FDCE                                         f  hand_cordinate_debounce/prev_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.837     0.837    hand_cordinate_debounce/clk_out1
    SLICE_X9Y2           FDCE                                         r  hand_cordinate_debounce/prev_y_reg[1]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X9Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.947    hand_cordinate_debounce/prev_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  1.105    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  I_clk100
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_module/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 3.970ns (57.524%)  route 2.932ns (42.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.549     5.070    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  state_module/FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          2.932     8.458    state_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.973 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.973    state[1]
    U15                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.145ns  (logic 3.965ns (64.513%)  route 2.181ns (35.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          2.181     7.713    state_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.222 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.222    state[0]
    W18                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_module/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.351ns (69.604%)  route 0.590ns (30.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.556     1.439    state_module/I_clk100
    SLICE_X15Y21         FDRE                                         r  state_module/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  state_module/FSM_onehot_state_reg[1]/Q
                         net (fo=40, routed)          0.590     2.170    state_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.380 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.380    state[0]
    W18                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_module/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.357ns (59.539%)  route 0.922ns (40.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.553     1.436    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  state_module/FSM_onehot_state_reg[2]/Q
                         net (fo=42, routed)          0.922     2.499    state_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.715 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.715    state[1]
    U15                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            O_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 3.965ns (46.904%)  route 4.488ns (53.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.559     1.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  game/game_state_reg[1]/Q
                         net (fo=51, routed)          4.488     6.504    O_LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.013 r  O_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.013    O_LED[3]
    V19                                                               r  O_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            O_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 3.957ns (47.088%)  route 4.446ns (52.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     1.575    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.560     1.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.456     2.016 r  game/game_state_reg[0]/Q
                         net (fo=47, routed)          4.446     6.463    O_LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     9.964 r  O_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.964    O_LED[2]
    U19                                                               r  O_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/game_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            O_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.080ns  (logic 1.343ns (43.614%)  route 1.736ns (56.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.560     0.560    game/clk_25m
    SLICE_X44Y34         FDSE                                         r  game/game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDSE (Prop_fdse_C_Q)         0.141     0.701 r  game/game_state_reg[0]/Q
                         net (fo=47, routed)          1.736     2.437    O_LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.639 r  O_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.639    O_LED[2]
    U19                                                               r  O_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/game_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            O_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.146ns  (logic 1.351ns (42.953%)  route 1.794ns (57.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.559     0.559    game/clk_25m
    SLICE_X43Y34         FDRE                                         r  game/game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  game/game_state_reg[1]/Q
                         net (fo=51, routed)          1.794     2.494    O_LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.704 r  O_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.704    O_LED[3]
    V19                                                               r  O_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_OV7670_XCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 3.615ns (44.055%)  route 4.591ns (55.945%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574    21.574    clk_div/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    18.238 f  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    19.904    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.000 f  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         2.924    22.924    O_OV7670_XCLK_OBUF
    M19                  OBUF (Prop_obuf_I_O)         3.519    26.443 f  O_OV7670_XCLK_OBUF_inst/O
                         net (fo=0)                   0.000    26.443    O_OV7670_XCLK
    M19                                                               f  O_OV7670_XCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/pixel_thresholding_satisfied/O_satisfy_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.815ns  (logic 8.366ns (38.350%)  route 13.449ns (61.650%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.587     1.587    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     2.469 r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.794     5.264    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[4]
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.388 r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.388    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X11Y67         MUXF7 (Prop_muxf7_I1_O)      0.245     5.633 r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.633    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X11Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     5.737 r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=9, routed)           3.363     9.100    vga_display/pixel_thresholding_satisfied/doutb[4]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[4]_P[0])
                                                      4.033    13.133 f  vga_display/pixel_thresholding_satisfied/Cr3/P[0]
                         net (fo=2, routed)           0.518    13.651    vga_display/pixel_thresholding_satisfied/Cr3_n_105
    SLICE_X53Y35         LUT1 (Prop_lut1_I0_O)        0.124    13.775 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_125/O
                         net (fo=1, routed)           1.072    14.848    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_125_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.443 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_94/CO[3]
                         net (fo=1, routed)           0.001    15.443    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_94_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.560 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000    15.560    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_74_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.677 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.677    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_72_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.896 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_75/O[0]
                         net (fo=3, routed)           1.532    17.429    vga_display/pixel_thresholding_satisfied/Cr3_2[0]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.321    17.750 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_43/O
                         net (fo=1, routed)           0.482    18.231    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_43_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602    18.833 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.833    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_11_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.947 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.947    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_12_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.169 f  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_32/O[0]
                         net (fo=1, routed)           0.799    19.968    vga_display/pixel_thresholding_satisfied/Cr[12]
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.299    20.267 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_9/O
                         net (fo=1, routed)           0.805    21.072    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_9_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.124    21.196 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_3/O
                         net (fo=1, routed)           1.394    22.590    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_3_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I0_O)        0.124    22.714 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_1/O
                         net (fo=2, routed)           0.689    23.402    vga_display/pixel_thresholding_satisfied/O_satisfy0
    SLICE_X31Y36         LDCE                                         r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/R_v_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.578ns  (logic 4.524ns (33.320%)  route 9.054ns (66.680%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.571     1.571    vga_display/clk_out1
    SLICE_X56Y4          FDCE                                         r  vga_display/R_v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDCE (Prop_fdce_C_Q)         0.478     2.049 r  vga_display/R_v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.913     2.962    vga_display/R_v_cnt_reg_n_0_[4]
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.295     3.257 r  vga_display/R_v_cnt[9]_i_3/O
                         net (fo=6, routed)           1.000     4.257    vga_display/R_v_cnt[9]_i_3_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I3_O)        0.124     4.381 f  vga_display/flag_i_1/O
                         net (fo=105, routed)         4.341     8.722    vga_display/p_0_in
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     8.846 r  vga_display/O_vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.800    11.647    O_vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    15.150 r  O_vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    15.150    O_vga_vsync
    R19                                                               r  O_vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/R_h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 4.077ns (44.137%)  route 5.160ns (55.863%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.637     1.637    vga_display/clk_out1
    SLICE_X58Y3          FDCE                                         r  vga_display/R_h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDCE (Prop_fdce_C_Q)         0.456     2.093 r  vga_display/R_h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.016     3.110    vga_display/R_h_cnt_reg_n_0_[9]
    SLICE_X58Y5          LUT5 (Prop_lut5_I3_O)        0.124     3.234 r  vga_display/O_vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.143     7.377    O_vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.873 r  O_vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.873    O_vga_hsync
    P19                                                               r  O_vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/pixel_thresholding_satisfied/O_satisfy_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 2.251ns (24.875%)  route 6.798ns (75.125%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 RAMB36E1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.784     1.784    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028     2.812 r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.877    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.302 r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=19, routed)          4.923     8.225    vga_display/pixel_thresholding_satisfied/doutb[10]
    SLICE_X29Y35         LUT4 (Prop_lut4_I3_O)        0.124     8.349 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_22/O
                         net (fo=1, routed)           0.000     8.349    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_22_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.899 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_7/CO[3]
                         net (fo=1, routed)           1.251    10.150    vga_display/pixel_thresholding_satisfied/O_satisfy21_in
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.274 f  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_2/O
                         net (fo=1, routed)           0.559    10.833    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_2_n_0
    SLICE_X31Y36         LDCE                                         f  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/SD_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_OV7670_SIOD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 4.747ns (52.991%)  route 4.211ns (47.009%))
  Logic Levels:           4  (LUT1=1 LUT6=1 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.629     1.629    IIC/sccb_sender/clk_out1
    SLICE_X1Y17          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419     2.048 r  IIC/sccb_sender/SD_COUNTER_reg[0]/Q
                         net (fo=34, routed)          2.139     4.187    IIC/sccb_sender/SD_COUNTER_reg[0]
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.296     4.483 r  IIC/sccb_sender/I_OV7670_SIOD_IOBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     4.483    IIC/sccb_sender/I_OV7670_SIOD_IOBUF_inst_i_4_n_0
    SLICE_X3Y21          MUXF7 (Prop_muxf7_I1_O)      0.217     4.700 r  IIC/sccb_sender/I_OV7670_SIOD_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     5.134    IIC/sccb_sender/SDO
    SLICE_X3Y21          LUT1 (Prop_lut1_I0_O)        0.299     5.433 f  IIC/sccb_sender/I_OV7670_SIOD_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.639     7.071    I_OV7670_SIOD_IOBUF_inst/T
    R18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    10.587 r  I_OV7670_SIOD_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.587    I_OV7670_SIOD
    R18                                                               r  I_OV7670_SIOD (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/SD_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_OV7670_SIOC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.353ns (51.386%)  route 4.118ns (48.614%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.629     1.629    IIC/sccb_sender/clk_out1
    SLICE_X1Y17          FDCE                                         r  IIC/sccb_sender/SD_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419     2.048 r  IIC/sccb_sender/SD_COUNTER_reg[0]/Q
                         net (fo=34, routed)          1.780     3.828    IIC/sccb_sender/SD_COUNTER_reg[0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I2_O)        0.296     4.124 r  IIC/sccb_sender/O_OV7670_SIOC_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.667     4.791    IIC/sccb_sender/I2C_SCLK22
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.124     4.915 r  IIC/sccb_sender/O_OV7670_SIOC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     6.587    O_OV7670_SIOC_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.514    10.101 r  O_OV7670_SIOC_OBUF_inst/O
                         net (fo=0)                   0.000    10.101    O_OV7670_SIOC
    P18                                                               r  O_OV7670_SIOC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hand_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.433ns  (logic 3.986ns (47.264%)  route 4.447ns (52.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.547     1.547    vga_display/clk_out1
    SLICE_X44Y24         FDRE                                         r  vga_display/hand_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  vga_display/hand_detected_reg/Q
                         net (fo=25, routed)          4.447     6.451    O_LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.980 r  O_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.980    O_LED[1]
    E19                                                               r  O_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/show_pixel_green_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 3.986ns (53.775%)  route 3.427ns (46.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.567     1.567    vga_display/clk_out1
    SLICE_X48Y38         FDCE                                         r  vga_display/show_pixel_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  vga_display/show_pixel_green_reg[3]/Q
                         net (fo=1, routed)           3.427     5.450    O_vga_green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.981 r  O_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.981    O_vga_green[3]
    D17                                                               r  O_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/show_pixel_blue_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 3.951ns (54.269%)  route 3.330ns (45.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     1.574    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.565     1.565    vga_display/clk_out1
    SLICE_X49Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.456     2.021 r  vga_display/show_pixel_blue_reg[0]/Q
                         net (fo=1, routed)           3.330     5.351    O_vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     8.846 r  O_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.846    O_vga_blue[0]
    N18                                                               r  O_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_OV7670_XCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.246ns (50.357%)  route 1.228ns (49.643%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.739     0.739    O_OV7670_XCLK_OBUF
    M19                  OBUF (Prop_obuf_I_O)         1.220     1.959 r  O_OV7670_XCLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.959    O_OV7670_XCLK
    M19                                                               r  O_OV7670_XCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/I2C_BIT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_OV7670_SIOD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.343ns (78.454%)  route 0.369ns (21.546%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.588     0.588    IIC/sccb_sender/clk_out1
    SLICE_X1Y18          FDPE                                         r  IIC/sccb_sender/I2C_BIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDPE (Prop_fdpe_C_Q)         0.141     0.729 r  IIC/sccb_sender/I2C_BIT_reg/Q
                         net (fo=2, routed)           0.369     1.097    I_OV7670_SIOD_IOBUF_inst/I
    R18                  OBUFT (Prop_obuft_I_O)       1.202     2.299 r  I_OV7670_SIOD_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.299    I_OV7670_SIOD
    R18                                                               r  I_OV7670_SIOD (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/Config_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.347ns (72.658%)  route 0.507ns (27.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.591     0.591    IIC/clk_out1
    SLICE_X0Y14          FDCE                                         r  IIC/Config_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  IIC/Config_Done_reg/Q
                         net (fo=1, routed)           0.507     1.238    O_LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.444 r  O_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.444    O_LED[0]
    U16                                                               r  O_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IIC/sccb_sender/SCLK_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_OV7670_SIOC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.401ns (71.163%)  route 0.568ns (28.837%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.587     0.587    IIC/sccb_sender/clk_out1
    SLICE_X1Y19          FDPE                                         r  IIC/sccb_sender/SCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDPE (Prop_fdpe_C_Q)         0.141     0.728 r  IIC/sccb_sender/SCLK_reg/Q
                         net (fo=2, routed)           0.225     0.953    IIC/sccb_sender/SCLK_reg_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  IIC/sccb_sender/O_OV7670_SIOC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     1.340    O_OV7670_SIOC_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.215     2.555 r  O_OV7670_SIOC_OBUF_inst/O
                         net (fo=0)                   0.000     2.555    O_OV7670_SIOC
    P18                                                               r  O_OV7670_SIOC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display/pixel_thresholding_satisfied/O_satisfy_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 0.474ns (22.462%)  route 1.636ns (77.538%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 MUXF8=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.558     0.558    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y67         FDRE                                         r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=9, routed)           0.204     0.903    u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X9Y69          MUXF8 (Prop_muxf8_S_O)       0.080     0.983 f  u_frame_buffer2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=11, routed)          0.931     1.914    vga_display/pixel_thresholding_satisfied/doutb[3]
    SLICE_X29Y37         LUT4 (Prop_lut4_I1_O)        0.116     2.030 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_24/O
                         net (fo=1, routed)           0.000     2.030    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_24_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.122 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_8/CO[3]
                         net (fo=1, routed)           0.303     2.424    vga_display/pixel_thresholding_satisfied/O_satisfy2
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045     2.469 f  vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_2/O
                         net (fo=1, routed)           0.198     2.668    vga_display/pixel_thresholding_satisfied/O_satisfy_reg_i_2_n_0
    SLICE_X31Y36         LDCE                                         f  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/show_pixel_red_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.366ns (60.692%)  route 0.885ns (39.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.561     0.561    vga_display/clk_out1
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  vga_display/show_pixel_red_reg[2]/Q
                         net (fo=1, routed)           0.885     1.586    O_vga_red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.811 r  O_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.811    O_vga_red[2]
    J19                                                               r  O_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/show_pixel_red_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.361ns (58.737%)  route 0.956ns (41.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.561     0.561    vga_display/clk_out1
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  vga_display/show_pixel_red_reg[1]/Q
                         net (fo=1, routed)           0.956     1.658    O_vga_red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.878 r  O_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.878    O_vga_red[1]
    H19                                                               r  O_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/show_pixel_red_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.366ns (57.722%)  route 1.000ns (42.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.561     0.561    vga_display/clk_out1
    SLICE_X47Y37         FDCE                                         r  vga_display/show_pixel_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  vga_display/show_pixel_red_reg[0]/Q
                         net (fo=1, routed)           1.000     1.702    O_vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.927 r  O_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.927    O_vga_red[0]
    G19                                                               r  O_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/show_pixel_blue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.346ns (56.709%)  route 1.027ns (43.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.562     0.562    vga_display/clk_out1
    SLICE_X49Y35         FDCE                                         r  vga_display/show_pixel_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  vga_display/show_pixel_blue_reg[1]/Q
                         net (fo=1, routed)           1.027     1.730    O_vga_blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.934 r  O_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.934    O_vga_blue[1]
    L18                                                               r  O_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/show_pixel_green_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            O_vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.363ns (56.946%)  route 1.030ns (43.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.563     0.563    vga_display/clk_out1
    SLICE_X48Y37         FDCE                                         r  vga_display/show_pixel_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  vga_display/show_pixel_green_reg[0]/Q
                         net (fo=1, routed)           1.030     1.734    O_vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.956 r  O_vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.956    O_vga_green[0]
    J17                                                               r  O_vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/clk_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/clk_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.575     6.575    game/clk_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  game/clk_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    game/clk_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  game/clk_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    game/clk_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  game/clk_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/clk_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/clk_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    game/clk_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  game/clk_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    game/clk_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  game/clk_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    game/clk_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  game/clk_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.096ns (2.877%)  route 3.241ns (97.123%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.574     6.574    clk_div/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     3.238 f  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.666     4.904    clk_div/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_div/inst/clkf_buf/O
                         net (fo=1, routed)           1.574     6.574    clk_div/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.026ns (2.445%)  route 1.038ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.549     0.549    clk_div/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.063    -0.515 r  clk_div/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.489    -0.026    clk_div/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_div/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_div/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_div/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  I_OV7670_PCLK

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/dout_red_reg[1]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.995ns  (logic 1.562ns (22.324%)  route 5.433ns (77.676%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.635     6.995    capture/AR[0]
    SLICE_X33Y80         FDCE                                         f  capture/dout_red_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.424     4.765    capture/CLK
    SLICE_X33Y80         FDCE                                         r  capture/dout_red_reg[1]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/dout_blue_reg[1]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.668ns  (logic 1.562ns (23.421%)  route 5.106ns (76.579%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.307     6.668    capture/AR[0]
    SLICE_X33Y82         FDCE                                         f  capture/dout_blue_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.427     4.768    capture/CLK
    SLICE_X33Y82         FDCE                                         r  capture/dout_blue_reg[1]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/dout_red_reg[3]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.517ns  (logic 1.562ns (23.963%)  route 4.955ns (76.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.156     6.517    capture/AR[0]
    SLICE_X33Y83         FDCE                                         f  capture/dout_red_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.428     4.769    capture/CLK
    SLICE_X33Y83         FDCE                                         r  capture/dout_red_reg[3]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/d_latch_reg[0]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.562ns (24.346%)  route 4.853ns (75.654%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.054     6.414    capture/AR[0]
    SLICE_X12Y90         FDCE                                         f  capture/d_latch_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.438     4.779    capture/CLK
    SLICE_X12Y90         FDCE                                         r  capture/d_latch_reg[0]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/d_latch_reg[4]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.562ns (24.346%)  route 4.853ns (75.654%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.054     6.414    capture/AR[0]
    SLICE_X12Y90         FDCE                                         f  capture/d_latch_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.438     4.779    capture/CLK
    SLICE_X12Y90         FDCE                                         r  capture/d_latch_reg[4]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/d_latch_reg[8]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.414ns  (logic 1.562ns (24.346%)  route 4.853ns (75.654%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.054     6.414    capture/AR[0]
    SLICE_X13Y90         FDCE                                         f  capture/d_latch_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.438     4.779    capture/CLK
    SLICE_X13Y90         FDCE                                         r  capture/d_latch_reg[8]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/d_latch_reg[11]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.562ns (24.530%)  route 4.804ns (75.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.006     6.366    capture/AR[0]
    SLICE_X33Y84         FDCE                                         f  capture/d_latch_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.429     4.770    capture/CLK
    SLICE_X33Y84         FDCE                                         r  capture/d_latch_reg[11]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/d_latch_reg[3]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.364ns  (logic 1.562ns (24.540%)  route 4.802ns (75.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          2.003     6.364    capture/AR[0]
    SLICE_X33Y86         FDCE                                         f  capture/d_latch_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.430     4.771    capture/CLK
    SLICE_X33Y86         FDCE                                         r  capture/d_latch_reg[3]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/address_reg[10]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 1.562ns (24.672%)  route 4.768ns (75.328%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          1.969     6.329    capture/AR[0]
    SLICE_X15Y86         FDCE                                         f  capture/address_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.435     4.776    capture/CLK
    SLICE_X15Y86         FDCE                                         r  capture/address_reg[10]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/address_reg[11]/CLR
                            (recovery check against rising-edge clock I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 1.562ns (24.672%)  route 4.768ns (75.328%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           2.799     4.236    btn_debounce/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     4.360 f  btn_debounce/address[15]_i_1/O
                         net (fo=57, routed)          1.969     6.329    capture/AR[0]
    SLICE_X15Y86         FDCE                                         f  capture/address_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.251    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.342 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.435     4.776    capture/CLK
    SLICE_X15Y86         FDCE                                         r  capture/address_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_OV7670_D[5]
                            (input port)
  Destination:            capture/d_latch_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.217ns (17.748%)  route 1.003ns (82.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  I_OV7670_D[5] (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_D[5]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  I_OV7670_D_IBUF[5]_inst/O
                         net (fo=1, routed)           1.003     1.220    capture/D[5]
    SLICE_X9Y88          FDCE                                         r  capture/d_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    capture/CLK
    SLICE_X9Y88          FDCE                                         r  capture/d_latch_reg[5]/C

Slack:                    inf
  Source:                 I_OV7670_D[4]
                            (input port)
  Destination:            capture/d_latch_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.206ns (16.513%)  route 1.040ns (83.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  I_OV7670_D[4] (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_D[4]
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  I_OV7670_D_IBUF[4]_inst/O
                         net (fo=1, routed)           1.040     1.245    capture/D[4]
    SLICE_X12Y90         FDCE                                         r  capture/d_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.832     1.959    capture/CLK
    SLICE_X12Y90         FDCE                                         r  capture/d_latch_reg[4]/C

Slack:                    inf
  Source:                 I_OV7670_D[2]
                            (input port)
  Destination:            capture/d_latch_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.218ns (16.089%)  route 1.138ns (83.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  I_OV7670_D[2] (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_D[2]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  I_OV7670_D_IBUF[2]_inst/O
                         net (fo=1, routed)           1.138     1.356    capture/D[2]
    SLICE_X11Y89         FDCE                                         r  capture/d_latch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.831     1.958    capture/CLK
    SLICE_X11Y89         FDCE                                         r  capture/d_latch_reg[2]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/FSM_sequential_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.248ns (18.150%)  route 1.118ns (81.850%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           1.118     1.324    capture/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.042     1.366 r  capture/FSM_sequential_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.366    capture/FSM_sequential_present_state[1]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    capture/CLK
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[1]/C

Slack:                    inf
  Source:                 I_OV7670_VSYNC
                            (input port)
  Destination:            capture/FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.251ns (18.330%)  route 1.118ns (81.670%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  I_OV7670_VSYNC (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_VSYNC
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  I_OV7670_VSYNC_IBUF_inst/O
                         net (fo=3, routed)           1.118     1.324    capture/I_OV7670_VSYNC_IBUF
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.045     1.369 r  capture/FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.369    capture/FSM_sequential_present_state[0]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    capture/CLK
    SLICE_X3Y80          FDRE                                         r  capture/FSM_sequential_present_state_reg[0]/C

Slack:                    inf
  Source:                 I_OV7670_D[0]
                            (input port)
  Destination:            capture/d_latch_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.221ns (15.972%)  route 1.164ns (84.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  I_OV7670_D[0] (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_D[0]
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_OV7670_D_IBUF[0]_inst/O
                         net (fo=1, routed)           1.164     1.386    capture/D[0]
    SLICE_X12Y90         FDCE                                         r  capture/d_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.832     1.959    capture/CLK
    SLICE_X12Y90         FDCE                                         r  capture/d_latch_reg[0]/C

Slack:                    inf
  Source:                 I_OV7670_D[1]
                            (input port)
  Destination:            capture/d_latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.225ns (15.965%)  route 1.184ns (84.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  I_OV7670_D[1] (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_D[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  I_OV7670_D_IBUF[1]_inst/O
                         net (fo=1, routed)           1.184     1.409    capture/D[1]
    SLICE_X29Y84         FDCE                                         r  capture/d_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.825     1.951    capture/CLK
    SLICE_X29Y84         FDCE                                         r  capture/d_latch_reg[1]/C

Slack:                    inf
  Source:                 I_OV7670_D[6]
                            (input port)
  Destination:            capture/d_latch_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.244ns (16.793%)  route 1.209ns (83.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  I_OV7670_D[6] (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_D[6]
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  I_OV7670_D_IBUF[6]_inst/O
                         net (fo=1, routed)           1.209     1.453    capture/D[6]
    SLICE_X11Y85         FDCE                                         r  capture/d_latch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.955    capture/CLK
    SLICE_X11Y85         FDCE                                         r  capture/d_latch_reg[6]/C

Slack:                    inf
  Source:                 I_OV7670_D[7]
                            (input port)
  Destination:            capture/d_latch_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.250ns (16.384%)  route 1.275ns (83.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  I_OV7670_D[7] (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_D[7]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  I_OV7670_D_IBUF[7]_inst/O
                         net (fo=1, routed)           1.275     1.525    capture/D[7]
    SLICE_X11Y85         FDCE                                         r  capture/d_latch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.828     1.955    capture/CLK
    SLICE_X11Y85         FDCE                                         r  capture/d_latch_reg[7]/C

Slack:                    inf
  Source:                 I_OV7670_D[3]
                            (input port)
  Destination:            capture/d_latch_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by I_OV7670_PCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.238ns (14.516%)  route 1.401ns (85.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  I_OV7670_D[3] (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_D[3]
    B15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  I_OV7670_D_IBUF[3]_inst/O
                         net (fo=1, routed)           1.401     1.639    capture/D[3]
    SLICE_X33Y86         FDCE                                         r  capture/d_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_OV7670_PCLK rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  I_OV7670_PCLK (IN)
                         net (fo=0)                   0.000     0.000    I_OV7670_PCLK
    M18                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  I_OV7670_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.097    I_OV7670_PCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.126 r  I_OV7670_PCLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.824     1.951    capture/CLK
    SLICE_X33Y86         FDCE                                         r  capture/d_latch_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  I_clk100

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.098ns  (logic 1.575ns (19.452%)  route 6.523ns (80.548%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         5.647     7.098    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rsta
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.222 r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3/O
                         net (fo=2, routed)           0.876     8.098    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstreg_a
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.490     4.831    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.755ns  (logic 1.575ns (20.313%)  route 6.180ns (79.687%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         5.647     7.098    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rsta
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.222 r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3/O
                         net (fo=2, routed)           0.533     7.755    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstreg_a
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.488     4.829    game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  game/mem_for_vga/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.618ns  (logic 1.575ns (20.679%)  route 6.042ns (79.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         5.216     6.667    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rsta
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3/O
                         net (fo=2, routed)           0.826     7.618    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstreg_a
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.485     4.826    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.371ns  (logic 1.575ns (21.369%)  route 5.796ns (78.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         5.216     6.667    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rsta
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3/O
                         net (fo=2, routed)           0.580     7.371    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstreg_a
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.479     4.820    game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  game/mem_for_food_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.961ns  (logic 1.575ns (22.628%)  route 5.386ns (77.372%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         3.423     4.874    state_module/rst_IBUF
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124     4.998 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.964     6.961    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.441     4.782    state_module/I_clk100
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.961ns  (logic 1.575ns (22.628%)  route 5.386ns (77.372%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         3.423     4.874    state_module/rst_IBUF
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124     4.998 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.964     6.961    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.441     4.782    state_module/I_clk100
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.961ns  (logic 1.575ns (22.628%)  route 5.386ns (77.372%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         3.423     4.874    state_module/rst_IBUF
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124     4.998 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.964     6.961    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.441     4.782    state_module/I_clk100
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.961ns  (logic 1.575ns (22.628%)  route 5.386ns (77.372%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         3.423     4.874    state_module/rst_IBUF
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124     4.998 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.964     6.961    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.441     4.782    state_module/I_clk100
    SLICE_X54Y30         FDRE                                         r  state_module/cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 1.575ns (23.000%)  route 5.273ns (77.000%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         3.423     4.874    state_module/rst_IBUF
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124     4.998 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.851     6.849    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.447     4.788    state_module/I_clk100
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 1.575ns (23.000%)  route 5.273ns (77.000%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=302, routed)         3.423     4.874    state_module/rst_IBUF
    SLICE_X45Y33         LUT6 (Prop_lut6_I2_O)        0.124     4.998 r  state_module/cnt[31]_i_1/O
                         net (fo=32, routed)          1.851     6.849    state_module/cnt[31]_i_1_n_0
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.447     4.788    state_module/I_clk100
    SLICE_X54Y35         FDRE                                         r  state_module/cnt_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_btn
                            (input port)
  Destination:            btn_debounce/buf1_reg/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.210ns (32.469%)  route 0.436ns (67.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  I_btn (IN)
                         net (fo=0)                   0.000     0.000    I_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  I_btn_IBUF_inst/O
                         net (fo=1, routed)           0.436     0.645    btn_debounce/I_btn_IBUF
    SLICE_X4Y8           FDRE                                         r  btn_debounce/buf1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     1.990    btn_debounce/I_clk100
    SLICE_X4Y8           FDRE                                         r  btn_debounce/buf1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/dif_set_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.264ns (16.346%)  route 1.353ns (83.654%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=302, routed)         1.353     1.572    state_module/rst_IBUF
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.617 r  state_module/dif_set[0]_i_1/O
                         net (fo=1, routed)           0.000     1.617    state_module/dif_set[0]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  state_module/dif_set_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.829     1.956    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/dif_set_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/en_game_reg/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.264ns (16.336%)  route 1.354ns (83.664%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         1.354     1.573    state_module/rst_IBUF
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.618 r  state_module/en_game_i_1/O
                         net (fo=1, routed)           0.000     1.618    state_module/en_game_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  state_module/en_game_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.829     1.956    state_module/I_clk100
    SLICE_X45Y36         FDRE                                         r  state_module/en_game_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.270ns (13.770%)  route 1.693ns (86.230%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         1.185     1.404    state_module/rst_IBUF
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.051     1.455 r  state_module/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.508     1.963    state_module/FSM_onehot_state[0]_i_1_n_0
    SLICE_X28Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.820     1.947    state_module/I_clk100
    SLICE_X28Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/FSM_onehot_state_reg[2]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.023ns  (logic 0.264ns (13.069%)  route 1.759ns (86.931%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=302, routed)         1.185     1.404    state_module/rst_IBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.449 r  state_module/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.574     2.023    state_module/FSM_onehot_state[2]_i_1_n_0
    SLICE_X28Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.820     1.947    state_module/I_clk100
    SLICE_X28Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/FSM_onehot_state_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.264ns (12.766%)  route 1.806ns (87.234%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=302, routed)         1.338     1.558    state_module/rst_IBUF
    SLICE_X43Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.603 r  state_module/FSM_onehot_state[1]_i_1/O
                         net (fo=3, routed)           0.468     2.071    state_module/FSM_onehot_state[1]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.820     1.947    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[1]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.264ns (12.704%)  route 1.817ns (87.296%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=302, routed)         1.185     1.404    state_module/rst_IBUF
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.449 r  state_module/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.632     2.081    state_module/FSM_onehot_state[2]_i_1_n_0
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.820     1.947    state_module/I_clk100
    SLICE_X29Y22         FDRE                                         r  state_module/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/cnt2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.264ns (12.400%)  route 1.868ns (87.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         1.546     1.765    state_module/rst_IBUF
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  state_module/cnt2[0]_i_1/O
                         net (fo=32, routed)          0.322     2.132    state_module/cnt2[0]_i_1_n_0
    SLICE_X55Y36         FDRE                                         r  state_module/cnt2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     1.959    state_module/I_clk100
    SLICE_X55Y36         FDRE                                         r  state_module/cnt2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/cnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.264ns (12.400%)  route 1.868ns (87.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         1.546     1.765    state_module/rst_IBUF
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  state_module/cnt2[0]_i_1/O
                         net (fo=32, routed)          0.322     2.132    state_module/cnt2[0]_i_1_n_0
    SLICE_X55Y36         FDRE                                         r  state_module/cnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     1.959    state_module/I_clk100
    SLICE_X55Y36         FDRE                                         r  state_module/cnt2_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_module/cnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by I_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.264ns (12.400%)  route 1.868ns (87.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         1.546     1.765    state_module/rst_IBUF
    SLICE_X48Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  state_module/cnt2[0]_i_1/O
                         net (fo=32, routed)          0.322     2.132    state_module/cnt2[0]_i_1_n_0
    SLICE_X55Y36         FDRE                                         r  state_module/cnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock I_clk100 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_clk100 (IN)
                         net (fo=0)                   0.000     0.000    I_clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.832     1.959    state_module/I_clk100
    SLICE_X55Y36         FDRE                                         r  state_module/cnt2_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           424 Endpoints
Min Delay           424 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/last_x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.410ns  (logic 1.451ns (17.255%)  route 6.959ns (82.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         6.959     8.410    game/u2/rst_IBUF
    SLICE_X31Y41         FDCE                                         f  game/u2/last_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.444     1.444    game/u2/clk_out1
    SLICE_X31Y41         FDCE                                         r  game/u2/last_x_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/last_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.410ns  (logic 1.451ns (17.255%)  route 6.959ns (82.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         6.959     8.410    game/u2/rst_IBUF
    SLICE_X31Y41         FDCE                                         f  game/u2/last_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.444     1.444    game/u2/clk_out1
    SLICE_X31Y41         FDCE                                         r  game/u2/last_x_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/last_y_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.410ns  (logic 1.451ns (17.255%)  route 6.959ns (82.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         6.959     8.410    game/u2/rst_IBUF
    SLICE_X31Y41         FDCE                                         f  game/u2/last_y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.444     1.444    game/u2/clk_out1
    SLICE_X31Y41         FDCE                                         r  game/u2/last_y_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/hand_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.151ns  (logic 1.575ns (19.326%)  route 6.575ns (80.674%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         4.724     6.176    game/u2/rst_IBUF
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.300 r  game/u2/hand_y[7]_i_1/O
                         net (fo=16, routed)          1.851     8.151    game/u2/hand_x
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.446     1.446    game/u2/clk_out1
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/hand_x_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.151ns  (logic 1.575ns (19.326%)  route 6.575ns (80.674%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         4.724     6.176    game/u2/rst_IBUF
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.300 r  game/u2/hand_y[7]_i_1/O
                         net (fo=16, routed)          1.851     8.151    game/u2/hand_x
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.446     1.446    game/u2/clk_out1
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/hand_x_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.151ns  (logic 1.575ns (19.326%)  route 6.575ns (80.674%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         4.724     6.176    game/u2/rst_IBUF
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.300 r  game/u2/hand_y[7]_i_1/O
                         net (fo=16, routed)          1.851     8.151    game/u2/hand_x
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.446     1.446    game/u2/clk_out1
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_x_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/hand_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.151ns  (logic 1.575ns (19.326%)  route 6.575ns (80.674%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         4.724     6.176    game/u2/rst_IBUF
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.300 r  game/u2/hand_y[7]_i_1/O
                         net (fo=16, routed)          1.851     8.151    game/u2/hand_x
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.446     1.446    game/u2/clk_out1
    SLICE_X29Y42         FDRE                                         r  game/u2/hand_y_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u1/is_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.031ns  (logic 1.925ns (23.972%)  route 6.106ns (76.028%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         5.216     6.667    state_module/rst_IBUF
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.146     6.813 f  state_module/food_y[7]_i_1/O
                         net (fo=22, routed)          0.890     7.703    game/u1/RSTD
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.328     8.031 r  game/u1/is_ok_i_1/O
                         net (fo=1, routed)           0.000     8.031    game/u1/is_ok_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  game/u1/is_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.441     1.441    game/u1/clk_out1
    SLICE_X55Y19         FDRE                                         r  game/u1/is_ok_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u1/gen_suc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.019ns  (logic 1.925ns (24.007%)  route 6.094ns (75.993%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         5.216     6.667    state_module/rst_IBUF
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.146     6.813 f  state_module/food_y[7]_i_1/O
                         net (fo=22, routed)          0.878     7.691    game/u1/RSTD
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.328     8.019 r  game/u1/gen_suc_i_1/O
                         net (fo=1, routed)           0.000     8.019    game/u1/gen_suc_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  game/u1/gen_suc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.441     1.441    game/u1/clk_out1
    SLICE_X55Y19         FDRE                                         r  game/u1/gen_suc_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.009ns  (logic 1.451ns (18.121%)  route 6.557ns (81.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         6.557     8.009    game/u2/rst_IBUF
    SLICE_X38Y56         FDCE                                         f  game/u2/addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.457     1.457    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        1.435     1.435    game/u2/clk_out1
    SLICE_X38Y56         FDCE                                         r  game/u2/addr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.219ns (19.925%)  route 0.882ns (80.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         0.882     1.101    game/u2/u3/rst_IBUF
    SLICE_X28Y18         FDRE                                         r  game/u2/u3/recur_pos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.824     0.824    game/u2/u3/clk_out1
    SLICE_X28Y18         FDRE                                         r  game/u2/u3/recur_pos_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.219ns (19.925%)  route 0.882ns (80.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         0.882     1.101    game/u2/u3/rst_IBUF
    SLICE_X28Y18         FDRE                                         r  game/u2/u3/recur_pos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.824     0.824    game/u2/u3/clk_out1
    SLICE_X28Y18         FDRE                                         r  game/u2/u3/recur_pos_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.219ns (19.925%)  route 0.882ns (80.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         0.882     1.101    game/u2/u3/rst_IBUF
    SLICE_X28Y18         FDRE                                         r  game/u2/u3/recur_pos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.824     0.824    game/u2/u3/clk_out1
    SLICE_X28Y18         FDRE                                         r  game/u2/u3/recur_pos_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.219ns (19.925%)  route 0.882ns (80.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         0.882     1.101    game/u2/u3/rst_IBUF
    SLICE_X28Y18         FDRE                                         r  game/u2/u3/recur_pos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.824     0.824    game/u2/u3/clk_out1
    SLICE_X28Y18         FDRE                                         r  game/u2/u3/recur_pos_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.219ns (18.718%)  route 0.953ns (81.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         0.953     1.172    game/u2/u3/rst_IBUF
    SLICE_X28Y20         FDRE                                         r  game/u2/u3/recur_pos_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.822     0.822    game/u2/u3/clk_out1
    SLICE_X28Y20         FDRE                                         r  game/u2/u3/recur_pos_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.219ns (18.718%)  route 0.953ns (81.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         0.953     1.172    game/u2/u3/rst_IBUF
    SLICE_X28Y20         FDRE                                         r  game/u2/u3/recur_pos_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.822     0.822    game/u2/u3/clk_out1
    SLICE_X28Y20         FDRE                                         r  game/u2/u3/recur_pos_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.219ns (18.718%)  route 0.953ns (81.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         0.953     1.172    game/u2/u3/rst_IBUF
    SLICE_X28Y20         FDRE                                         r  game/u2/u3/recur_pos_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.822     0.822    game/u2/u3/clk_out1
    SLICE_X28Y20         FDRE                                         r  game/u2/u3/recur_pos_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.219ns (18.718%)  route 0.953ns (81.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         0.953     1.172    game/u2/u3/rst_IBUF
    SLICE_X28Y20         FDRE                                         r  game/u2/u3/recur_pos_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.822     0.822    game/u2/u3/clk_out1
    SLICE_X28Y20         FDRE                                         r  game/u2/u3/recur_pos_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.219ns (17.296%)  route 1.049ns (82.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         1.049     1.268    game/u2/u3/rst_IBUF
    SLICE_X28Y19         FDRE                                         r  game/u2/u3/recur_pos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.823     0.823    game/u2/u3/clk_out1
    SLICE_X28Y19         FDRE                                         r  game/u2/u3/recur_pos_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/u2/u3/recur_pos_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.219ns (17.296%)  route 1.049ns (82.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=302, routed)         1.049     1.268    game/u2/u3/rst_IBUF
    SLICE_X28Y19         FDRE                                         r  game/u2/u3/recur_pos_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.817     0.817    game/clk_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  game/clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    game/clk_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  game/clk_1/inst/clkout1_buf/O
                         net (fo=3917, routed)        0.823     0.823    game/u2/u3/clk_out1
    SLICE_X28Y19         FDRE                                         r  game/u2/u3/recur_pos_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line145/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.712ns  (logic 1.575ns (23.471%)  route 5.136ns (76.529%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         5.136     6.588    state_module/rst_IBUF
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.712 r  state_module/en1_i_1/O
                         net (fo=1, routed)           0.000     6.712    nolabel_line145/en1_reg_1
    SLICE_X55Y14         FDRE                                         r  nolabel_line145/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.447     1.447    nolabel_line145/clk_out1
    SLICE_X55Y14         FDRE                                         r  nolabel_line145/en1_reg/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/sum_x_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.601ns  (logic 0.709ns (12.658%)  route 4.892ns (87.342%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           1.156     1.715    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.150     1.865 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         3.736     5.601    vga_display/sum_y
    SLICE_X47Y2          FDCE                                         r  vga_display/sum_x_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.449     1.449    vga_display/clk_out1
    SLICE_X47Y2          FDCE                                         r  vga_display/sum_x_reg[27]/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/sum_x_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.601ns  (logic 0.709ns (12.658%)  route 4.892ns (87.342%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           1.156     1.715    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.150     1.865 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         3.736     5.601    vga_display/sum_y
    SLICE_X47Y2          FDCE                                         r  vga_display/sum_x_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.449     1.449    vga_display/clk_out1
    SLICE_X47Y2          FDCE                                         r  vga_display/sum_x_reg[28]/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/sum_x_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.311ns  (logic 0.709ns (13.349%)  route 4.602ns (86.651%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           1.156     1.715    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.150     1.865 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         3.446     5.311    vga_display/sum_y
    SLICE_X43Y0          FDCE                                         r  vga_display/sum_x_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.448     1.448    vga_display/clk_out1
    SLICE_X43Y0          FDCE                                         r  vga_display/sum_x_reg[31]/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/sum_x_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 0.709ns (13.385%)  route 4.588ns (86.615%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           1.156     1.715    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.150     1.865 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         3.432     5.297    vga_display/sum_y
    SLICE_X40Y0          FDCE                                         r  vga_display/sum_x_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.448     1.448    vga_display/clk_out1
    SLICE_X40Y0          FDCE                                         r  vga_display/sum_x_reg[30]/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/sum_x_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.294ns  (logic 0.709ns (13.393%)  route 4.585ns (86.607%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           1.156     1.715    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.150     1.865 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         3.429     5.294    vga_display/sum_y
    SLICE_X41Y0          FDCE                                         r  vga_display/sum_x_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.448     1.448    vga_display/clk_out1
    SLICE_X41Y0          FDCE                                         r  vga_display/sum_x_reg[29]/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/total_pixel_reg[1]_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 0.709ns (13.757%)  route 4.445ns (86.243%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           1.156     1.715    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.150     1.865 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         3.289     5.154    vga_display/sum_y
    SLICE_X41Y1          FDCE                                         r  vga_display/total_pixel_reg[1]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.448     1.448    vga_display/clk_out1
    SLICE_X41Y1          FDCE                                         r  vga_display/total_pixel_reg[1]_replica/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/total_pixel_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 0.709ns (13.863%)  route 4.405ns (86.137%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           1.156     1.715    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.150     1.865 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         3.249     5.114    vga_display/sum_y
    SLICE_X37Y2          FDCE                                         r  vga_display/total_pixel_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.446     1.446    vga_display/clk_out1
    SLICE_X37Y2          FDCE                                         r  vga_display/total_pixel_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line145/en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 1.575ns (31.194%)  route 3.475ns (68.806%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         3.475     4.926    game/rst_IBUF
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.050 r  game/en2_i_1/O
                         net (fo=1, routed)           0.000     5.050    nolabel_line145/en2_reg_3
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.446     1.446    nolabel_line145/clk_out1
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en2_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line145/en3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 1.575ns (31.264%)  route 3.463ns (68.736%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=302, routed)         3.463     4.915    state_module/rst_IBUF
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.039 r  state_module/en3_i_1/O
                         net (fo=1, routed)           0.000     5.039    nolabel_line145/en3_reg_9
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.455     1.455    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         1.446     1.446    nolabel_line145/clk_out1
    SLICE_X48Y36         FDRE                                         r  nolabel_line145/en3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.259ns (38.075%)  route 0.421ns (61.925%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  I_OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    I_OV7670_SIOD_IOBUF_inst/IO
    R18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  I_OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.421     0.635    IIC/sccb_sender/I_OV7670_SIOD_IBUF
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.680 r  IIC/sccb_sender/ACKR3_i_1/O
                         net (fo=1, routed)           0.000     0.680    IIC/sccb_sender/ACKR3_i_1_n_0
    SLICE_X0Y22          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.853     0.853    IIC/sccb_sender/clk_out1
    SLICE_X0Y22          FDPE                                         r  IIC/sccb_sender/ACKR3_reg/C

Slack:                    inf
  Source:                 I_OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKW3_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.259ns (33.751%)  route 0.508ns (66.249%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  I_OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    I_OV7670_SIOD_IOBUF_inst/IO
    R18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  I_OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.508     0.722    IIC/sccb_sender/I_OV7670_SIOD_IBUF
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.767 r  IIC/sccb_sender/ACKW3_i_1/O
                         net (fo=1, routed)           0.000     0.767    IIC/sccb_sender/ACKW3_i_1_n_0
    SLICE_X0Y19          FDPE                                         r  IIC/sccb_sender/ACKW3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.856     0.856    IIC/sccb_sender/clk_out1
    SLICE_X0Y19          FDPE                                         r  IIC/sccb_sender/ACKW3_reg/C

Slack:                    inf
  Source:                 I_OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKW2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.259ns (33.250%)  route 0.520ns (66.750%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  I_OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    I_OV7670_SIOD_IOBUF_inst/IO
    R18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  I_OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.520     0.733    IIC/sccb_sender/I_OV7670_SIOD_IBUF
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.045     0.778 r  IIC/sccb_sender/ACKW2_i_1/O
                         net (fo=1, routed)           0.000     0.778    IIC/sccb_sender/ACKW2_i_1_n_0
    SLICE_X0Y21          FDPE                                         r  IIC/sccb_sender/ACKW2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.854     0.854    IIC/sccb_sender/clk_out1
    SLICE_X0Y21          FDPE                                         r  IIC/sccb_sender/ACKW2_reg/C

Slack:                    inf
  Source:                 I_OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.259ns (29.610%)  route 0.615ns (70.390%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  I_OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    I_OV7670_SIOD_IOBUF_inst/IO
    R18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  I_OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.615     0.829    IIC/sccb_sender/I_OV7670_SIOD_IBUF
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.874 r  IIC/sccb_sender/ACKR1_i_1/O
                         net (fo=1, routed)           0.000     0.874    IIC/sccb_sender/ACKR1_i_1_n_0
    SLICE_X0Y22          FDPE                                         r  IIC/sccb_sender/ACKR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.853     0.853    IIC/sccb_sender/clk_out1
    SLICE_X0Y22          FDPE                                         r  IIC/sccb_sender/ACKR1_reg/C

Slack:                    inf
  Source:                 I_OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKR2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.259ns (29.485%)  route 0.619ns (70.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  I_OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    I_OV7670_SIOD_IOBUF_inst/IO
    R18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  I_OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.619     0.833    IIC/sccb_sender/I_OV7670_SIOD_IBUF
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  IIC/sccb_sender/ACKR2_i_1/O
                         net (fo=1, routed)           0.000     0.878    IIC/sccb_sender/ACKR2_i_1_n_0
    SLICE_X0Y22          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.853     0.853    IIC/sccb_sender/clk_out1
    SLICE_X0Y22          FDPE                                         r  IIC/sccb_sender/ACKR2_reg/C

Slack:                    inf
  Source:                 I_OV7670_SIOD
                            (input port)
  Destination:            IIC/sccb_sender/ACKW1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.259ns (28.159%)  route 0.660ns (71.841%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  I_OV7670_SIOD (INOUT)
                         net (fo=1, unset)            0.000     0.000    I_OV7670_SIOD_IOBUF_inst/IO
    R18                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  I_OV7670_SIOD_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.660     0.874    IIC/sccb_sender/I_OV7670_SIOD_IBUF
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.045     0.919 r  IIC/sccb_sender/ACKW1_i_1/O
                         net (fo=1, routed)           0.000     0.919    IIC/sccb_sender/ACKW1_i_1_n_0
    SLICE_X0Y20          FDPE                                         r  IIC/sccb_sender/ACKW1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.855     0.855    IIC/sccb_sender/clk_out1
    SLICE_X0Y20          FDPE                                         r  IIC/sccb_sender/ACKW1_reg/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/total_pixel_reg[1]_replica_1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.204ns (21.833%)  route 0.730ns (78.167%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           0.452     0.610    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.046     0.656 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         0.278     0.934    vga_display/sum_y
    SLICE_X31Y21         FDCE                                         r  vga_display/total_pixel_reg[1]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.820     0.820    vga_display/clk_out1
    SLICE_X31Y21         FDCE                                         r  vga_display/total_pixel_reg[1]_replica_1/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/sum_y_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.204ns (18.839%)  route 0.879ns (81.161%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           0.452     0.610    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.046     0.656 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         0.427     1.083    vga_display/sum_y
    SLICE_X35Y11         FDCE                                         r  vga_display/sum_y_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.829     0.829    vga_display/clk_out1
    SLICE_X35Y11         FDCE                                         r  vga_display/sum_y_reg[24]/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/sum_y_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.204ns (18.839%)  route 0.879ns (81.161%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           0.452     0.610    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.046     0.656 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         0.427     1.083    vga_display/sum_y
    SLICE_X35Y11         FDCE                                         r  vga_display/sum_y_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.829     0.829    vga_display/clk_out1
    SLICE_X35Y11         FDCE                                         r  vga_display/sum_y_reg[25]/C

Slack:                    inf
  Source:                 vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
                            (positive level-sensitive latch)
  Destination:            vga_display/sum_y_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.204ns (18.839%)  route 0.879ns (81.161%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         LDCE                         0.000     0.000 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/G
    SLICE_X31Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_display/pixel_thresholding_satisfied/O_satisfy_reg/Q
                         net (fo=1, routed)           0.452     0.610    vga_display/pixel_thresholding_satisfied/satisfy
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.046     0.656 r  vga_display/pixel_thresholding_satisfied/total_pixel[0]_i_1/O
                         net (fo=103, routed)         0.427     1.083    vga_display/sum_y
    SLICE_X35Y11         FDCE                                         r  vga_display/sum_y_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  I_clk100_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.816     0.816    clk_div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_div/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_div/inst/clkout1_buf/O
                         net (fo=340, routed)         0.829     0.829    vga_display/clk_out1
    SLICE_X35Y11         FDCE                                         r  vga_display/sum_y_reg[26]/C





