Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,39,60,89)              | (X1,Y2): (40,75,60,89)             
| (X0,Y1): (0,39,30,59)              | (X1,Y1): (40,75,30,59)             
| (X0,Y0): (0,39,0,29)               | (X1,Y0): (40,75,0,29)              
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 6           | 4        | 2            | 2           | 520      | 180      | 12      | 0       
| (X0,Y1)               | 4           | 6           | 4        | 2            | 2           | 610      | 210      | 12      | 0       
| (X0,Y2)               | 4           | 6           | 4        | 2            | 2           | 524      | 180      | 6       | 0       
| (X1,Y0)               | 4           | 6           | 4        | 2            | 2           | 450      | 150      | 6       | 10      
| (X1,Y1)               | 4           | 6           | 4        | 2            | 2           | 540      | 180      | 6       | 10      
| (X1,Y2)               | 4           | 6           | 4        | 2            | 2           | 630      | 210      | 6       | 10      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                            | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                 | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT2        | HCLK                  | CLK                  | clkbufg_3/gopclkbufg         | CLKOUT                | ntclkbufg_3         |  ---                            |  ---            | (74,74,47,57)            | (11,11,20,20)                | 4161            | 0                   
| u_GTP_IOCLKDELAY/opit_0                 | CLKOUT         | rx_clki_shft_bufg     | CLK                  | u_GTP_CLKBUFG/gopclkbufg     | CLKOUT                | rx_clki_clkbufg     |  ---                            |  ---            | (72,74,34,41)            |  ---                         | 461             | 0                   
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT3        | aclk_1                | CLK                  | clkbufg_2/gopclkbufg         | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            |  ---                     | (11,11,20,20)                | 356             | 0                   
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT1        | u_DDR3/pll_pclk       | CLK                  | clkbufg_1/gopclkbufg         | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            |  ---                     | (11,11,20,20)                | 159             | 0                   
| cmos_PLL/u_pll_e1/goppll                | CLKOUT1        | video_clk             | CLK                  | clkbufg_0/gopclkbufg         | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            |  ---                     |  ---                         | 78              | 0                   
| cmos_pclk_ibuf/opit_1                   | INCK           | _N43                  | CLK                  | cmos_pclkbufg/gopclkbufg     | CLKOUT                | cmos_pclk_g         |  ---                            |  ---            |  ---                     |  ---                         | 73              | 0                   
| cmos_PLL/u_pll_e1/goppll                | CLKOUT0        | cmos_xclk_w           | CLK                  | u_cmos_xclk/gopclkbufg       | CLKOUT                | nt_cmos_xclk        |  ---                            |  ---            | (72,72,55,55)            |  ---                         | 0               | 1                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                             | Source Pin     | Source-Load Net       | Clock Region Of Source Site     | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT2        | HCLK                  | (X0,Y0)                         | PLL_82_71           | 1                      | 0                          
| u_GTP_IOCLKDELAY/opit_0                 | CLKOUT         | rx_clki_shft_bufg     | (X1,Y1)                         | IOCKDLY_150_185     | 1                      | 0                          
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT3        | aclk_1                | (X0,Y0)                         | PLL_82_71           | 1                      | 0                          
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT1        | u_DDR3/pll_pclk       | (X0,Y0)                         | PLL_82_71           | 1                      | 0                          
| cmos_PLL/u_pll_e1/goppll                | CLKOUT1        | video_clk             | (X0,Y2)                         | PLL_82_319          | 1                      | 1                          
| cmos_pclk_ibuf/opit_1                   | INCK           | _N43                  | (X1,Y1)                         | IOL_151_173         | 1                      | 0                          
| cmos_PLL/u_pll_e1/goppll                | CLKOUT0        | cmos_xclk_w           | (X0,Y2)                         | PLL_82_319          | 1                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                            | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                                        | Buffer Output Pin     | Buffer-Load Net                                    | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate     | OUT                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01     |  ---                            |  ---            | (0,3,2,27)               | (17,17,13,13)                | 20              | 1                   
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate     | OUT                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_02     |  ---                            |  ---            | (1,3,37,43)              | (1,3,37,43)                  | 3               | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                             | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y0)                         | PLL_82_71       | 2                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                            | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                 | Buffer Output Pin     | Buffer-Load Net     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT2         | HCLK                  | CLK                  | clkbufg_3/gopclkbufg         | CLKOUT                | ntclkbufg_3         | USCM_74_104     | (74,74,47,57)            | (11,11,20,20)                | 4161            | 0                   
| u_GTP_IOCLKDELAY/opit_0                 | CLKOUT          | rx_clki_shft_bufg     | CLK                  | u_GTP_CLKBUFG/gopclkbufg     | CLKOUT                | rx_clki_clkbufg     | USCM_74_105     | (72,74,34,41)            |  ---                         | 461             | 0                   
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT3         | aclk_1                | CLK                  | clkbufg_2/gopclkbufg         | CLKOUT                | ntclkbufg_2         | USCM_74_106     |  ---                     | (11,11,20,20)                | 356             | 0                   
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT1         | u_DDR3/pll_pclk       | CLK                  | clkbufg_1/gopclkbufg         | CLKOUT                | ntclkbufg_1         | USCM_74_107     |  ---                     | (11,11,20,20)                | 159             | 0                   
| cmos_PLL/u_pll_e1/goppll                | CLKOUT1         | video_clk             | CLK                  | clkbufg_0/gopclkbufg         | CLKOUT                | ntclkbufg_0         | USCM_74_108     |  ---                     |  ---                         | 78              | 0                   
| cmos_pclk_ibuf/opit_1                   | INCK            | _N43                  | CLK                  | cmos_pclkbufg/gopclkbufg     | CLKOUT                | cmos_pclk_g         | USCM_74_109     |  ---                     |  ---                         | 73              | 0                   
| cmos_PLL/u_pll_e1/goppll                | CLKOUT0         | cmos_xclk_w           | CLK                  | u_cmos_xclk/gopclkbufg       | CLKOUT                | nt_cmos_xclk        | USCM_74_110     | (72,72,55,55)            |  ---                         | 0               | 1                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                             | Source  Pin     | Source-Load Net       | Source Site         | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT2         | HCLK                  | PLL_82_71           | 1                      | 0                          
| u_GTP_IOCLKDELAY/opit_0                 | CLKOUT          | rx_clki_shft_bufg     | IOCKDLY_150_185     | 1                      | 0                          
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT3         | aclk_1                | PLL_82_71           | 1                      | 0                          
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT1         | u_DDR3/pll_pclk       | PLL_82_71           | 1                      | 0                          
| cmos_PLL/u_pll_e1/goppll                | CLKOUT1         | video_clk             | PLL_82_319          | 1                      | 1                          
| cmos_pclk_ibuf/opit_1                   | INCK            | _N43                  | IOL_151_173         | 1                      | 0                          
| cmos_PLL/u_pll_e1/goppll                | CLKOUT0         | cmos_xclk_w           | PLL_82_319          | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                            | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                                        | Buffer Output Pin     | Buffer-Load Net                                    | Buffer Site        | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate     | OUT                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01     | IOCKGATE_6_56      | (0,3,2,27)               | (17,17,13,13)                | 20              | 1                   
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate     | OUT                   | u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_02     | IOCKGATE_6_181     | (1,3,37,43)              | (1,3,37,43)                  | 3               | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                             | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_DDR3/u_pll_50_400/u_pll_e1/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_82_71       | 2                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------+

