

================================================================
== Vivado HLS Report for 'xts_aes_process_bloc'
================================================================
* Date:           Sat Dec 18 12:10:22 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.498|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1541|  2568|  1541|  2568|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+------+------+------+------+---------+
        |                          |               |   Latency   |   Interval  | Pipeline|
        |         Instance         |     Module    |  min |  max |  min |  max |   Type  |
        +--------------------------+---------------+------+------+------+------+---------+
        |grp_aes_process_2_fu_122  |aes_process_2  |  1474|  2501|  1474|  2501|   none  |
        +--------------------------+---------------+------+------+------+------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 2  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mode_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %mode_V)" [AES-XTS/main.cpp:276]   --->   Operation 7 'read' 'mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%block_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %block_V_offset)" [AES-XTS/main.cpp:276]   --->   Operation 8 'read' 'block_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %block_V_offset_read, i4 0)" [AES-XTS/main.cpp:276]   --->   Operation 9 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i11 %tmp to i12" [AES-XTS/main.cpp:272]   --->   Operation 10 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:274]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.89>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln274 = icmp eq i5 %i_0, -16" [AES-XTS/main.cpp:274]   --->   Operation 13 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [AES-XTS/main.cpp:274]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln274, label %3, label %2" [AES-XTS/main.cpp:274]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i5 %i_0 to i64" [AES-XTS/main.cpp:276]   --->   Operation 17 'zext' 'zext_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1357 = zext i5 %i_0 to i12" [AES-XTS/main.cpp:276]   --->   Operation 18 'zext' 'zext_ln1357' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.63ns)   --->   "%add_ln1357 = add i12 %zext_ln272, %zext_ln1357" [AES-XTS/main.cpp:276]   --->   Operation 19 'add' 'add_ln1357' <Predicate = (!icmp_ln274)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1357_1 = zext i12 %add_ln1357 to i64" [AES-XTS/main.cpp:276]   --->   Operation 20 'zext' 'zext_ln1357_1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%block_V_addr = getelementptr [1024 x i16]* %block_V, i64 0, i64 %zext_ln1357_1" [AES-XTS/main.cpp:276]   --->   Operation 21 'getelementptr' 'block_V_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%lhs_V = load i16* %block_V_addr, align 2" [AES-XTS/main.cpp:276]   --->   Operation 22 'load' 'lhs_V' <Predicate = (!icmp_ln274)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tweak_V_addr = getelementptr [16 x i16]* %tweak_V, i64 0, i64 %zext_ln276" [AES-XTS/main.cpp:276]   --->   Operation 23 'getelementptr' 'tweak_V_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%rhs_V = load i16* %tweak_V_addr, align 2" [AES-XTS/main.cpp:276]   --->   Operation 24 'load' 'rhs_V' <Predicate = (!icmp_ln274)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln879 = icmp eq i16 %mode_V_read, 1" [AES-XTS/main.cpp:279]   --->   Operation 25 'icmp' 'icmp_ln879' <Predicate = (icmp_ln274)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_8 = trunc i7 %block_V_offset_read to i6" [AES-XTS/main.cpp:276]   --->   Operation 26 'trunc' 'empty_8' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %4, label %5" [AES-XTS/main.cpp:279]   --->   Operation 27 'br' <Predicate = (icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.76ns)   --->   "call fastcc void @aes_process.2([1024 x i16]* %block_V, i6 %empty_8, i6 14, i2 -1, [240 x i16]* %expanded_key_V, [768 x i8]* %s_boxes_V, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:276]   --->   Operation 28 'call' <Predicate = (icmp_ln274 & !icmp_ln879)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [2/2] (1.76ns)   --->   "call fastcc void @aes_process.2([1024 x i16]* %block_V, i6 %empty_8, i6 0, i2 1, [240 x i16]* %expanded_key_V, [768 x i8]* %s_boxes_V, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:276]   --->   Operation 29 'call' <Predicate = (icmp_ln274 & icmp_ln879)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.49>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%lhs_V = load i16* %block_V_addr, align 2" [AES-XTS/main.cpp:276]   --->   Operation 30 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%rhs_V = load i16* %tweak_V_addr, align 2" [AES-XTS/main.cpp:276]   --->   Operation 31 'load' 'rhs_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/1] (0.99ns)   --->   "%ret_V = xor i16 %rhs_V, %lhs_V" [AES-XTS/main.cpp:276]   --->   Operation 32 'xor' 'ret_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "store i16 %ret_V, i16* %block_V_addr, align 2" [AES-XTS/main.cpp:276]   --->   Operation 33 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:274]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @aes_process.2([1024 x i16]* %block_V, i6 %empty_8, i6 14, i2 -1, [240 x i16]* %expanded_key_V, [768 x i8]* %s_boxes_V, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:276]   --->   Operation 35 'call' <Predicate = (!icmp_ln879)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 36 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @aes_process.2([1024 x i16]* %block_V, i6 %empty_8, i6 0, i2 1, [240 x i16]* %expanded_key_V, [768 x i8]* %s_boxes_V, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:276]   --->   Operation 37 'call' <Predicate = (icmp_ln879)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %6" [AES-XTS/main.cpp:282]   --->   Operation 38 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "br label %7" [AES-XTS/main.cpp:288]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 4.89>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ 0, %6 ], [ %i_2, %8 ]"   --->   Operation 40 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.36ns)   --->   "%icmp_ln288 = icmp eq i5 %i1_0, -16" [AES-XTS/main.cpp:288]   --->   Operation 41 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 42 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i1_0, 1" [AES-XTS/main.cpp:288]   --->   Operation 43 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln288, label %9, label %8" [AES-XTS/main.cpp:288]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i5 %i1_0 to i64" [AES-XTS/main.cpp:290]   --->   Operation 45 'zext' 'zext_ln290' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1357_2 = zext i5 %i1_0 to i12" [AES-XTS/main.cpp:290]   --->   Operation 46 'zext' 'zext_ln1357_2' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.63ns)   --->   "%add_ln1357_1 = add i12 %zext_ln272, %zext_ln1357_2" [AES-XTS/main.cpp:290]   --->   Operation 47 'add' 'add_ln1357_1' <Predicate = (!icmp_ln288)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1357_3 = zext i12 %add_ln1357_1 to i64" [AES-XTS/main.cpp:290]   --->   Operation 48 'zext' 'zext_ln1357_3' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%block_V_addr_1 = getelementptr [1024 x i16]* %block_V, i64 0, i64 %zext_ln1357_3" [AES-XTS/main.cpp:290]   --->   Operation 49 'getelementptr' 'block_V_addr_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (3.25ns)   --->   "%lhs_V_1 = load i16* %block_V_addr_1, align 2" [AES-XTS/main.cpp:290]   --->   Operation 50 'load' 'lhs_V_1' <Predicate = (!icmp_ln288)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tweak_V_addr_1 = getelementptr [16 x i16]* %tweak_V, i64 0, i64 %zext_ln290" [AES-XTS/main.cpp:290]   --->   Operation 51 'getelementptr' 'tweak_V_addr_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.32ns)   --->   "%rhs_V_1 = load i16* %tweak_V_addr_1, align 2" [AES-XTS/main.cpp:290]   --->   Operation 52 'load' 'rhs_V_1' <Predicate = (!icmp_ln288)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:293]   --->   Operation 53 'ret' <Predicate = (icmp_ln288)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.49>
ST_6 : Operation 54 [1/2] (3.25ns)   --->   "%lhs_V_1 = load i16* %block_V_addr_1, align 2" [AES-XTS/main.cpp:290]   --->   Operation 54 'load' 'lhs_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 55 [1/2] (2.32ns)   --->   "%rhs_V_1 = load i16* %tweak_V_addr_1, align 2" [AES-XTS/main.cpp:290]   --->   Operation 55 'load' 'rhs_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 56 [1/1] (0.99ns)   --->   "%ret_V_1 = xor i16 %rhs_V_1, %lhs_V_1" [AES-XTS/main.cpp:290]   --->   Operation 56 'xor' 'ret_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (3.25ns)   --->   "store i16 %ret_V_1, i16* %block_V_addr_1, align 2" [AES-XTS/main.cpp:290]   --->   Operation 57 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %7" [AES-XTS/main.cpp:288]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ block_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ block_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tweak_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s_boxes_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ multiplication_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mode_V_read         (read             ) [ 0011000]
block_V_offset_read (read             ) [ 0011000]
tmp                 (bitconcatenate   ) [ 0000000]
zext_ln272          (zext             ) [ 0011111]
br_ln274            (br               ) [ 0111000]
i_0                 (phi              ) [ 0010000]
icmp_ln274          (icmp             ) [ 0011000]
empty               (speclooptripcount) [ 0000000]
i                   (add              ) [ 0111000]
br_ln274            (br               ) [ 0000000]
zext_ln276          (zext             ) [ 0000000]
zext_ln1357         (zext             ) [ 0000000]
add_ln1357          (add              ) [ 0000000]
zext_ln1357_1       (zext             ) [ 0000000]
block_V_addr        (getelementptr    ) [ 0001000]
tweak_V_addr        (getelementptr    ) [ 0001000]
icmp_ln879          (icmp             ) [ 0011100]
empty_8             (trunc            ) [ 0000100]
br_ln279            (br               ) [ 0000000]
lhs_V               (load             ) [ 0000000]
rhs_V               (load             ) [ 0000000]
ret_V               (xor              ) [ 0000000]
store_ln276         (store            ) [ 0000000]
br_ln274            (br               ) [ 0111000]
call_ln276          (call             ) [ 0000000]
br_ln0              (br               ) [ 0000000]
call_ln276          (call             ) [ 0000000]
br_ln282            (br               ) [ 0000000]
br_ln288            (br               ) [ 0000111]
i1_0                (phi              ) [ 0000010]
icmp_ln288          (icmp             ) [ 0000011]
empty_9             (speclooptripcount) [ 0000000]
i_2                 (add              ) [ 0000111]
br_ln288            (br               ) [ 0000000]
zext_ln290          (zext             ) [ 0000000]
zext_ln1357_2       (zext             ) [ 0000000]
add_ln1357_1        (add              ) [ 0000000]
zext_ln1357_3       (zext             ) [ 0000000]
block_V_addr_1      (getelementptr    ) [ 0000001]
tweak_V_addr_1      (getelementptr    ) [ 0000001]
ret_ln293           (ret              ) [ 0000000]
lhs_V_1             (load             ) [ 0000000]
rhs_V_1             (load             ) [ 0000000]
ret_V_1             (xor              ) [ 0000000]
store_ln290         (store            ) [ 0000000]
br_ln288            (br               ) [ 0000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="block_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tweak_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tweak_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mode_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="expanded_key_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_boxes_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="multiplication_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_process.2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="mode_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="block_V_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="7" slack="0"/>
<pin id="54" dir="0" index="1" bw="7" slack="0"/>
<pin id="55" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_V_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="block_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="12" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lhs_V/2 store_ln276/3 lhs_V_1/5 store_ln290/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tweak_V_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tweak_V_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V/2 rhs_V_1/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="block_V_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="12" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr_1/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tweak_V_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tweak_V_addr_1/5 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="1"/>
<pin id="102" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i1_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="1"/>
<pin id="113" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="i1_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_aes_process_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="0" index="3" bw="5" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="16" slack="0"/>
<pin id="129" dir="0" index="6" bw="8" slack="0"/>
<pin id="130" dir="0" index="7" bw="8" slack="0"/>
<pin id="131" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln276/2 call_ln276/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/3 ret_V_1/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln272_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln272/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln274_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln274/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln276_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln276/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln1357_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1357/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln1357_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="1"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1357/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln1357_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1357_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln879_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="empty_8_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_8/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln288_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln288/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln290_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln1357_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1357_2/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln1357_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="3"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1357_1/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln1357_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1357_3/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="mode_V_read_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="1"/>
<pin id="233" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mode_V_read "/>
</bind>
</comp>

<comp id="236" class="1005" name="block_V_offset_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="block_V_offset_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="zext_ln272_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln272 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="255" class="1005" name="block_V_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="1"/>
<pin id="257" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="block_V_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="tweak_V_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="1"/>
<pin id="262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tweak_V_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln879_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="269" class="1005" name="empty_8_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="1"/>
<pin id="271" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_8 "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_2_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="block_V_addr_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="1"/>
<pin id="284" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="block_V_addr_1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="tweak_V_addr_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tweak_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="145"><net_src comp="78" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="65" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="52" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="104" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="104" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="104" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="180"><net_src comp="104" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="204"><net_src comp="115" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="115" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="115" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="220"><net_src comp="115" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="234"><net_src comp="46" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="239"><net_src comp="52" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="244"><net_src comp="156" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="253"><net_src comp="166" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="258"><net_src comp="58" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="263"><net_src comp="71" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="268"><net_src comp="191" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="196" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="280"><net_src comp="206" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="285"><net_src comp="84" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="290"><net_src comp="92" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_V | {2 3 4 6 }
 - Input state : 
	Port: xts_aes_process_bloc : block_V | {2 3 4 5 6 }
	Port: xts_aes_process_bloc : block_V_offset | {1 }
	Port: xts_aes_process_bloc : tweak_V | {2 3 5 6 }
	Port: xts_aes_process_bloc : mode_V | {1 }
	Port: xts_aes_process_bloc : expanded_key_V | {2 4 }
	Port: xts_aes_process_bloc : s_boxes_V | {2 4 }
	Port: xts_aes_process_bloc : multiplication_V | {2 4 }
  - Chain level:
	State 1
		zext_ln272 : 1
	State 2
		icmp_ln274 : 1
		i : 1
		br_ln274 : 2
		zext_ln276 : 1
		zext_ln1357 : 1
		add_ln1357 : 2
		zext_ln1357_1 : 3
		block_V_addr : 4
		lhs_V : 5
		tweak_V_addr : 2
		rhs_V : 3
		br_ln279 : 1
		call_ln276 : 1
		call_ln276 : 1
	State 3
		ret_V : 1
		store_ln276 : 1
	State 4
	State 5
		icmp_ln288 : 1
		i_2 : 1
		br_ln288 : 2
		zext_ln290 : 1
		zext_ln1357_2 : 1
		add_ln1357_1 : 2
		zext_ln1357_3 : 3
		block_V_addr_1 : 4
		lhs_V_1 : 5
		tweak_V_addr_1 : 2
		rhs_V_1 : 3
	State 6
		ret_V_1 : 1
		store_ln290 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   |    grp_aes_process_2_fu_122    |    2    | 66.3319 |   1376  |   1981  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |            i_fu_166            |    0    |    0    |    0    |    15   |    0    |
|    add   |        add_ln1357_fu_181       |    0    |    0    |    0    |    13   |    0    |
|          |           i_2_fu_206           |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln1357_1_fu_221      |    0    |    0    |    0    |    13   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln274_fu_160       |    0    |    0    |    0    |    11   |    0    |
|   icmp   |        icmp_ln879_fu_191       |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln288_fu_200       |    0    |    0    |    0    |    11   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    xor   |           grp_fu_141           |    0    |    0    |    0    |    16   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   read   |     mode_V_read_read_fu_46     |    0    |    0    |    0    |    0    |    0    |
|          | block_V_offset_read_read_fu_52 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|           tmp_fu_148           |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |        zext_ln272_fu_156       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln276_fu_172       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1357_fu_177       |    0    |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln1357_1_fu_186      |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln290_fu_212       |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1357_2_fu_217      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln1357_3_fu_226      |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   trunc  |         empty_8_fu_196         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    2    | 66.3319 |   1376  |   2088  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   block_V_addr_1_reg_282  |   10   |
|    block_V_addr_reg_255   |   10   |
|block_V_offset_read_reg_236|    7   |
|      empty_8_reg_269      |    6   |
|        i1_0_reg_111       |    5   |
|        i_0_reg_100        |    5   |
|        i_2_reg_277        |    5   |
|         i_reg_250         |    5   |
|     icmp_ln879_reg_265    |    1   |
|    mode_V_read_reg_231    |   16   |
|   tweak_V_addr_1_reg_287  |    4   |
|    tweak_V_addr_reg_260   |    4   |
|     zext_ln272_reg_241    |   12   |
+---------------------------+--------+
|           Total           |   90   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_65     |  p0  |   4  |  10  |   40   ||    21   |
|     grp_access_fu_78     |  p0  |   4  |   4  |   16   ||    21   |
| grp_aes_process_2_fu_122 |  p2  |   2  |   6  |   12   ||    9    |
| grp_aes_process_2_fu_122 |  p3  |   2  |   5  |   10   |
| grp_aes_process_2_fu_122 |  p4  |   2  |   1  |    2   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   80   ||  9.028  ||    51   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   66   |  1376  |  2088  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   51   |    -   |
|  Register |    -   |    -   |   90   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   75   |  1466  |  2139  |    0   |
+-----------+--------+--------+--------+--------+--------+
