
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/astar_163B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000003 cycles: 2500067 heartbeat IPC: 3.99989 cumulative IPC: 3.99989 (Simulation time: 0 hr 0 min 25 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500067 (Simulation time: 0 hr 0 min 25 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 19928233 heartbeat IPC: 0.573784 cumulative IPC: 0.573784 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 35855875 heartbeat IPC: 0.627839 cumulative IPC: 0.599596 (Simulation time: 0 hr 1 min 41 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 50614476 heartbeat IPC: 0.677571 cumulative IPC: 0.623514 (Simulation time: 0 hr 2 min 15 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 65705738 heartbeat IPC: 0.662635 cumulative IPC: 0.632855 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 80355249 heartbeat IPC: 0.682617 cumulative IPC: 0.642218 (Simulation time: 0 hr 3 min 20 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 95098830 heartbeat IPC: 0.678261 cumulative IPC: 0.647957 (Simulation time: 0 hr 3 min 53 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 109925849 heartbeat IPC: 0.674444 cumulative IPC: 0.651613 (Simulation time: 0 hr 4 min 24 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 124545005 heartbeat IPC: 0.684034 cumulative IPC: 0.655496 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 139436921 heartbeat IPC: 0.671505 cumulative IPC: 0.657237 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 154531168 heartbeat IPC: 0.662504 cumulative IPC: 0.65776 (Simulation time: 0 hr 5 min 59 sec) 
Finished CPU 0 instructions: 100000000 cycles: 152031102 cumulative IPC: 0.65776 (Simulation time: 0 hr 5 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.65776 instructions: 100000000 cycles: 152031102
cpu0_DTLB TOTAL     ACCESS:   21352069  HIT:   21043103  MISS:     308966
cpu0_DTLB LOAD      ACCESS:   16588581  HIT:   16287587  MISS:     300994
cpu0_DTLB RFO       ACCESS:    4763488  HIT:    4755516  MISS:       7972
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.281 cycles
cpu0_ITLB TOTAL     ACCESS:   11988902  HIT:   11988895  MISS:          7
cpu0_ITLB LOAD      ACCESS:   11988902  HIT:   11988895  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 354.286 cycles
cpu0_L1I TOTAL     ACCESS:      30517  HIT:      30431  MISS:         86
cpu0_L1I LOAD      ACCESS:      30517  HIT:      30431  MISS:         86
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 287.244 cycles
cpu0_STLB TOTAL     ACCESS:     308973  HIT:     291503  MISS:      17470
cpu0_STLB LOAD      ACCESS:     301001  HIT:     285663  MISS:      15338
cpu0_STLB RFO       ACCESS:       7972  HIT:       5840  MISS:       2132
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 22.663 cycles
cpu0_L1D TOTAL     ACCESS:   27138543  HIT:   26724125  MISS:     414418
cpu0_L1D LOAD      ACCESS:   16920309  HIT:   16586951  MISS:     333358
cpu0_L1D RFO       ACCESS:   10200820  HIT:   10120021  MISS:      80799
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17414  HIT:      17153  MISS:        261
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 63.8219 cycles
cpu0_L2C TOTAL     ACCESS:     633373  HIT:     441416  MISS:     191957
cpu0_L2C LOAD      ACCESS:     333376  HIT:     209337  MISS:     124039
cpu0_L2C RFO       ACCESS:      80799  HIT:      12919  MISS:      67880
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     218937  HIT:     218933  MISS:          4
cpu0_L2C TRANSLATION ACCESS:        261  HIT:        227  MISS:         34
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 114.164 cycles
LLC TOTAL     ACCESS:     335199  HIT:     180277  MISS:     154922
LLC LOAD      ACCESS:     124038  HIT:      45011  MISS:      79027
LLC RFO       ACCESS:      67880  HIT:      32108  MISS:      35772
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     143247  HIT:     103141  MISS:      40106
LLC TRANSLATION ACCESS:         34  HIT:         17  MISS:         17
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 115.436 cycles
OPTgen accesses: 3441
OPTgen hits: 1836
OPTgen hit rate: 53.3566



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10610  ROW_BUFFER_MISS:     104205
 DBUS AVG_CONGESTED_CYCLE:    3.82667
 WQ ROW_BUFFER_HIT:       5964  ROW_BUFFER_MISS:      72439  FULL:          0


CPU 0 Branch Prediction Accuracy: 70.0225% MPKI: 43.9041 Average ROB Occupancy at Mispredict: 12.4198
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00019
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.9037
BRANCH_DIRECT_CALL: 0.00012
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00012

