{"metadata":{"externalID":"s:11VHDLParsing10BitLiteralO8invertedACvp","symbolKind":"property","roleHeading":"Instance Property","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"inverted","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10BitLiteralO","text":"BitLiteral","kind":"typeIdentifier"}],"title":"inverted","modules":[{"name":"VHDLParsing"}],"extendedModule":"VHDLParsing","role":"symbol"},"abstract":[{"text":"The inversion of the current value.","type":"text"}],"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral"]]},"schemaVersion":{"minor":3,"patch":0,"major":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral\/inverted"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/bitliteral\/inverted"]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"inverted"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10BitLiteralO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","kind":"typeIdentifier","text":"BitLiteral"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" }"}]}]}],"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral/inverted":{"abstract":[{"text":"The inversion of the current value.","type":"text"}],"url":"\/documentation\/vhdlparsing\/bitliteral\/inverted","kind":"symbol","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"inverted"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"BitLiteral","preciseIdentifier":"s:11VHDLParsing10BitLiteralO"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral\/inverted","title":"inverted","role":"symbol","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral":{"url":"\/documentation\/vhdlparsing\/bitliteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"BitLiteral","kind":"identifier"}],"type":"topic","title":"BitLiteral","kind":"symbol","navigatorTitle":[{"text":"BitLiteral","kind":"identifier"}],"abstract":[{"type":"text","text":"Type for expressing single-bit bit values in "},{"inlineContent":[{"text":"VHDL","type":"text"}],"type":"emphasis"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","role":"symbol"}}}