
4YP_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008c50  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000021c  20400000  00408c50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000d10  20400220  00408e80  00020220  2**5
                  ALLOC
  3 .heap         00000200  20400f30  00409b90  00020220  2**0
                  ALLOC
  4 .stack        00000400  20401130  00409d90  00020220  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
  6 .comment      000000c7  00000000  00000000  0002024a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00034d0c  00000000  00000000  00020311  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000065cd  00000000  00000000  0005501d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000dd06  00000000  00000000  0005b5ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000fc8  00000000  00000000  000692f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000e68  00000000  00000000  0006a2b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0004be98  00000000  00000000  0006b120  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00025a20  00000000  00000000  000b6fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0015998b  00000000  00000000  000dc9d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000376c  00000000  00000000  00236364  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	30 15 40 20 85 18 40 00 81 18 40 00 81 18 40 00     0.@ ..@...@...@.
  400010:	81 18 40 00 81 18 40 00 81 18 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	81 18 40 00 81 18 40 00 00 00 00 00 81 18 40 00     ..@...@.......@.
  40003c:	81 18 40 00 81 18 40 00 81 18 40 00 81 18 40 00     ..@...@...@...@.
  40004c:	81 18 40 00 81 18 40 00 81 18 40 00 81 18 40 00     ..@...@...@...@.
  40005c:	81 18 40 00 81 18 40 00 00 00 00 00 21 2d 40 00     ..@...@.....!-@.
  40006c:	15 2d 40 00 81 18 40 00 81 18 40 00 81 18 40 00     .-@...@...@...@.
  40007c:	81 18 40 00 09 2d 40 00 81 18 40 00 81 18 40 00     ..@..-@...@...@.
  40008c:	81 18 40 00 81 18 40 00 81 18 40 00 81 18 40 00     ..@...@...@...@.
  40009c:	45 33 40 00 81 18 40 00 81 18 40 00 81 18 40 00     E3@...@...@...@.
  4000ac:	81 18 40 00 81 18 40 00 d1 28 40 00 81 18 40 00     ..@...@..(@...@.
  4000bc:	d5 2e 40 00 81 18 40 00 81 18 40 00 81 18 40 00     ..@...@...@...@.
  4000cc:	81 18 40 00 81 18 40 00 b9 2a 40 00 81 18 40 00     ..@...@..*@...@.
  4000dc:	81 18 40 00 e5 28 40 00 81 18 40 00 81 18 40 00     ..@..(@...@...@.
  4000ec:	81 18 40 00 81 18 40 00 81 18 40 00 81 18 40 00     ..@...@...@...@.
  4000fc:	81 18 40 00 81 18 40 00 81 18 40 00 59 33 40 00     ..@...@...@.Y3@.
  40010c:	81 18 40 00 81 18 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 81 18 40 00 81 18 40 00 b5 36 40 00     ......@...@..6@.
  40012c:	81 18 40 00 e9 2e 40 00 81 18 40 00 81 18 40 00     ..@...@...@...@.
  40013c:	81 18 40 00 81 18 40 00 81 18 40 00 81 18 40 00     ..@...@...@...@.
  40014c:	81 18 40 00 81 18 40 00 81 18 40 00 81 18 40 00     ..@...@...@...@.
  40015c:	81 18 40 00 81 18 40 00 81 18 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400220 	.word	0x20400220
  400184:	00000000 	.word	0x00000000
  400188:	00408c50 	.word	0x00408c50

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00408c50 	.word	0x00408c50
  4001c8:	20400224 	.word	0x20400224
  4001cc:	00408c50 	.word	0x00408c50
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:
  4001d4:	b508      	push	{r3, lr}
  4001d6:	4b02      	ldr	r3, [pc, #8]	; (4001e0 <atmel_start_init+0xc>)
  4001d8:	4798      	blx	r3
  4001da:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <atmel_start_init+0x10>)
  4001dc:	4798      	blx	r3
  4001de:	bd08      	pop	{r3, pc}
  4001e0:	00401d5d 	.word	0x00401d5d
  4001e4:	00403a41 	.word	0x00403a41

004001e8 <Init_Control>:


int cntrrr = 0;
float control_time;

void Init_Control(void) {
  4001e8:	b570      	push	{r4, r5, r6, lr}
  4001ea:	b082      	sub	sp, #8
	arm_mat_init_f32 (&A,A_rows,A_cols,(float32_t *)A_data);    //MATRIX EXAMPLE
  4001ec:	4b12      	ldr	r3, [pc, #72]	; (400238 <Init_Control+0x50>)
  4001ee:	2202      	movs	r2, #2
  4001f0:	2103      	movs	r1, #3
  4001f2:	4812      	ldr	r0, [pc, #72]	; (40023c <Init_Control+0x54>)
  4001f4:	4c12      	ldr	r4, [pc, #72]	; (400240 <Init_Control+0x58>)
  4001f6:	47a0      	blx	r4
	arm_mat_init_f32 (&I,I_rows,I_cols,(float32_t *)control_currents);    //create current vector
  4001f8:	4b12      	ldr	r3, [pc, #72]	; (400244 <Init_Control+0x5c>)
  4001fa:	2201      	movs	r2, #1
  4001fc:	2103      	movs	r1, #3
  4001fe:	4812      	ldr	r0, [pc, #72]	; (400248 <Init_Control+0x60>)
  400200:	47a0      	blx	r4
	arm_mat_init_f32 (&PWM,PWM_rows,PWM_cols,(float32_t *)PWM_data);    //create pwm vector
  400202:	4b12      	ldr	r3, [pc, #72]	; (40024c <Init_Control+0x64>)
  400204:	2201      	movs	r2, #1
  400206:	2103      	movs	r1, #3
  400208:	4811      	ldr	r0, [pc, #68]	; (400250 <Init_Control+0x68>)
  40020a:	47a0      	blx	r4
	
	PID_init_cts(&PID_d, PID_d_Kp, PID_d_Ki, PID_d_Kd,(float)1.0/15000.0);		//initialise the PID controller for d and q values
  40020c:	2400      	movs	r4, #0
  40020e:	4e11      	ldr	r6, [pc, #68]	; (400254 <Init_Control+0x6c>)
  400210:	9600      	str	r6, [sp, #0]
  400212:	4623      	mov	r3, r4
  400214:	4a10      	ldr	r2, [pc, #64]	; (400258 <Init_Control+0x70>)
  400216:	4911      	ldr	r1, [pc, #68]	; (40025c <Init_Control+0x74>)
  400218:	4811      	ldr	r0, [pc, #68]	; (400260 <Init_Control+0x78>)
  40021a:	4d12      	ldr	r5, [pc, #72]	; (400264 <Init_Control+0x7c>)
  40021c:	47a8      	blx	r5
	PID_init_cts(&PID_q, PID_q_Kp, PID_q_Ki, PID_q_Kd,(float)1.0/15000.0);
  40021e:	9600      	str	r6, [sp, #0]
  400220:	4623      	mov	r3, r4
  400222:	4a11      	ldr	r2, [pc, #68]	; (400268 <Init_Control+0x80>)
  400224:	4911      	ldr	r1, [pc, #68]	; (40026c <Init_Control+0x84>)
  400226:	4812      	ldr	r0, [pc, #72]	; (400270 <Init_Control+0x88>)
  400228:	47a8      	blx	r5
	
	oldtorquerequest = 0;
  40022a:	4b12      	ldr	r3, [pc, #72]	; (400274 <Init_Control+0x8c>)
  40022c:	601c      	str	r4, [r3, #0]
	
		//do not remove this printf. For some reason it is fixing a linking error where if it isn't here control startup wont work and the program doesnt run. Idk why

	printf("\n");
  40022e:	4812      	ldr	r0, [pc, #72]	; (400278 <Init_Control+0x90>)
  400230:	4b12      	ldr	r3, [pc, #72]	; (40027c <Init_Control+0x94>)
  400232:	4798      	blx	r3
}
  400234:	b002      	add	sp, #8
  400236:	bd70      	pop	{r4, r5, r6, pc}
  400238:	20400554 	.word	0x20400554
  40023c:	20400570 	.word	0x20400570
  400240:	00405075 	.word	0x00405075
  400244:	20400634 	.word	0x20400634
  400248:	2040060c 	.word	0x2040060c
  40024c:	20400618 	.word	0x20400618
  400250:	204005f4 	.word	0x204005f4
  400254:	388bcf65 	.word	0x388bcf65
  400258:	4107013b 	.word	0x4107013b
  40025c:	3bff9724 	.word	0x3bff9724
  400260:	204005d4 	.word	0x204005d4
  400264:	00400b49 	.word	0x00400b49
  400268:	4106f4f1 	.word	0x4106f4f1
  40026c:	3c2a64c3 	.word	0x3c2a64c3
  400270:	20400594 	.word	0x20400594
  400274:	204005f0 	.word	0x204005f0
  400278:	00408744 	.word	0x00408744
  40027c:	004064e1 	.word	0x004064e1

00400280 <getIqId_r>:


void getIqId_r(float torquerequest, float* Iq_r, float* Id_r, float V_dc) {		//Calculates reference currents based on the torque requests 
  400280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400284:	ed2d 8b02 	vpush	{d8}
  400288:	460f      	mov	r7, r1
  40028a:	4690      	mov	r8, r2
	
	//float omega_base_e = V_dc*LST_SQ_OMEGA_BASE_E				//FIELD WEAKENING PART TO FINISH
	//if(omega_e > omega_base_e ){}
		
	float I_m = 2* torquerequest / (3*PP*FLUX_PM);
  40028c:	ee07 0a90 	vmov	s15, r0
  400290:	ee77 7aa7 	vadd.f32	s15, s15, s15
  400294:	ee17 0a90 	vmov	r0, s15
  400298:	4b27      	ldr	r3, [pc, #156]	; (400338 <getIqId_r+0xb8>)
  40029a:	4798      	blx	r3
  40029c:	a320      	add	r3, pc, #128	; (adr r3, 400320 <getIqId_r+0xa0>)
  40029e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4002a2:	4c26      	ldr	r4, [pc, #152]	; (40033c <getIqId_r+0xbc>)
  4002a4:	47a0      	blx	r4
  4002a6:	4b26      	ldr	r3, [pc, #152]	; (400340 <getIqId_r+0xc0>)
  4002a8:	4798      	blx	r3
  4002aa:	ee07 0a90 	vmov	s15, r0
	
	if (I_m > I_MAX){I_m = I_MAX;}
  4002ae:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
  4002b2:	eef4 7ac7 	vcmpe.f32	s15, s14
  4002b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4002ba:	dd01      	ble.n	4002c0 <getIqId_r+0x40>
  4002bc:	eef0 7a47 	vmov.f32	s15, s14
	*Id_r = C1 - sqrt(C1_SQR - 0.5*(I_m*I_m));
  4002c0:	ee27 8aa7 	vmul.f32	s16, s15, s15
  4002c4:	4e1c      	ldr	r6, [pc, #112]	; (400338 <getIqId_r+0xb8>)
  4002c6:	ee18 0a10 	vmov	r0, s16
  4002ca:	47b0      	blx	r6
  4002cc:	2200      	movs	r2, #0
  4002ce:	4b1d      	ldr	r3, [pc, #116]	; (400344 <getIqId_r+0xc4>)
  4002d0:	4c1d      	ldr	r4, [pc, #116]	; (400348 <getIqId_r+0xc8>)
  4002d2:	47a0      	blx	r4
  4002d4:	4c1d      	ldr	r4, [pc, #116]	; (40034c <getIqId_r+0xcc>)
  4002d6:	4602      	mov	r2, r0
  4002d8:	460b      	mov	r3, r1
  4002da:	a113      	add	r1, pc, #76	; (adr r1, 400328 <getIqId_r+0xa8>)
  4002dc:	e9d1 0100 	ldrd	r0, r1, [r1]
  4002e0:	47a0      	blx	r4
  4002e2:	4d1b      	ldr	r5, [pc, #108]	; (400350 <getIqId_r+0xd0>)
  4002e4:	47a8      	blx	r5
  4002e6:	4602      	mov	r2, r0
  4002e8:	460b      	mov	r3, r1
  4002ea:	a111      	add	r1, pc, #68	; (adr r1, 400330 <getIqId_r+0xb0>)
  4002ec:	e9d1 0100 	ldrd	r0, r1, [r1]
  4002f0:	47a0      	blx	r4
  4002f2:	4c13      	ldr	r4, [pc, #76]	; (400340 <getIqId_r+0xc0>)
  4002f4:	47a0      	blx	r4
  4002f6:	ee07 0a90 	vmov	s15, r0
  4002fa:	f8c8 0000 	str.w	r0, [r8]
	
	*Iq_r = sqrt(I_m*I_m - (*Id_r)*(*Id_r));
  4002fe:	ee67 7aa7 	vmul.f32	s15, s15, s15
  400302:	ee78 7a67 	vsub.f32	s15, s16, s15
  400306:	ee17 0a90 	vmov	r0, s15
  40030a:	47b0      	blx	r6
  40030c:	47a8      	blx	r5
  40030e:	47a0      	blx	r4
  400310:	6038      	str	r0, [r7, #0]
}	
  400312:	ecbd 8b02 	vpop	{d8}
  400316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40031a:	bf00      	nop
  40031c:	f3af 8000 	nop.w
  400320:	47ae147b 	.word	0x47ae147b
  400324:	3fd87ae1 	.word	0x3fd87ae1
  400328:	00000000 	.word	0x00000000
  40032c:	40f06550 	.word	0x40f06550
  400330:	3eab367a 	.word	0x3eab367a
  400334:	40703257 	.word	0x40703257
  400338:	00405345 	.word	0x00405345
  40033c:	00405641 	.word	0x00405641
  400340:	0040599d 	.word	0x0040599d
  400344:	3fe00000 	.word	0x3fe00000
  400348:	004053ed 	.word	0x004053ed
  40034c:	00405085 	.word	0x00405085
  400350:	00403b7d 	.word	0x00403b7d

00400354 <SVPWM>:
int cntrrar;
void SVPWM(float Va_aim, float Vb_aim, float* PWM, float V_dc) {							//Space Vector Modulation Function
  400354:	ee07 0a10 	vmov	s14, r0
  400358:	ee07 1a90 	vmov	s15, r1
  40035c:	ee06 3a90 	vmov	s13, r3
	float Vc_aim;
	Vc_aim = -Vb_aim - Va_aim;										//Calculates third voltage aim
  400360:	eeb1 6a67 	vneg.f32	s12, s15
  400364:	ee36 6a47 	vsub.f32	s12, s12, s14
	
	float Va_comp, Vb_comp, Vc_comp;
	Va_comp = (V_dc-Va_aim)/V_dc;									//normalise 
  400368:	ee76 5ac7 	vsub.f32	s11, s13, s14
  40036c:	ee85 7aa6 	vdiv.f32	s14, s11, s13
	Vb_comp = (V_dc-Vb_aim)/V_dc;	
  400370:	ee76 5ae7 	vsub.f32	s11, s13, s15
  400374:	eec5 7aa6 	vdiv.f32	s15, s11, s13
	Vc_comp = (V_dc-Vc_aim)/V_dc;
  400378:	ee36 6ac6 	vsub.f32	s12, s13, s12
  40037c:	eec6 5a26 	vdiv.f32	s11, s12, s13
	
	float V_min;
	
	if((Va_comp<Vb_comp)&&(Va_comp<Vc_comp)) {					//Finds minimum 
  400380:	eeb4 7ae7 	vcmpe.f32	s14, s15
  400384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400388:	d504      	bpl.n	400394 <SVPWM+0x40>
  40038a:	eeb4 7ae5 	vcmpe.f32	s14, s11
  40038e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400392:	d423      	bmi.n	4003dc <SVPWM+0x88>
		V_min = Va_comp;
	}else{
		if(Vb_comp<Vc_comp){
  400394:	eef4 7ae5 	vcmpe.f32	s15, s11
  400398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40039c:	d521      	bpl.n	4003e2 <SVPWM+0x8e>
			V_min = Vb_comp;
  40039e:	eeb0 6a67 	vmov.f32	s12, s15
			V_min = Vc_comp;
		}
	}
	
	float Va_dc, Vb_dc, Vc_dc;					//does down clamping and sets minimum to zero, subtracting minimum from all three
	PWM[0] = 1 - (Va_comp - V_min);
  4003a2:	ee37 7a46 	vsub.f32	s14, s14, s12
  4003a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
  4003aa:	ee36 7ac7 	vsub.f32	s14, s13, s14
  4003ae:	ed82 7a00 	vstr	s14, [r2]
	PWM[1] = 1 - (Vb_comp - V_min);
  4003b2:	ee77 7ac6 	vsub.f32	s15, s15, s12
  4003b6:	ee76 7ae7 	vsub.f32	s15, s13, s15
  4003ba:	edc2 7a01 	vstr	s15, [r2, #4]
	PWM[2] = 1 - (Vc_comp - V_min);
  4003be:	ee75 5ac6 	vsub.f32	s11, s11, s12
  4003c2:	ee76 6ae5 	vsub.f32	s13, s13, s11
  4003c6:	edc2 6a02 	vstr	s13, [r2, #8]
	cntrrar++;
  4003ca:	4a09      	ldr	r2, [pc, #36]	; (4003f0 <SVPWM+0x9c>)
  4003cc:	6813      	ldr	r3, [r2, #0]
  4003ce:	3301      	adds	r3, #1
  4003d0:	6013      	str	r3, [r2, #0]
	if(cntrrar == 15000){
  4003d2:	f643 2298 	movw	r2, #15000	; 0x3a98
  4003d6:	4293      	cmp	r3, r2
  4003d8:	d006      	beq.n	4003e8 <SVPWM+0x94>
  4003da:	4770      	bx	lr
		V_min = Va_comp;
  4003dc:	eeb0 6a47 	vmov.f32	s12, s14
  4003e0:	e7df      	b.n	4003a2 <SVPWM+0x4e>
			V_min = Vc_comp;
  4003e2:	eeb0 6a65 	vmov.f32	s12, s11
  4003e6:	e7dc      	b.n	4003a2 <SVPWM+0x4e>
		cntrrar = 0;
  4003e8:	2200      	movs	r2, #0
  4003ea:	4b01      	ldr	r3, [pc, #4]	; (4003f0 <SVPWM+0x9c>)
  4003ec:	601a      	str	r2, [r3, #0]
		
		//printf("\n PWM A = %f \t PWM B = %f \t PWM C - %f ", PWM[0], PWM[1], PWM[2]);
	}

}
  4003ee:	e7f4      	b.n	4003da <SVPWM+0x86>
  4003f0:	20400614 	.word	0x20400614

004003f4 <update_PWM>:
	}
}



void update_PWM(float* PWM){
  4003f4:	b570      	push	{r4, r5, r6, lr}
  4003f6:	ed2d 8b02 	vpush	{d8}
  4003fa:	4605      	mov	r5, r0
	pwm_set_duty(PWM_PHASE_A, (int) ((PWM_PERIOD-1) * PWM[0]));
  4003fc:	edd0 7a00 	vldr	s15, [r0]
  400400:	ed9f 8a12 	vldr	s16, [pc, #72]	; 40044c <update_PWM+0x58>
  400404:	ee67 7a88 	vmul.f32	s15, s15, s16
  400408:	4e11      	ldr	r6, [pc, #68]	; (400450 <update_PWM+0x5c>)
  40040a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40040e:	ee17 2a90 	vmov	r2, s15
  400412:	2100      	movs	r1, #0
  400414:	4630      	mov	r0, r6
  400416:	4c0f      	ldr	r4, [pc, #60]	; (400454 <update_PWM+0x60>)
  400418:	47a0      	blx	r4
	pwm_set_duty(PWM_PHASE_B, (int) ((PWM_PERIOD-1) * PWM[1]));
  40041a:	edd5 7a01 	vldr	s15, [r5, #4]
  40041e:	ee67 7a88 	vmul.f32	s15, s15, s16
  400422:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400426:	ee17 2a90 	vmov	r2, s15
  40042a:	2102      	movs	r1, #2
  40042c:	4630      	mov	r0, r6
  40042e:	47a0      	blx	r4
	pwm_set_duty(PWM_PHASE_C, (int) ((PWM_PERIOD-1) * PWM[2]));
  400430:	edd5 7a02 	vldr	s15, [r5, #8]
  400434:	ee67 7a88 	vmul.f32	s15, s15, s16
  400438:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40043c:	ee17 2a90 	vmov	r2, s15
  400440:	2100      	movs	r1, #0
  400442:	4805      	ldr	r0, [pc, #20]	; (400458 <update_PWM+0x64>)
  400444:	47a0      	blx	r4
	
  400446:	ecbd 8b02 	vpop	{d8}
  40044a:	bd70      	pop	{r4, r5, r6, pc}
  40044c:	4479c000 	.word	0x4479c000
  400450:	20400d40 	.word	0x20400d40
  400454:	00401829 	.word	0x00401829
  400458:	20400ee4 	.word	0x20400ee4
  40045c:	00000000 	.word	0x00000000

00400460 <Control>:
void Control(float torquerequest, float V_dc, int pos_HS_state, float pos_HS_t1, float *pos_HS_dts, float pos_ENC_angle) {
  400460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400464:	ed2d 8b04 	vpush	{d8-d9}
  400468:	b083      	sub	sp, #12
  40046a:	4604      	mov	r4, r0
  40046c:	4692      	mov	sl, r2
  40046e:	469b      	mov	fp, r3
	ffake_angle =  ffake_angle + 20.00 /(15000.0);
  400470:	4e67      	ldr	r6, [pc, #412]	; (400610 <Control+0x1b0>)
  400472:	4d68      	ldr	r5, [pc, #416]	; (400614 <Control+0x1b4>)
  400474:	6830      	ldr	r0, [r6, #0]
  400476:	47a8      	blx	r5
  400478:	a361      	add	r3, pc, #388	; (adr r3, 400600 <Control+0x1a0>)
  40047a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40047e:	4f66      	ldr	r7, [pc, #408]	; (400618 <Control+0x1b8>)
  400480:	47b8      	blx	r7
  400482:	4b66      	ldr	r3, [pc, #408]	; (40061c <Control+0x1bc>)
  400484:	4798      	blx	r3
  400486:	6030      	str	r0, [r6, #0]
	if (torquerequest - T_RATE_UP > oldtorquerequest){torquerequest = oldtorquerequest + T_RATE_UP;} //Limit Increase Rate
  400488:	4620      	mov	r0, r4
  40048a:	47a8      	blx	r5
  40048c:	a35e      	add	r3, pc, #376	; (adr r3, 400608 <Control+0x1a8>)
  40048e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400492:	4e63      	ldr	r6, [pc, #396]	; (400620 <Control+0x1c0>)
  400494:	47b0      	blx	r6
  400496:	4680      	mov	r8, r0
  400498:	4689      	mov	r9, r1
  40049a:	4b62      	ldr	r3, [pc, #392]	; (400624 <Control+0x1c4>)
  40049c:	6818      	ldr	r0, [r3, #0]
  40049e:	47a8      	blx	r5
  4004a0:	4606      	mov	r6, r0
  4004a2:	460f      	mov	r7, r1
  4004a4:	4602      	mov	r2, r0
  4004a6:	460b      	mov	r3, r1
  4004a8:	4640      	mov	r0, r8
  4004aa:	4649      	mov	r1, r9
  4004ac:	4d5e      	ldr	r5, [pc, #376]	; (400628 <Control+0x1c8>)
  4004ae:	47a8      	blx	r5
  4004b0:	b148      	cbz	r0, 4004c6 <Control+0x66>
  4004b2:	a355      	add	r3, pc, #340	; (adr r3, 400608 <Control+0x1a8>)
  4004b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004b8:	4630      	mov	r0, r6
  4004ba:	4639      	mov	r1, r7
  4004bc:	4c56      	ldr	r4, [pc, #344]	; (400618 <Control+0x1b8>)
  4004be:	47a0      	blx	r4
  4004c0:	4b56      	ldr	r3, [pc, #344]	; (40061c <Control+0x1bc>)
  4004c2:	4798      	blx	r3
  4004c4:	4604      	mov	r4, r0
	if (torquerequest + T_RATE_DOWN < oldtorquerequest){torquerequest = oldtorquerequest - T_RATE_DOWN;} //Limit Decrease Rate
  4004c6:	4620      	mov	r0, r4
  4004c8:	4b52      	ldr	r3, [pc, #328]	; (400614 <Control+0x1b4>)
  4004ca:	4798      	blx	r3
  4004cc:	a34e      	add	r3, pc, #312	; (adr r3, 400608 <Control+0x1a8>)
  4004ce:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004d2:	4d51      	ldr	r5, [pc, #324]	; (400618 <Control+0x1b8>)
  4004d4:	47a8      	blx	r5
  4004d6:	4602      	mov	r2, r0
  4004d8:	460b      	mov	r3, r1
  4004da:	4630      	mov	r0, r6
  4004dc:	4639      	mov	r1, r7
  4004de:	4d52      	ldr	r5, [pc, #328]	; (400628 <Control+0x1c8>)
  4004e0:	47a8      	blx	r5
  4004e2:	b148      	cbz	r0, 4004f8 <Control+0x98>
  4004e4:	a348      	add	r3, pc, #288	; (adr r3, 400608 <Control+0x1a8>)
  4004e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004ea:	4630      	mov	r0, r6
  4004ec:	4639      	mov	r1, r7
  4004ee:	4c4c      	ldr	r4, [pc, #304]	; (400620 <Control+0x1c0>)
  4004f0:	47a0      	blx	r4
  4004f2:	4b4a      	ldr	r3, [pc, #296]	; (40061c <Control+0x1bc>)
  4004f4:	4798      	blx	r3
  4004f6:	4604      	mov	r4, r0
	oldtorquerequest = torquerequest;	//Update the new old value
  4004f8:	4b4a      	ldr	r3, [pc, #296]	; (400624 <Control+0x1c4>)
  4004fa:	601c      	str	r4, [r3, #0]
	getIqId_r(torquerequest, &Iq_r, &Id_r, V_dc);	//Get the id and iq requested current
  4004fc:	4b4b      	ldr	r3, [pc, #300]	; (40062c <Control+0x1cc>)
  4004fe:	466a      	mov	r2, sp
  400500:	a901      	add	r1, sp, #4
  400502:	4620      	mov	r0, r4
  400504:	4c4a      	ldr	r4, [pc, #296]	; (400630 <Control+0x1d0>)
  400506:	47a0      	blx	r4
	theta_e = EstimateTheta(pos_HS_state, pos_HS_t1, &pos_HS_dts, pos_ENC_angle);
  400508:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40050a:	aa10      	add	r2, sp, #64	; 0x40
  40050c:	4659      	mov	r1, fp
  40050e:	4650      	mov	r0, sl
  400510:	4c48      	ldr	r4, [pc, #288]	; (400634 <Control+0x1d4>)
  400512:	47a0      	blx	r4
  400514:	4b48      	ldr	r3, [pc, #288]	; (400638 <Control+0x1d8>)
  400516:	6018      	str	r0, [r3, #0]
	float sintheta_e = sin(theta_e);
  400518:	4b3e      	ldr	r3, [pc, #248]	; (400614 <Control+0x1b4>)
  40051a:	4798      	blx	r3
  40051c:	4606      	mov	r6, r0
  40051e:	460f      	mov	r7, r1
  400520:	4b46      	ldr	r3, [pc, #280]	; (40063c <Control+0x1dc>)
  400522:	4798      	blx	r3
  400524:	4c3d      	ldr	r4, [pc, #244]	; (40061c <Control+0x1bc>)
  400526:	47a0      	blx	r4
  400528:	ee08 0a10 	vmov	s16, r0
	float costheta_e = cos(theta_e);	//(Currently uses fast sin and cosine)
  40052c:	4630      	mov	r0, r6
  40052e:	4639      	mov	r1, r7
  400530:	4b43      	ldr	r3, [pc, #268]	; (400640 <Control+0x1e0>)
  400532:	4798      	blx	r3
  400534:	47a0      	blx	r4
  400536:	ee09 0a10 	vmov	s18, r0
	arm_clarke_f32(control_currents[0],control_currents[1],&I_alpha,&I_beta); //Does clarke transform
  40053a:	4b42      	ldr	r3, [pc, #264]	; (400644 <Control+0x1e4>)
  40053c:	ed93 7a00 	vldr	s14, [r3]
  400540:	edd3 6a01 	vldr	s13, [r3, #4]
  {
    /* Calculate pIalpha using the equation, pIalpha = Ia */
    *pIalpha = Ia;

    /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */
    *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);
  400544:	eddf 7a40 	vldr	s15, [pc, #256]	; 400648 <Control+0x1e8>
  400548:	ee67 7a27 	vmul.f32	s15, s14, s15
  40054c:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 40064c <Control+0x1ec>
  400550:	ee66 6a86 	vmul.f32	s13, s13, s12
  400554:	ee77 7aa6 	vadd.f32	s15, s15, s13
  float32_t * pIq,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */
    *pId = Ialpha * cosVal + Ibeta * sinVal;
  400558:	ee29 6a07 	vmul.f32	s12, s18, s14
  40055c:	ee68 6a27 	vmul.f32	s13, s16, s15

    /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
  400560:	ee27 7a48 	vnmul.f32	s14, s14, s16
  400564:	ee69 7a27 	vmul.f32	s15, s18, s15
  400568:	ee77 8a27 	vadd.f32	s17, s14, s15
	Vd_aim = runPID(&PID_d, Id_r, I_d);								//PID 
  40056c:	ee76 7a26 	vadd.f32	s15, s12, s13
  400570:	ee17 2a90 	vmov	r2, s15
  400574:	9900      	ldr	r1, [sp, #0]
  400576:	4836      	ldr	r0, [pc, #216]	; (400650 <Control+0x1f0>)
  400578:	4d36      	ldr	r5, [pc, #216]	; (400654 <Control+0x1f4>)
  40057a:	47a8      	blx	r5
  40057c:	4c36      	ldr	r4, [pc, #216]	; (400658 <Control+0x1f8>)
  40057e:	6020      	str	r0, [r4, #0]
	Vq_aim = runPID(&PID_q, Iq_r, I_q);
  400580:	ee18 2a90 	vmov	r2, s17
  400584:	9901      	ldr	r1, [sp, #4]
  400586:	4835      	ldr	r0, [pc, #212]	; (40065c <Control+0x1fc>)
  400588:	47a8      	blx	r5
  40058a:	ee07 0a10 	vmov	s14, r0
  40058e:	4b34      	ldr	r3, [pc, #208]	; (400660 <Control+0x200>)
  400590:	6018      	str	r0, [r3, #0]
	arm_inv_park_f32(Vd_aim,Vq_aim,&Valpha_aim,&Vbeta_aim,sintheta_e,costheta_e);	//Inverse Park transform
  400592:	edd4 6a00 	vldr	s13, [r4]
  float32_t * pIbeta,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */
    *pIalpha = Id * cosVal - Iq * sinVal;
  400596:	ee69 7a26 	vmul.f32	s15, s18, s13
  40059a:	ee28 6a07 	vmul.f32	s12, s16, s14
  40059e:	ee77 7ac6 	vsub.f32	s15, s15, s12

    /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */
    *pIbeta = Id * sinVal + Iq * cosVal;
  4005a2:	ee28 8a26 	vmul.f32	s16, s16, s13
  4005a6:	ee29 9a07 	vmul.f32	s18, s18, s14
  4005aa:	ee38 8a09 	vadd.f32	s16, s16, s18
    *pIb = -0.5f * Ialpha + 0.8660254039f * Ibeta;
  4005ae:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
  4005b2:	ee27 7a87 	vmul.f32	s14, s15, s14
  4005b6:	eddf 6a2b 	vldr	s13, [pc, #172]	; 400664 <Control+0x204>
  4005ba:	ee28 8a26 	vmul.f32	s16, s16, s13
	SVPWM(Va_aim, Vb_aim, (float32_t *)PWM_data, V_dc);										//Updates PWM values using space vector PWM
  4005be:	4c2a      	ldr	r4, [pc, #168]	; (400668 <Control+0x208>)
  4005c0:	4b1a      	ldr	r3, [pc, #104]	; (40062c <Control+0x1cc>)
  4005c2:	4622      	mov	r2, r4
  4005c4:	ee37 7a08 	vadd.f32	s14, s14, s16
  4005c8:	ee17 1a10 	vmov	r1, s14
  4005cc:	ee17 0a90 	vmov	r0, s15
  4005d0:	4d26      	ldr	r5, [pc, #152]	; (40066c <Control+0x20c>)
  4005d2:	47a8      	blx	r5
	update_PWM((float32_t *)PWM_data);
  4005d4:	4620      	mov	r0, r4
  4005d6:	4b26      	ldr	r3, [pc, #152]	; (400670 <Control+0x210>)
  4005d8:	4798      	blx	r3
	control_time = time_get_delta_us();
  4005da:	4b26      	ldr	r3, [pc, #152]	; (400674 <Control+0x214>)
  4005dc:	4798      	blx	r3
  4005de:	4b26      	ldr	r3, [pc, #152]	; (400678 <Control+0x218>)
  4005e0:	6018      	str	r0, [r3, #0]
	cntrrr++;
  4005e2:	4a26      	ldr	r2, [pc, #152]	; (40067c <Control+0x21c>)
  4005e4:	6813      	ldr	r3, [r2, #0]
  4005e6:	3301      	adds	r3, #1
  4005e8:	6013      	str	r3, [r2, #0]
	if(cntrrr == 1){
  4005ea:	2b01      	cmp	r3, #1
  4005ec:	d004      	beq.n	4005f8 <Control+0x198>
}
  4005ee:	b003      	add	sp, #12
  4005f0:	ecbd 8b04 	vpop	{d8-d9}
  4005f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		cntrrr = -15000;
  4005f8:	4a21      	ldr	r2, [pc, #132]	; (400680 <Control+0x220>)
  4005fa:	4b20      	ldr	r3, [pc, #128]	; (40067c <Control+0x21c>)
  4005fc:	601a      	str	r2, [r3, #0]
}
  4005fe:	e7f6      	b.n	4005ee <Control+0x18e>
  400600:	c3ece2a5 	.word	0xc3ece2a5
  400604:	3f55d867 	.word	0x3f55d867
  400608:	d2f1a9fc 	.word	0xd2f1a9fc
  40060c:	3f50624d 	.word	0x3f50624d
  400610:	20400600 	.word	0x20400600
  400614:	00405345 	.word	0x00405345
  400618:	00405089 	.word	0x00405089
  40061c:	0040599d 	.word	0x0040599d
  400620:	00405085 	.word	0x00405085
  400624:	204005f0 	.word	0x204005f0
  400628:	0040590d 	.word	0x0040590d
  40062c:	41a00000 	.word	0x41a00000
  400630:	00400281 	.word	0x00400281
  400634:	00400add 	.word	0x00400add
  400638:	204005b0 	.word	0x204005b0
  40063c:	00403af5 	.word	0x00403af5
  400640:	00403a61 	.word	0x00403a61
  400644:	20400634 	.word	0x20400634
  400648:	3f13cd3a 	.word	0x3f13cd3a
  40064c:	3f93cd3a 	.word	0x3f93cd3a
  400650:	204005d4 	.word	0x204005d4
  400654:	00400b61 	.word	0x00400b61
  400658:	20400628 	.word	0x20400628
  40065c:	20400594 	.word	0x20400594
  400660:	2040062c 	.word	0x2040062c
  400664:	3f5db3d7 	.word	0x3f5db3d7
  400668:	20400618 	.word	0x20400618
  40066c:	00400355 	.word	0x00400355
  400670:	004003f5 	.word	0x004003f5
  400674:	00401849 	.word	0x00401849
  400678:	204005fc 	.word	0x204005fc
  40067c:	2040023c 	.word	0x2040023c
  400680:	ffffc568 	.word	0xffffc568

00400684 <init_LPF>:
#include "Control.h"
#include "Time_Tester.h"

float fake_angle;
// digital low pass filter stuff
void init_LPF(void){
  400684:	b570      	push	{r4, r5, r6, lr}
	DLPF_Init(&DLPF_Curr_A,2,1500,15000);
  400686:	4e0c      	ldr	r6, [pc, #48]	; (4006b8 <init_LPF+0x34>)
  400688:	4d0c      	ldr	r5, [pc, #48]	; (4006bc <init_LPF+0x38>)
  40068a:	4633      	mov	r3, r6
  40068c:	462a      	mov	r2, r5
  40068e:	2102      	movs	r1, #2
  400690:	480b      	ldr	r0, [pc, #44]	; (4006c0 <init_LPF+0x3c>)
  400692:	4c0c      	ldr	r4, [pc, #48]	; (4006c4 <init_LPF+0x40>)
  400694:	47a0      	blx	r4
	DLPF_Init(&DLPF_Curr_B,2,1500,15000);
  400696:	4633      	mov	r3, r6
  400698:	462a      	mov	r2, r5
  40069a:	2102      	movs	r1, #2
  40069c:	480a      	ldr	r0, [pc, #40]	; (4006c8 <init_LPF+0x44>)
  40069e:	47a0      	blx	r4
	DLPF_Init(&DLPF_Curr_C,2,1500,15000);
  4006a0:	4633      	mov	r3, r6
  4006a2:	462a      	mov	r2, r5
  4006a4:	2102      	movs	r1, #2
  4006a6:	4809      	ldr	r0, [pc, #36]	; (4006cc <init_LPF+0x48>)
  4006a8:	47a0      	blx	r4
	
	//do not remove this printf. For some reason it is fixing a linking error where if it isn't here control startup wont work and the program doesnt run. Idk why
	printf("lpf init");
  4006aa:	4809      	ldr	r0, [pc, #36]	; (4006d0 <init_LPF+0x4c>)
  4006ac:	4b09      	ldr	r3, [pc, #36]	; (4006d4 <init_LPF+0x50>)
  4006ae:	4798      	blx	r3
	fake_angle = 0;
  4006b0:	2200      	movs	r2, #0
  4006b2:	4b09      	ldr	r3, [pc, #36]	; (4006d8 <init_LPF+0x54>)
  4006b4:	601a      	str	r2, [r3, #0]
  4006b6:	bd70      	pop	{r4, r5, r6, pc}
  4006b8:	466a6000 	.word	0x466a6000
  4006bc:	44bb8000 	.word	0x44bb8000
  4006c0:	20400640 	.word	0x20400640
  4006c4:	00400845 	.word	0x00400845
  4006c8:	204005b4 	.word	0x204005b4
  4006cc:	20400578 	.word	0x20400578
  4006d0:	00408344 	.word	0x00408344
  4006d4:	004064e1 	.word	0x004064e1
  4006d8:	204006e8 	.word	0x204006e8

004006dc <gather_control_data>:
}

float gather_data_time, control_dummy_time;

//get position data, timing and torque request
void gather_control_data(void){
  4006dc:	b508      	push	{r3, lr}
	//get torque request
	control_torque_request = 0;
  4006de:	2200      	movs	r2, #0
  4006e0:	4b07      	ldr	r3, [pc, #28]	; (400700 <gather_control_data+0x24>)
  4006e2:	601a      	str	r2, [r3, #0]
	
	get_Data_Pos(&(control_pos_sens_deltas[0]), &control_pos_sens_sector, &control_pos_sens_time_in_current_sector);
  4006e4:	4a07      	ldr	r2, [pc, #28]	; (400704 <gather_control_data+0x28>)
  4006e6:	4908      	ldr	r1, [pc, #32]	; (400708 <gather_control_data+0x2c>)
  4006e8:	4808      	ldr	r0, [pc, #32]	; (40070c <gather_control_data+0x30>)
  4006ea:	4b09      	ldr	r3, [pc, #36]	; (400710 <gather_control_data+0x34>)
  4006ec:	4798      	blx	r3
	
	
	//do last as this is the most frequently updated data
	encoder_get_angle(& control_encoder_angle);
  4006ee:	4809      	ldr	r0, [pc, #36]	; (400714 <gather_control_data+0x38>)
  4006f0:	4b09      	ldr	r3, [pc, #36]	; (400718 <gather_control_data+0x3c>)
  4006f2:	4798      	blx	r3
	
	gather_data_time = time_get_delta_us();
  4006f4:	4b09      	ldr	r3, [pc, #36]	; (40071c <gather_control_data+0x40>)
  4006f6:	4798      	blx	r3
  4006f8:	4b09      	ldr	r3, [pc, #36]	; (400720 <gather_control_data+0x44>)
  4006fa:	6018      	str	r0, [r3, #0]
  4006fc:	bd08      	pop	{r3, pc}
  4006fe:	bf00      	nop
  400700:	20400630 	.word	0x20400630
  400704:	20400550 	.word	0x20400550
  400708:	204005d0 	.word	0x204005d0
  40070c:	20400604 	.word	0x20400604
  400710:	004011e9 	.word	0x004011e9
  400714:	2040054c 	.word	0x2040054c
  400718:	00400f29 	.word	0x00400f29
  40071c:	00401849 	.word	0x00401849
  400720:	204006bc 	.word	0x204006bc

00400724 <start_control_loop_dummy>:


int control_delay;
//process ADC data and start the control loop
//this is being called from the ADC DMA, so we know that the analog sensor values passed are not going to change, hence use pointers instead of copyin data
void start_control_loop_dummy(int * currentsss, int voltageee){
  400724:	b5f0      	push	{r4, r5, r6, r7, lr}
  400726:	b083      	sub	sp, #12
  400728:	4606      	mov	r6, r0
  40072a:	460f      	mov	r7, r1
	control_currents[0] = fy_z0;
	
	*/
	
	//store in local variables to prevent data from being overwritten
	control_currents[0] = DLPF_Filter(&DLPF_Curr_A,reconstruct_curr_A( currentsss[0]));
  40072c:	6800      	ldr	r0, [r0, #0]
  40072e:	4b30      	ldr	r3, [pc, #192]	; (4007f0 <start_control_loop_dummy+0xcc>)
  400730:	4798      	blx	r3
  400732:	4601      	mov	r1, r0
  400734:	482f      	ldr	r0, [pc, #188]	; (4007f4 <start_control_loop_dummy+0xd0>)
  400736:	4d30      	ldr	r5, [pc, #192]	; (4007f8 <start_control_loop_dummy+0xd4>)
  400738:	47a8      	blx	r5
  40073a:	4c30      	ldr	r4, [pc, #192]	; (4007fc <start_control_loop_dummy+0xd8>)
  40073c:	6020      	str	r0, [r4, #0]
	control_currents[1] = DLPF_Filter(&DLPF_Curr_B,reconstruct_curr_B( currentsss[1]));
  40073e:	6870      	ldr	r0, [r6, #4]
  400740:	4b2f      	ldr	r3, [pc, #188]	; (400800 <start_control_loop_dummy+0xdc>)
  400742:	4798      	blx	r3
  400744:	4601      	mov	r1, r0
  400746:	482f      	ldr	r0, [pc, #188]	; (400804 <start_control_loop_dummy+0xe0>)
  400748:	47a8      	blx	r5
  40074a:	6060      	str	r0, [r4, #4]
	control_currents[2] = DLPF_Filter(&DLPF_Curr_C,reconstruct_curr_C( currentsss[2]));
  40074c:	68b0      	ldr	r0, [r6, #8]
  40074e:	4b2e      	ldr	r3, [pc, #184]	; (400808 <start_control_loop_dummy+0xe4>)
  400750:	4798      	blx	r3
  400752:	4601      	mov	r1, r0
  400754:	482d      	ldr	r0, [pc, #180]	; (40080c <start_control_loop_dummy+0xe8>)
  400756:	47a8      	blx	r5
  400758:	60a0      	str	r0, [r4, #8]
	
	control_supply_voltage = reconstruct_bus_voltage( voltageee);
  40075a:	4638      	mov	r0, r7
  40075c:	4b2c      	ldr	r3, [pc, #176]	; (400810 <start_control_loop_dummy+0xec>)
  40075e:	4798      	blx	r3
  400760:	4b2c      	ldr	r3, [pc, #176]	; (400814 <start_control_loop_dummy+0xf0>)
  400762:	6018      	str	r0, [r3, #0]
	
	//for testing
	control_torque_request = 1.0;
  400764:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
  400768:	4b2b      	ldr	r3, [pc, #172]	; (400818 <start_control_loop_dummy+0xf4>)
  40076a:	601a      	str	r2, [r3, #0]
	tcntr++;
  40076c:	4a2b      	ldr	r2, [pc, #172]	; (40081c <start_control_loop_dummy+0xf8>)
  40076e:	6813      	ldr	r3, [r2, #0]
  400770:	3301      	adds	r3, #1
  400772:	6013      	str	r3, [r2, #0]
	if(tcntr == 45000){
  400774:	f64a 72c8 	movw	r2, #45000	; 0xafc8
  400778:	4293      	cmp	r3, r2
  40077a:	d018      	beq.n	4007ae <start_control_loop_dummy+0x8a>
		tcntr = 45000-1;
		control_torque_request = 2.0;
	}
	//control_encoder_angle = 3.1416/(2*5*15);
	fake_angle =  fake_angle + 1 /(5*15 * 15000);
  40077c:	4b28      	ldr	r3, [pc, #160]	; (400820 <start_control_loop_dummy+0xfc>)
  40077e:	edd3 7a00 	vldr	s15, [r3]
  400782:	ed9f 7a28 	vldr	s14, [pc, #160]	; 400824 <start_control_loop_dummy+0x100>
  400786:	ee77 7a87 	vadd.f32	s15, s15, s14
  40078a:	edc3 7a00 	vstr	s15, [r3]
	
	fcntr++;
  40078e:	4a26      	ldr	r2, [pc, #152]	; (400828 <start_control_loop_dummy+0x104>)
  400790:	6813      	ldr	r3, [r2, #0]
  400792:	3301      	adds	r3, #1
  400794:	6013      	str	r3, [r2, #0]
	if(fcntr == 10000){
  400796:	f242 7210 	movw	r2, #10000	; 0x2710
  40079a:	4293      	cmp	r3, r2
  40079c:	d010      	beq.n	4007c0 <start_control_loop_dummy+0x9c>
// 		DLPF_Print_IO(&DLPF_Curr_B);
// 		printf("LPF C \n");
// 		DLPF_Print_IO(&DLPF_Curr_C);
	}
	
	control_delay++;
  40079e:	4a23      	ldr	r2, [pc, #140]	; (40082c <start_control_loop_dummy+0x108>)
  4007a0:	6813      	ldr	r3, [r2, #0]
  4007a2:	3301      	adds	r3, #1
  4007a4:	6013      	str	r3, [r2, #0]
	if(control_delay >10){
  4007a6:	2b0a      	cmp	r3, #10
  4007a8:	dc0e      	bgt.n	4007c8 <start_control_loop_dummy+0xa4>
		//printf("fake %f \n", fake_angle);
		//start control loop below
		Control(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, (float *) control_pos_sens_deltas, control_encoder_angle);
		//controlV(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, (float *) control_pos_sens_deltas, control_encoder_angle);
	}
  4007aa:	b003      	add	sp, #12
  4007ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		tcntr = 45000-1;
  4007ae:	f64a 72c7 	movw	r2, #44999	; 0xafc7
  4007b2:	4b1a      	ldr	r3, [pc, #104]	; (40081c <start_control_loop_dummy+0xf8>)
  4007b4:	601a      	str	r2, [r3, #0]
		control_torque_request = 2.0;
  4007b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4007ba:	4b17      	ldr	r3, [pc, #92]	; (400818 <start_control_loop_dummy+0xf4>)
  4007bc:	601a      	str	r2, [r3, #0]
  4007be:	e7dd      	b.n	40077c <start_control_loop_dummy+0x58>
		fcntr =0;
  4007c0:	2200      	movs	r2, #0
  4007c2:	4b19      	ldr	r3, [pc, #100]	; (400828 <start_control_loop_dummy+0x104>)
  4007c4:	601a      	str	r2, [r3, #0]
  4007c6:	e7ea      	b.n	40079e <start_control_loop_dummy+0x7a>
		control_delay = 10;
  4007c8:	220a      	movs	r2, #10
  4007ca:	4b18      	ldr	r3, [pc, #96]	; (40082c <start_control_loop_dummy+0x108>)
  4007cc:	601a      	str	r2, [r3, #0]
		Control(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, (float *) control_pos_sens_deltas, control_encoder_angle);
  4007ce:	4b18      	ldr	r3, [pc, #96]	; (400830 <start_control_loop_dummy+0x10c>)
  4007d0:	681b      	ldr	r3, [r3, #0]
  4007d2:	4a18      	ldr	r2, [pc, #96]	; (400834 <start_control_loop_dummy+0x110>)
  4007d4:	6812      	ldr	r2, [r2, #0]
  4007d6:	4910      	ldr	r1, [pc, #64]	; (400818 <start_control_loop_dummy+0xf4>)
  4007d8:	680c      	ldr	r4, [r1, #0]
  4007da:	4917      	ldr	r1, [pc, #92]	; (400838 <start_control_loop_dummy+0x114>)
  4007dc:	6809      	ldr	r1, [r1, #0]
  4007de:	9101      	str	r1, [sp, #4]
  4007e0:	4916      	ldr	r1, [pc, #88]	; (40083c <start_control_loop_dummy+0x118>)
  4007e2:	9100      	str	r1, [sp, #0]
  4007e4:	4601      	mov	r1, r0
  4007e6:	4620      	mov	r0, r4
  4007e8:	4c15      	ldr	r4, [pc, #84]	; (400840 <start_control_loop_dummy+0x11c>)
  4007ea:	47a0      	blx	r4
  4007ec:	e7dd      	b.n	4007aa <start_control_loop_dummy+0x86>
  4007ee:	bf00      	nop
  4007f0:	00400c51 	.word	0x00400c51
  4007f4:	20400640 	.word	0x20400640
  4007f8:	00400961 	.word	0x00400961
  4007fc:	20400634 	.word	0x20400634
  400800:	00400ca1 	.word	0x00400ca1
  400804:	204005b4 	.word	0x204005b4
  400808:	00400cf1 	.word	0x00400cf1
  40080c:	20400578 	.word	0x20400578
  400810:	00400c01 	.word	0x00400c01
  400814:	20400590 	.word	0x20400590
  400818:	20400630 	.word	0x20400630
  40081c:	204006c0 	.word	0x204006c0
  400820:	204006e8 	.word	0x204006e8
  400824:	00000000 	.word	0x00000000
  400828:	204006f0 	.word	0x204006f0
  40082c:	20400658 	.word	0x20400658
  400830:	20400550 	.word	0x20400550
  400834:	204005d0 	.word	0x204005d0
  400838:	2040054c 	.word	0x2040054c
  40083c:	20400604 	.word	0x20400604
  400840:	00400461 	.word	0x00400461

00400844 <DLPF_Init>:
#include <atmel_start.h>
#include "arm_math.h"



void DLPF_Init(struct DLPF* LPF, int order, float cutoff_freq, float sampling_freq){
  400844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400848:	ed2d 8b02 	vpush	{d8}
  40084c:	4604      	mov	r4, r0
  40084e:	460e      	mov	r6, r1
  400850:	ee08 2a10 	vmov	s16, r2
  400854:	ee08 3a90 	vmov	s17, r3
	//index 0 <=> z^-1, index 1 <=> z^-2 etc
	//some of the arrays are one larger than they need to be but that is worth the ease of programming
	LPF->previous_inputs	= (float *) malloc((order+1)*sizeof(float));
  400858:	1c4f      	adds	r7, r1, #1
  40085a:	00bd      	lsls	r5, r7, #2
  40085c:	4628      	mov	r0, r5
  40085e:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 400954 <DLPF_Init+0x110>
  400862:	47c0      	blx	r8
  400864:	60a0      	str	r0, [r4, #8]
	LPF->previous_outputs	= (float *) malloc((order+1)*sizeof(float));
  400866:	4628      	mov	r0, r5
  400868:	47c0      	blx	r8
  40086a:	60e0      	str	r0, [r4, #12]

	LPF->order = order;
  40086c:	6026      	str	r6, [r4, #0]
	LPF->array_size = order + 1;
  40086e:	6067      	str	r7, [r4, #4]
	
	
	
	if (LPF->order == 1){
  400870:	2e01      	cmp	r6, #1
  400872:	d04b      	beq.n	40090c <DLPF_Init+0xc8>
		LPF->coef_output[0] = 0;
		LPF->coef_output[1] = (temp-1) / (common_denom);
	}
	
	//orders higher than two not supported, but it is possible to input the values manually
	if (LPF->order >= 2){
  400874:	6823      	ldr	r3, [r4, #0]
  400876:	2b01      	cmp	r3, #1
  400878:	dd44      	ble.n	400904 <DLPF_Init+0xc0>
		//second order butterworth filter
		LPF->order = 2;
  40087a:	2302      	movs	r3, #2
  40087c:	6023      	str	r3, [r4, #0]
		
		LPF->coef_input			= (float *) malloc((order+1)*sizeof(float));
  40087e:	4628      	mov	r0, r5
  400880:	4f34      	ldr	r7, [pc, #208]	; (400954 <DLPF_Init+0x110>)
  400882:	47b8      	blx	r7
  400884:	4606      	mov	r6, r0
  400886:	6120      	str	r0, [r4, #16]
		LPF->coef_output		= (float *) malloc((order+1)*sizeof(float));
  400888:	4628      	mov	r0, r5
  40088a:	47b8      	blx	r7
  40088c:	6160      	str	r0, [r4, #20]
		
		float temp = sampling_freq / (PI * cutoff_freq);
  40088e:	eddf 7a32 	vldr	s15, [pc, #200]	; 400958 <DLPF_Init+0x114>
  400892:	ee28 8a27 	vmul.f32	s16, s16, s15
  400896:	ee88 7a88 	vdiv.f32	s14, s17, s16
		float zeta = 1.4142;	//sqrt 2
		
		float common_denom = temp*temp + zeta *temp + 1;
  40089a:	ee67 7a07 	vmul.f32	s15, s14, s14
  40089e:	eddf 5a2f 	vldr	s11, [pc, #188]	; 40095c <DLPF_Init+0x118>
  4008a2:	ee67 5a25 	vmul.f32	s11, s14, s11
  4008a6:	ee77 6aa5 	vadd.f32	s13, s15, s11
  4008aa:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
  4008ae:	ee76 6a85 	vadd.f32	s13, s13, s10
		LPF->coef_input[0] = 1 / (common_denom);
  4008b2:	eec5 4a26 	vdiv.f32	s9, s10, s13
  4008b6:	edc6 4a00 	vstr	s9, [r6]
		LPF->coef_input[1] = 2 / (common_denom);
  4008ba:	6923      	ldr	r3, [r4, #16]
  4008bc:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
  4008c0:	ee86 4a26 	vdiv.f32	s8, s12, s13
  4008c4:	ed83 4a01 	vstr	s8, [r3, #4]
		LPF->coef_input[2] = 1 / (common_denom);
  4008c8:	6923      	ldr	r3, [r4, #16]
  4008ca:	edc3 4a02 	vstr	s9, [r3, #8]
		
		LPF->coef_output[0] = 0;
  4008ce:	6963      	ldr	r3, [r4, #20]
  4008d0:	2200      	movs	r2, #0
  4008d2:	601a      	str	r2, [r3, #0]
		LPF->coef_output[1] = - (2 - 2*temp*temp) / (common_denom);
  4008d4:	6963      	ldr	r3, [r4, #20]
  4008d6:	ee77 4a07 	vadd.f32	s9, s14, s14
  4008da:	ee27 7a24 	vmul.f32	s14, s14, s9
  4008de:	ee36 7a47 	vsub.f32	s14, s12, s14
  4008e2:	eeb1 7a47 	vneg.f32	s14, s14
  4008e6:	ee87 6a26 	vdiv.f32	s12, s14, s13
  4008ea:	ed83 6a01 	vstr	s12, [r3, #4]
		LPF->coef_output[2] = - (temp*temp - zeta *temp + 1) / (common_denom);
  4008ee:	6963      	ldr	r3, [r4, #20]
  4008f0:	ee77 7ae5 	vsub.f32	s15, s15, s11
  4008f4:	ee77 7a85 	vadd.f32	s15, s15, s10
  4008f8:	eef1 7a67 	vneg.f32	s15, s15
  4008fc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400900:	ed83 7a02 	vstr	s14, [r3, #8]
	}
	
	//DLPF_Print_Coeff(LPF);
	
}
  400904:	ecbd 8b02 	vpop	{d8}
  400908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		LPF->coef_input			= (float *) malloc((order+1)*sizeof(float));
  40090c:	4628      	mov	r0, r5
  40090e:	47c0      	blx	r8
  400910:	4606      	mov	r6, r0
  400912:	6120      	str	r0, [r4, #16]
		LPF->coef_output		= (float *) malloc((order+1)*sizeof(float));
  400914:	4628      	mov	r0, r5
  400916:	47c0      	blx	r8
  400918:	6160      	str	r0, [r4, #20]
		float temp = sampling_freq / (PI * cutoff_freq);
  40091a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 400958 <DLPF_Init+0x114>
  40091e:	ee28 7a07 	vmul.f32	s14, s16, s14
  400922:	eec8 7a87 	vdiv.f32	s15, s17, s14
		float common_denom = 1+temp;
  400926:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  40092a:	ee77 6a87 	vadd.f32	s13, s15, s14
		LPF->coef_input[0] = 1 / (common_denom);
  40092e:	ee87 6a26 	vdiv.f32	s12, s14, s13
  400932:	ed86 6a00 	vstr	s12, [r6]
		LPF->coef_input[1] = 1 / (common_denom);
  400936:	6923      	ldr	r3, [r4, #16]
  400938:	ed83 6a01 	vstr	s12, [r3, #4]
		LPF->coef_output[0] = 0;
  40093c:	6963      	ldr	r3, [r4, #20]
  40093e:	2200      	movs	r2, #0
  400940:	601a      	str	r2, [r3, #0]
		LPF->coef_output[1] = (temp-1) / (common_denom);
  400942:	6963      	ldr	r3, [r4, #20]
  400944:	ee77 7ac7 	vsub.f32	s15, s15, s14
  400948:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  40094c:	ed83 7a01 	vstr	s14, [r3, #4]
  400950:	e790      	b.n	400874 <DLPF_Init+0x30>
  400952:	bf00      	nop
  400954:	00405a91 	.word	0x00405a91
  400958:	40490fdb 	.word	0x40490fdb
  40095c:	3fb50481 	.word	0x3fb50481

00400960 <DLPF_Filter>:

float DLPF_Filter(struct DLPF* LPF, float input){
	//there is a more efficient way of doing this whole calculation, but it shouldnt matter in this case
	LPF->previous_inputs[0] = input;
  400960:	6883      	ldr	r3, [r0, #8]
  400962:	6019      	str	r1, [r3, #0]
	
	float output =0;
	for (int i=0;i <= LPF->order;i++){
  400964:	2200      	movs	r2, #0
	float output =0;
  400966:	eddf 7a20 	vldr	s15, [pc, #128]	; 4009e8 <DLPF_Filter+0x88>
	for (int i=0;i <= LPF->order;i++){
  40096a:	e019      	b.n	4009a0 <DLPF_Filter+0x40>
		output += LPF->previous_inputs[i] * LPF->coef_input[i];
  40096c:	6881      	ldr	r1, [r0, #8]
  40096e:	0093      	lsls	r3, r2, #2
  400970:	4419      	add	r1, r3
  400972:	ed91 7a00 	vldr	s14, [r1]
  400976:	6901      	ldr	r1, [r0, #16]
  400978:	4419      	add	r1, r3
  40097a:	edd1 6a00 	vldr	s13, [r1]
  40097e:	ee27 7a26 	vmul.f32	s14, s14, s13
  400982:	ee77 7a87 	vadd.f32	s15, s15, s14
		output += LPF->previous_outputs[i] * LPF->coef_output[i];
  400986:	68c1      	ldr	r1, [r0, #12]
  400988:	4419      	add	r1, r3
  40098a:	ed91 7a00 	vldr	s14, [r1]
  40098e:	6941      	ldr	r1, [r0, #20]
  400990:	440b      	add	r3, r1
  400992:	edd3 6a00 	vldr	s13, [r3]
  400996:	ee27 7a26 	vmul.f32	s14, s14, s13
  40099a:	ee77 7a87 	vadd.f32	s15, s15, s14
	for (int i=0;i <= LPF->order;i++){
  40099e:	3201      	adds	r2, #1
  4009a0:	6803      	ldr	r3, [r0, #0]
  4009a2:	429a      	cmp	r2, r3
  4009a4:	dde2      	ble.n	40096c <DLPF_Filter+0xc>
	}
	
	LPF->previous_outputs[0] = output;
  4009a6:	68c3      	ldr	r3, [r0, #12]
  4009a8:	edc3 7a00 	vstr	s15, [r3]
	
	//shift values back by one z
	for(int i=LPF->array_size-1; i>0; i--){
  4009ac:	6842      	ldr	r2, [r0, #4]
  4009ae:	3a01      	subs	r2, #1
  4009b0:	2a00      	cmp	r2, #0
  4009b2:	dd16      	ble.n	4009e2 <DLPF_Filter+0x82>
float DLPF_Filter(struct DLPF* LPF, float input){
  4009b4:	b430      	push	{r4, r5}
		LPF->previous_inputs[i] = LPF->previous_inputs[i-1];
  4009b6:	6884      	ldr	r4, [r0, #8]
  4009b8:	0091      	lsls	r1, r2, #2
  4009ba:	1865      	adds	r5, r4, r1
  4009bc:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  4009c0:	4413      	add	r3, r2
  4009c2:	009b      	lsls	r3, r3, #2
  4009c4:	441c      	add	r4, r3
  4009c6:	6824      	ldr	r4, [r4, #0]
  4009c8:	602c      	str	r4, [r5, #0]
		LPF->previous_outputs[i] = LPF->previous_outputs[i-1];
  4009ca:	68c4      	ldr	r4, [r0, #12]
  4009cc:	4421      	add	r1, r4
  4009ce:	4423      	add	r3, r4
  4009d0:	681b      	ldr	r3, [r3, #0]
  4009d2:	600b      	str	r3, [r1, #0]
	for(int i=LPF->array_size-1; i>0; i--){
  4009d4:	3a01      	subs	r2, #1
  4009d6:	2a00      	cmp	r2, #0
  4009d8:	dced      	bgt.n	4009b6 <DLPF_Filter+0x56>
	}
	
	return output;
}
  4009da:	ee17 0a90 	vmov	r0, s15
  4009de:	bc30      	pop	{r4, r5}
  4009e0:	4770      	bx	lr
  4009e2:	ee17 0a90 	vmov	r0, s15
  4009e6:	4770      	bx	lr
	...

004009f0 <EstimateThetaHS>:
	}

	return theta_e_ENC;
}

float EstimateThetaHS(int pos_HS_state, float pos_HS_t1, float *pos_HS_dts){
  4009f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4009f4:	ed2d 8b02 	vpush	{d8}
  4009f8:	b082      	sub	sp, #8
  4009fa:	ee08 1a10 	vmov	s16, r1
  4009fe:	4690      	mov	r8, r2
//Estimates angle based on hall sensors. Times are in microseconds, how they are passed is in positionsensors.c
float Angle = (pos_HS_state - 1.0 + pos_HS_t1/pos_HS_dts[0] + 0.5*(1.0/pos_HS_dts[1] - 1.0/pos_HS_dts[0])*pos_HS_t1*pos_HS_t1)*PI_OVER_3;
  400a00:	4b2d      	ldr	r3, [pc, #180]	; (400ab8 <EstimateThetaHS+0xc8>)
  400a02:	4798      	blx	r3
  400a04:	4c2d      	ldr	r4, [pc, #180]	; (400abc <EstimateThetaHS+0xcc>)
  400a06:	2200      	movs	r2, #0
  400a08:	4b2d      	ldr	r3, [pc, #180]	; (400ac0 <EstimateThetaHS+0xd0>)
  400a0a:	47a0      	blx	r4
  400a0c:	4606      	mov	r6, r0
  400a0e:	460f      	mov	r7, r1
  400a10:	edd8 8a00 	vldr	s17, [r8]
  400a14:	4d2b      	ldr	r5, [pc, #172]	; (400ac4 <EstimateThetaHS+0xd4>)
  400a16:	eec8 7a28 	vdiv.f32	s15, s16, s17
  400a1a:	ee17 0a90 	vmov	r0, s15
  400a1e:	47a8      	blx	r5
  400a20:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 400ad8 <EstimateThetaHS+0xe8>
  400a24:	4602      	mov	r2, r0
  400a26:	460b      	mov	r3, r1
  400a28:	4630      	mov	r0, r6
  400a2a:	4639      	mov	r1, r7
  400a2c:	47d0      	blx	sl
  400a2e:	e9cd 0100 	strd	r0, r1, [sp]
  400a32:	f8d8 0004 	ldr.w	r0, [r8, #4]
  400a36:	47a8      	blx	r5
  400a38:	4e23      	ldr	r6, [pc, #140]	; (400ac8 <EstimateThetaHS+0xd8>)
  400a3a:	4602      	mov	r2, r0
  400a3c:	460b      	mov	r3, r1
  400a3e:	2000      	movs	r0, #0
  400a40:	491f      	ldr	r1, [pc, #124]	; (400ac0 <EstimateThetaHS+0xd0>)
  400a42:	47b0      	blx	r6
  400a44:	4680      	mov	r8, r0
  400a46:	4689      	mov	r9, r1
  400a48:	ee18 0a90 	vmov	r0, s17
  400a4c:	47a8      	blx	r5
  400a4e:	4602      	mov	r2, r0
  400a50:	460b      	mov	r3, r1
  400a52:	2000      	movs	r0, #0
  400a54:	491a      	ldr	r1, [pc, #104]	; (400ac0 <EstimateThetaHS+0xd0>)
  400a56:	47b0      	blx	r6
  400a58:	4602      	mov	r2, r0
  400a5a:	460b      	mov	r3, r1
  400a5c:	4640      	mov	r0, r8
  400a5e:	4649      	mov	r1, r9
  400a60:	47a0      	blx	r4
  400a62:	4c1a      	ldr	r4, [pc, #104]	; (400acc <EstimateThetaHS+0xdc>)
  400a64:	2200      	movs	r2, #0
  400a66:	4b1a      	ldr	r3, [pc, #104]	; (400ad0 <EstimateThetaHS+0xe0>)
  400a68:	47a0      	blx	r4
  400a6a:	4606      	mov	r6, r0
  400a6c:	460f      	mov	r7, r1
  400a6e:	ee18 0a10 	vmov	r0, s16
  400a72:	47a8      	blx	r5
  400a74:	4680      	mov	r8, r0
  400a76:	4689      	mov	r9, r1
  400a78:	4602      	mov	r2, r0
  400a7a:	460b      	mov	r3, r1
  400a7c:	4630      	mov	r0, r6
  400a7e:	4639      	mov	r1, r7
  400a80:	47a0      	blx	r4
  400a82:	4602      	mov	r2, r0
  400a84:	460b      	mov	r3, r1
  400a86:	4640      	mov	r0, r8
  400a88:	4649      	mov	r1, r9
  400a8a:	47a0      	blx	r4
  400a8c:	4602      	mov	r2, r0
  400a8e:	460b      	mov	r3, r1
  400a90:	e9dd 0100 	ldrd	r0, r1, [sp]
  400a94:	47d0      	blx	sl
  400a96:	a306      	add	r3, pc, #24	; (adr r3, 400ab0 <EstimateThetaHS+0xc0>)
  400a98:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a9c:	47a0      	blx	r4
  400a9e:	4b0d      	ldr	r3, [pc, #52]	; (400ad4 <EstimateThetaHS+0xe4>)
  400aa0:	4798      	blx	r3
return Angle;
}
  400aa2:	b002      	add	sp, #8
  400aa4:	ecbd 8b02 	vpop	{d8}
  400aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400aac:	f3af 8000 	nop.w
  400ab0:	382daf40 	.word	0x382daf40
  400ab4:	3ff0c152 	.word	0x3ff0c152
  400ab8:	00405321 	.word	0x00405321
  400abc:	00405085 	.word	0x00405085
  400ac0:	3ff00000 	.word	0x3ff00000
  400ac4:	00405345 	.word	0x00405345
  400ac8:	00405641 	.word	0x00405641
  400acc:	004053ed 	.word	0x004053ed
  400ad0:	3fe00000 	.word	0x3fe00000
  400ad4:	0040599d 	.word	0x0040599d
  400ad8:	00405089 	.word	0x00405089

00400adc <EstimateTheta>:
float EstimateTheta(int pos_HS_state, float pos_HS_t1, float *pos_HS_dts, float pos_ENC_angle){
  400adc:	b508      	push	{r3, lr}
  400ade:	ed2d 8b02 	vpush	{d8}
  400ae2:	ee08 3a10 	vmov	s16, r3
	theta_e_HS = EstimateThetaHS(pos_HS_state, pos_HS_t1, pos_HS_dts);
  400ae6:	4b11      	ldr	r3, [pc, #68]	; (400b2c <EstimateTheta+0x50>)
  400ae8:	4798      	blx	r3
  400aea:	4b11      	ldr	r3, [pc, #68]	; (400b30 <EstimateTheta+0x54>)
  400aec:	6018      	str	r0, [r3, #0]
	theta_e_ENC = pos_ENC_angle*(PP*GR);
  400aee:	eddf 7a11 	vldr	s15, [pc, #68]	; 400b34 <EstimateTheta+0x58>
  400af2:	ee68 7a27 	vmul.f32	s15, s16, s15
  400af6:	4b10      	ldr	r3, [pc, #64]	; (400b38 <EstimateTheta+0x5c>)
  400af8:	edc3 7a00 	vstr	s15, [r3]
	counting++;
  400afc:	4a0f      	ldr	r2, [pc, #60]	; (400b3c <EstimateTheta+0x60>)
  400afe:	6813      	ldr	r3, [r2, #0]
  400b00:	3301      	adds	r3, #1
  400b02:	6013      	str	r3, [r2, #0]
	if(counting == 199){
  400b04:	2bc7      	cmp	r3, #199	; 0xc7
  400b06:	d004      	beq.n	400b12 <EstimateTheta+0x36>
}
  400b08:	ee17 0a90 	vmov	r0, s15
  400b0c:	ecbd 8b02 	vpop	{d8}
  400b10:	bd08      	pop	{r3, pc}
		AnglesENC[counting] = theta_e_ENC;
  400b12:	009b      	lsls	r3, r3, #2
  400b14:	4a0a      	ldr	r2, [pc, #40]	; (400b40 <EstimateTheta+0x64>)
  400b16:	441a      	add	r2, r3
  400b18:	edc2 7a00 	vstr	s15, [r2]
		AnglesHS[counting] = theta_e_HS;		
  400b1c:	4a09      	ldr	r2, [pc, #36]	; (400b44 <EstimateTheta+0x68>)
  400b1e:	4413      	add	r3, r2
  400b20:	6018      	str	r0, [r3, #0]
		counting = 0;
  400b22:	2200      	movs	r2, #0
  400b24:	4b05      	ldr	r3, [pc, #20]	; (400b3c <EstimateTheta+0x60>)
  400b26:	601a      	str	r2, [r3, #0]
	return theta_e_ENC;
  400b28:	e7ee      	b.n	400b08 <EstimateTheta+0x2c>
  400b2a:	bf00      	nop
  400b2c:	004009f1 	.word	0x004009f1
  400b30:	20400624 	.word	0x20400624
  400b34:	42960000 	.word	0x42960000
  400b38:	204005cc 	.word	0x204005cc
  400b3c:	20400a18 	.word	0x20400a18
  400b40:	204006f8 	.word	0x204006f8
  400b44:	20400a1c 	.word	0x20400a1c

00400b48 <PID_init_cts>:
  400b48:	6083      	str	r3, [r0, #8]
  400b4a:	6042      	str	r2, [r0, #4]
  400b4c:	6001      	str	r1, [r0, #0]
  400b4e:	2300      	movs	r3, #0
  400b50:	6103      	str	r3, [r0, #16]
  400b52:	60c3      	str	r3, [r0, #12]
  400b54:	2301      	movs	r3, #1
  400b56:	7603      	strb	r3, [r0, #24]
  400b58:	9b00      	ldr	r3, [sp, #0]
  400b5a:	6143      	str	r3, [r0, #20]
  400b5c:	4770      	bx	lr
	...

00400b60 <runPID>:
  400b60:	ee07 1a90 	vmov	s15, r1
  400b64:	ee07 2a10 	vmov	s14, r2
  400b68:	ee77 6ac7 	vsub.f32	s13, s15, s14
  400b6c:	ed90 7a00 	vldr	s14, [r0]
  400b70:	ee26 7a87 	vmul.f32	s14, s13, s14
  400b74:	edd0 7a01 	vldr	s15, [r0, #4]
  400b78:	ed90 6a05 	vldr	s12, [r0, #20]
  400b7c:	ee26 6a86 	vmul.f32	s12, s13, s12
  400b80:	ee67 7a86 	vmul.f32	s15, s15, s12
  400b84:	ed90 6a04 	vldr	s12, [r0, #16]
  400b88:	ee77 7a86 	vadd.f32	s15, s15, s12
  400b8c:	edc0 7a04 	vstr	s15, [r0, #16]
  400b90:	eeb3 6a04 	vmov.f32	s12, #52	; 0x41a00000  20.0
  400b94:	eef4 7ac6 	vcmpe.f32	s15, s12
  400b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b9c:	dd01      	ble.n	400ba2 <runPID+0x42>
  400b9e:	4b0b      	ldr	r3, [pc, #44]	; (400bcc <runPID+0x6c>)
  400ba0:	6103      	str	r3, [r0, #16]
  400ba2:	ed90 6a04 	vldr	s12, [r0, #16]
  400ba6:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
  400baa:	eeb4 6ae7 	vcmpe.f32	s12, s15
  400bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400bb2:	d501      	bpl.n	400bb8 <runPID+0x58>
  400bb4:	4b06      	ldr	r3, [pc, #24]	; (400bd0 <runPID+0x70>)
  400bb6:	6103      	str	r3, [r0, #16]
  400bb8:	edc0 6a03 	vstr	s13, [r0, #12]
  400bbc:	edd0 7a04 	vldr	s15, [r0, #16]
  400bc0:	ee77 7a27 	vadd.f32	s15, s14, s15
  400bc4:	ee17 0a90 	vmov	r0, s15
  400bc8:	4770      	bx	lr
  400bca:	bf00      	nop
  400bcc:	40a00000 	.word	0x40a00000
  400bd0:	c0a00000 	.word	0xc0a00000

00400bd4 <calibrate_curr_sensors>:
  400bd4:	2300      	movs	r3, #0
  400bd6:	4a05      	ldr	r2, [pc, #20]	; (400bec <calibrate_curr_sensors+0x18>)
  400bd8:	6013      	str	r3, [r2, #0]
  400bda:	4a05      	ldr	r2, [pc, #20]	; (400bf0 <calibrate_curr_sensors+0x1c>)
  400bdc:	6013      	str	r3, [r2, #0]
  400bde:	4a05      	ldr	r2, [pc, #20]	; (400bf4 <calibrate_curr_sensors+0x20>)
  400be0:	6013      	str	r3, [r2, #0]
  400be2:	4b05      	ldr	r3, [pc, #20]	; (400bf8 <calibrate_curr_sensors+0x24>)
  400be4:	6018      	str	r0, [r3, #0]
  400be6:	4b05      	ldr	r3, [pc, #20]	; (400bfc <calibrate_curr_sensors+0x28>)
  400be8:	6018      	str	r0, [r3, #0]
  400bea:	4770      	bx	lr
  400bec:	204006b0 	.word	0x204006b0
  400bf0:	204006c4 	.word	0x204006c4
  400bf4:	20400684 	.word	0x20400684
  400bf8:	204006b8 	.word	0x204006b8
  400bfc:	20400698 	.word	0x20400698

00400c00 <reconstruct_bus_voltage>:
  400c00:	2000      	movs	r0, #0
  400c02:	4770      	bx	lr
  400c04:	0000      	movs	r0, r0
	...

00400c08 <raw_data_to_voltage>:
  400c08:	b510      	push	{r4, lr}
  400c0a:	ee07 0a90 	vmov	s15, r0
  400c0e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  400c12:	eddf 7a0b 	vldr	s15, [pc, #44]	; 400c40 <raw_data_to_voltage+0x38>
  400c16:	ee67 7a27 	vmul.f32	s15, s14, s15
  400c1a:	ee17 0a90 	vmov	r0, s15
  400c1e:	4b09      	ldr	r3, [pc, #36]	; (400c44 <raw_data_to_voltage+0x3c>)
  400c20:	4798      	blx	r3
  400c22:	a305      	add	r3, pc, #20	; (adr r3, 400c38 <raw_data_to_voltage+0x30>)
  400c24:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c28:	4c07      	ldr	r4, [pc, #28]	; (400c48 <raw_data_to_voltage+0x40>)
  400c2a:	47a0      	blx	r4
  400c2c:	4b07      	ldr	r3, [pc, #28]	; (400c4c <raw_data_to_voltage+0x44>)
  400c2e:	4798      	blx	r3
  400c30:	bd10      	pop	{r4, pc}
  400c32:	bf00      	nop
  400c34:	f3af 8000 	nop.w
  400c38:	66666666 	.word	0x66666666
  400c3c:	400a6666 	.word	0x400a6666
  400c40:	39800000 	.word	0x39800000
  400c44:	00405345 	.word	0x00405345
  400c48:	004053ed 	.word	0x004053ed
  400c4c:	0040599d 	.word	0x0040599d

00400c50 <reconstruct_curr_A>:
  400c50:	b510      	push	{r4, lr}
  400c52:	4b0d      	ldr	r3, [pc, #52]	; (400c88 <reconstruct_curr_A+0x38>)
  400c54:	4798      	blx	r3
  400c56:	4b0d      	ldr	r3, [pc, #52]	; (400c8c <reconstruct_curr_A+0x3c>)
  400c58:	edd3 7a00 	vldr	s15, [r3]
  400c5c:	ee07 0a10 	vmov	s14, r0
  400c60:	ee77 7a67 	vsub.f32	s15, s14, s15
  400c64:	ee17 0a90 	vmov	r0, s15
  400c68:	4b09      	ldr	r3, [pc, #36]	; (400c90 <reconstruct_curr_A+0x40>)
  400c6a:	4798      	blx	r3
  400c6c:	a304      	add	r3, pc, #16	; (adr r3, 400c80 <reconstruct_curr_A+0x30>)
  400c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c72:	4c08      	ldr	r4, [pc, #32]	; (400c94 <reconstruct_curr_A+0x44>)
  400c74:	47a0      	blx	r4
  400c76:	4b08      	ldr	r3, [pc, #32]	; (400c98 <reconstruct_curr_A+0x48>)
  400c78:	4798      	blx	r3
  400c7a:	bd10      	pop	{r4, pc}
  400c7c:	f3af 8000 	nop.w
  400c80:	47ae147b 	.word	0x47ae147b
  400c84:	3f747ae1 	.word	0x3f747ae1
  400c88:	00400c09 	.word	0x00400c09
  400c8c:	204006b0 	.word	0x204006b0
  400c90:	00405345 	.word	0x00405345
  400c94:	00405641 	.word	0x00405641
  400c98:	0040599d 	.word	0x0040599d
  400c9c:	00000000 	.word	0x00000000

00400ca0 <reconstruct_curr_B>:
  400ca0:	b510      	push	{r4, lr}
  400ca2:	4b0d      	ldr	r3, [pc, #52]	; (400cd8 <reconstruct_curr_B+0x38>)
  400ca4:	4798      	blx	r3
  400ca6:	4b0d      	ldr	r3, [pc, #52]	; (400cdc <reconstruct_curr_B+0x3c>)
  400ca8:	edd3 7a00 	vldr	s15, [r3]
  400cac:	ee07 0a10 	vmov	s14, r0
  400cb0:	ee77 7a67 	vsub.f32	s15, s14, s15
  400cb4:	ee17 0a90 	vmov	r0, s15
  400cb8:	4b09      	ldr	r3, [pc, #36]	; (400ce0 <reconstruct_curr_B+0x40>)
  400cba:	4798      	blx	r3
  400cbc:	a304      	add	r3, pc, #16	; (adr r3, 400cd0 <reconstruct_curr_B+0x30>)
  400cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
  400cc2:	4c08      	ldr	r4, [pc, #32]	; (400ce4 <reconstruct_curr_B+0x44>)
  400cc4:	47a0      	blx	r4
  400cc6:	4b08      	ldr	r3, [pc, #32]	; (400ce8 <reconstruct_curr_B+0x48>)
  400cc8:	4798      	blx	r3
  400cca:	bd10      	pop	{r4, pc}
  400ccc:	f3af 8000 	nop.w
  400cd0:	47ae147b 	.word	0x47ae147b
  400cd4:	3f747ae1 	.word	0x3f747ae1
  400cd8:	00400c09 	.word	0x00400c09
  400cdc:	204006c4 	.word	0x204006c4
  400ce0:	00405345 	.word	0x00405345
  400ce4:	00405641 	.word	0x00405641
  400ce8:	0040599d 	.word	0x0040599d
  400cec:	00000000 	.word	0x00000000

00400cf0 <reconstruct_curr_C>:
  400cf0:	b510      	push	{r4, lr}
  400cf2:	4b0d      	ldr	r3, [pc, #52]	; (400d28 <reconstruct_curr_C+0x38>)
  400cf4:	4798      	blx	r3
  400cf6:	4b0d      	ldr	r3, [pc, #52]	; (400d2c <reconstruct_curr_C+0x3c>)
  400cf8:	edd3 7a00 	vldr	s15, [r3]
  400cfc:	ee07 0a10 	vmov	s14, r0
  400d00:	ee77 7a67 	vsub.f32	s15, s14, s15
  400d04:	ee17 0a90 	vmov	r0, s15
  400d08:	4b09      	ldr	r3, [pc, #36]	; (400d30 <reconstruct_curr_C+0x40>)
  400d0a:	4798      	blx	r3
  400d0c:	a304      	add	r3, pc, #16	; (adr r3, 400d20 <reconstruct_curr_C+0x30>)
  400d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400d12:	4c08      	ldr	r4, [pc, #32]	; (400d34 <reconstruct_curr_C+0x44>)
  400d14:	47a0      	blx	r4
  400d16:	4b08      	ldr	r3, [pc, #32]	; (400d38 <reconstruct_curr_C+0x48>)
  400d18:	4798      	blx	r3
  400d1a:	bd10      	pop	{r4, pc}
  400d1c:	f3af 8000 	nop.w
  400d20:	47ae147b 	.word	0x47ae147b
  400d24:	3f747ae1 	.word	0x3f747ae1
  400d28:	00400c09 	.word	0x00400c09
  400d2c:	20400684 	.word	0x20400684
  400d30:	00405345 	.word	0x00405345
  400d34:	00405641 	.word	0x00405641
  400d38:	0040599d 	.word	0x0040599d

00400d3c <encoder_init>:
  400d3c:	b508      	push	{r3, lr}
  400d3e:	4b56      	ldr	r3, [pc, #344]	; (400e98 <encoder_init+0x15c>)
  400d40:	699b      	ldr	r3, [r3, #24]
  400d42:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400d46:	d103      	bne.n	400d50 <encoder_init+0x14>
  400d48:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400d4c:	4b52      	ldr	r3, [pc, #328]	; (400e98 <encoder_init+0x15c>)
  400d4e:	611a      	str	r2, [r3, #16]
  400d50:	4b51      	ldr	r3, [pc, #324]	; (400e98 <encoder_init+0x15c>)
  400d52:	699b      	ldr	r3, [r3, #24]
  400d54:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d58:	d103      	bne.n	400d62 <encoder_init+0x26>
  400d5a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400d5e:	4b4e      	ldr	r3, [pc, #312]	; (400e98 <encoder_init+0x15c>)
  400d60:	611a      	str	r2, [r3, #16]
  400d62:	4b4d      	ldr	r3, [pc, #308]	; (400e98 <encoder_init+0x15c>)
  400d64:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  400d68:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  400d6c:	d104      	bne.n	400d78 <encoder_init+0x3c>
  400d6e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400d72:	4b49      	ldr	r3, [pc, #292]	; (400e98 <encoder_init+0x15c>)
  400d74:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400d78:	4b47      	ldr	r3, [pc, #284]	; (400e98 <encoder_init+0x15c>)
  400d7a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  400d7e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  400d82:	d104      	bne.n	400d8e <encoder_init+0x52>
  400d84:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400d88:	4b43      	ldr	r3, [pc, #268]	; (400e98 <encoder_init+0x15c>)
  400d8a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400d8e:	4943      	ldr	r1, [pc, #268]	; (400e9c <encoder_init+0x160>)
  400d90:	202d      	movs	r0, #45	; 0x2d
  400d92:	4b43      	ldr	r3, [pc, #268]	; (400ea0 <encoder_init+0x164>)
  400d94:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400d96:	4b43      	ldr	r3, [pc, #268]	; (400ea4 <encoder_init+0x168>)
  400d98:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d9c:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400d9e:	2240      	movs	r2, #64	; 0x40
  400da0:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400da4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400da8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400dac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400db0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400db4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400db8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400dbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400dc0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400dc4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400dc8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400dcc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400dd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400dd4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400dd8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400ddc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400de0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400de4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400de8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400dec:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400df0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400df4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400df8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400dfc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e00:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e04:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400e0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400e10:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e14:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e18:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e1c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400e20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e24:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e28:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e2c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e30:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400e34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e3c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e40:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e44:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400e48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e4c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e50:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e54:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e58:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400e5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e60:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e64:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e68:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e6c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400e70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e74:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e78:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e7c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e80:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400e84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e8c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e90:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  400e94:	bd08      	pop	{r3, pc}
  400e96:	bf00      	nop
  400e98:	400e0600 	.word	0x400e0600
  400e9c:	00400ec5 	.word	0x00400ec5
  400ea0:	00402155 	.word	0x00402155
  400ea4:	e000e100 	.word	0xe000e100

00400ea8 <encoder_get_counter>:
  400ea8:	4a05      	ldr	r2, [pc, #20]	; (400ec0 <encoder_get_counter+0x18>)
  400eaa:	6913      	ldr	r3, [r2, #16]
  400eac:	6d10      	ldr	r0, [r2, #80]	; 0x50
  400eae:	4403      	add	r3, r0
  400eb0:	f502 2290 	add.w	r2, r2, #294912	; 0x48000
  400eb4:	6910      	ldr	r0, [r2, #16]
  400eb6:	4403      	add	r3, r0
  400eb8:	6d10      	ldr	r0, [r2, #80]	; 0x50
  400eba:	4418      	add	r0, r3
  400ebc:	4770      	bx	lr
  400ebe:	bf00      	nop
  400ec0:	4000c000 	.word	0x4000c000

00400ec4 <Encoder_Z_Interrupt>:
  400ec4:	b538      	push	{r3, r4, r5, lr}
  400ec6:	4b13      	ldr	r3, [pc, #76]	; (400f14 <Encoder_Z_Interrupt+0x50>)
  400ec8:	4798      	blx	r3
  400eca:	4b13      	ldr	r3, [pc, #76]	; (400f18 <Encoder_Z_Interrupt+0x54>)
  400ecc:	681b      	ldr	r3, [r3, #0]
  400ece:	1ac3      	subs	r3, r0, r3
  400ed0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  400ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  400ed8:	d907      	bls.n	400eea <Encoder_Z_Interrupt+0x26>
  400eda:	4b10      	ldr	r3, [pc, #64]	; (400f1c <Encoder_Z_Interrupt+0x58>)
  400edc:	681b      	ldr	r3, [r3, #0]
  400ede:	b93b      	cbnz	r3, 400ef0 <Encoder_Z_Interrupt+0x2c>
  400ee0:	4a0f      	ldr	r2, [pc, #60]	; (400f20 <Encoder_Z_Interrupt+0x5c>)
  400ee2:	6010      	str	r0, [r2, #0]
  400ee4:	3301      	adds	r3, #1
  400ee6:	4a0d      	ldr	r2, [pc, #52]	; (400f1c <Encoder_Z_Interrupt+0x58>)
  400ee8:	6013      	str	r3, [r2, #0]
  400eea:	4b0b      	ldr	r3, [pc, #44]	; (400f18 <Encoder_Z_Interrupt+0x54>)
  400eec:	6018      	str	r0, [r3, #0]
  400eee:	bd38      	pop	{r3, r4, r5, pc}
  400ef0:	4a0b      	ldr	r2, [pc, #44]	; (400f20 <Encoder_Z_Interrupt+0x5c>)
  400ef2:	6811      	ldr	r1, [r2, #0]
  400ef4:	1a42      	subs	r2, r0, r1
  400ef6:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400efa:	1f95      	subs	r5, r2, #6
  400efc:	f643 74f3 	movw	r4, #16371	; 0x3ff3
  400f00:	42a5      	cmp	r5, r4
  400f02:	d8ef      	bhi.n	400ee4 <Encoder_Z_Interrupt+0x20>
  400f04:	4411      	add	r1, r2
  400f06:	4c06      	ldr	r4, [pc, #24]	; (400f20 <Encoder_Z_Interrupt+0x5c>)
  400f08:	6021      	str	r1, [r4, #0]
  400f0a:	4c06      	ldr	r4, [pc, #24]	; (400f24 <Encoder_Z_Interrupt+0x60>)
  400f0c:	6821      	ldr	r1, [r4, #0]
  400f0e:	440a      	add	r2, r1
  400f10:	6022      	str	r2, [r4, #0]
  400f12:	e7e7      	b.n	400ee4 <Encoder_Z_Interrupt+0x20>
  400f14:	00400ea9 	.word	0x00400ea9
  400f18:	204006c8 	.word	0x204006c8
  400f1c:	2040068c 	.word	0x2040068c
  400f20:	2040069c 	.word	0x2040069c
  400f24:	204006cc 	.word	0x204006cc

00400f28 <encoder_get_angle>:
  400f28:	b510      	push	{r4, lr}
  400f2a:	4604      	mov	r4, r0
  400f2c:	4b0a      	ldr	r3, [pc, #40]	; (400f58 <encoder_get_angle+0x30>)
  400f2e:	4798      	blx	r3
  400f30:	4b0a      	ldr	r3, [pc, #40]	; (400f5c <encoder_get_angle+0x34>)
  400f32:	681b      	ldr	r3, [r3, #0]
  400f34:	1ac0      	subs	r0, r0, r3
  400f36:	f3c0 030d 	ubfx	r3, r0, #0, #14
  400f3a:	ee07 3a90 	vmov	s15, r3
  400f3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400f42:	ed9f 7a07 	vldr	s14, [pc, #28]	; 400f60 <encoder_get_angle+0x38>
  400f46:	ee67 7a87 	vmul.f32	s15, s15, s14
  400f4a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 400f64 <encoder_get_angle+0x3c>
  400f4e:	ee67 7a87 	vmul.f32	s15, s15, s14
  400f52:	edc4 7a00 	vstr	s15, [r4]
  400f56:	bd10      	pop	{r4, pc}
  400f58:	00400ea9 	.word	0x00400ea9
  400f5c:	204006cc 	.word	0x204006cc
  400f60:	40c90fdb 	.word	0x40c90fdb
  400f64:	38800000 	.word	0x38800000

00400f68 <encoder_record_Daxis_offset>:
  400f68:	b508      	push	{r3, lr}
  400f6a:	4b02      	ldr	r3, [pc, #8]	; (400f74 <encoder_record_Daxis_offset+0xc>)
  400f6c:	4798      	blx	r3
  400f6e:	4b02      	ldr	r3, [pc, #8]	; (400f78 <encoder_record_Daxis_offset+0x10>)
  400f70:	6018      	str	r0, [r3, #0]
  400f72:	bd08      	pop	{r3, pc}
  400f74:	00400ea9 	.word	0x00400ea9
  400f78:	204006cc 	.word	0x204006cc

00400f7c <encoder_set_Daxis_offset>:
  400f7c:	b510      	push	{r4, lr}
  400f7e:	4604      	mov	r4, r0
  400f80:	4b02      	ldr	r3, [pc, #8]	; (400f8c <encoder_set_Daxis_offset+0x10>)
  400f82:	4798      	blx	r3
  400f84:	4420      	add	r0, r4
  400f86:	4b02      	ldr	r3, [pc, #8]	; (400f90 <encoder_set_Daxis_offset+0x14>)
  400f88:	6018      	str	r0, [r3, #0]
  400f8a:	bd10      	pop	{r4, pc}
  400f8c:	00400ea9 	.word	0x00400ea9
  400f90:	204006cc 	.word	0x204006cc

00400f94 <Position_1_Interrupt>:
	
	
	
}

static void Position_1_Interrupt (void){
  400f94:	b538      	push	{r3, r4, r5, lr}
	return tmp;
}

static inline hri_pio_pdsr_reg_t hri_pio_read_PDSR_reg(const void *const hw)
{
	return ((Pio *)hw)->PIO_PDSR;
  400f96:	4b1d      	ldr	r3, [pc, #116]	; (40100c <Position_1_Interrupt+0x78>)
  400f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_1) == 1) encoder_set_Daxis_offset(146);
  400f9a:	f013 0f20 	tst.w	r3, #32
  400f9e:	d11f      	bne.n	400fe0 <Position_1_Interrupt+0x4c>
  400fa0:	4b1a      	ldr	r3, [pc, #104]	; (40100c <Position_1_Interrupt+0x78>)
  400fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_1) == 0) encoder_set_Daxis_offset(36); //in encoder steps
  400fa4:	f013 0f20 	tst.w	r3, #32
  400fa8:	d01e      	beq.n	400fe8 <Position_1_Interrupt+0x54>
	has_triggered = true;
  400faa:	2201      	movs	r2, #1
  400fac:	4b18      	ldr	r3, [pc, #96]	; (401010 <Position_1_Interrupt+0x7c>)
  400fae:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400fb0:	4b18      	ldr	r3, [pc, #96]	; (401014 <Position_1_Interrupt+0x80>)
  400fb2:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  400fb4:	4b18      	ldr	r3, [pc, #96]	; (401018 <Position_1_Interrupt+0x84>)
  400fb6:	681b      	ldr	r3, [r3, #0]
  400fb8:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400fba:	2b00      	cmp	r3, #0
  400fbc:	dd18      	ble.n	400ff0 <Position_1_Interrupt+0x5c>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400fbe:	2201      	movs	r2, #1
  400fc0:	2a00      	cmp	r2, #0
  400fc2:	dc18      	bgt.n	400ff6 <Position_1_Interrupt+0x62>
	pos_sens_deltas [0] = (float) delta / 300;
  400fc4:	ee07 3a90 	vmov	s15, r3
  400fc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400fcc:	eddf 6a13 	vldr	s13, [pc, #76]	; 40101c <Position_1_Interrupt+0x88>
  400fd0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400fd4:	4b12      	ldr	r3, [pc, #72]	; (401020 <Position_1_Interrupt+0x8c>)
  400fd6:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  400fda:	4b0f      	ldr	r3, [pc, #60]	; (401018 <Position_1_Interrupt+0x84>)
  400fdc:	6018      	str	r0, [r3, #0]
  400fde:	bd38      	pop	{r3, r4, r5, pc}
	if(gpio_get_pin_level(PIN_GPIO_POS_1) == 1) encoder_set_Daxis_offset(146);
  400fe0:	2092      	movs	r0, #146	; 0x92
  400fe2:	4b10      	ldr	r3, [pc, #64]	; (401024 <Position_1_Interrupt+0x90>)
  400fe4:	4798      	blx	r3
  400fe6:	e7db      	b.n	400fa0 <Position_1_Interrupt+0xc>
	if(gpio_get_pin_level(PIN_GPIO_POS_1) == 0) encoder_set_Daxis_offset(36); //in encoder steps
  400fe8:	2024      	movs	r0, #36	; 0x24
  400fea:	4b0e      	ldr	r3, [pc, #56]	; (401024 <Position_1_Interrupt+0x90>)
  400fec:	4798      	blx	r3
  400fee:	e7dc      	b.n	400faa <Position_1_Interrupt+0x16>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400ff0:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  400ff4:	e7e3      	b.n	400fbe <Position_1_Interrupt+0x2a>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400ff6:	1e54      	subs	r4, r2, #1
  400ff8:	4909      	ldr	r1, [pc, #36]	; (401020 <Position_1_Interrupt+0x8c>)
  400ffa:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  400ffe:	682d      	ldr	r5, [r5, #0]
  401000:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401004:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  401006:	4622      	mov	r2, r4
  401008:	e7da      	b.n	400fc0 <Position_1_Interrupt+0x2c>
  40100a:	bf00      	nop
  40100c:	400e0e00 	.word	0x400e0e00
  401010:	20400688 	.word	0x20400688
  401014:	e000e010 	.word	0xe000e010
  401018:	204006a8 	.word	0x204006a8
  40101c:	43960000 	.word	0x43960000
  401020:	204006a0 	.word	0x204006a0
  401024:	00400f7d 	.word	0x00400f7d

00401028 <Position_2_Interrupt>:
	Position_General_Interrupt();
	//printf("POS 1\n");
}

static void Position_2_Interrupt (void){
  401028:	b538      	push	{r3, r4, r5, lr}
  40102a:	4b1c      	ldr	r3, [pc, #112]	; (40109c <Position_2_Interrupt+0x74>)
  40102c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_2) == 1) encoder_record_Daxis_offset();
  40102e:	f013 0f04 	tst.w	r3, #4
  401032:	d11f      	bne.n	401074 <Position_2_Interrupt+0x4c>
  401034:	4b19      	ldr	r3, [pc, #100]	; (40109c <Position_2_Interrupt+0x74>)
  401036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_2) == 0) encoder_set_Daxis_offset(109);
  401038:	f013 0f04 	tst.w	r3, #4
  40103c:	d01d      	beq.n	40107a <Position_2_Interrupt+0x52>
	has_triggered = true;
  40103e:	2201      	movs	r2, #1
  401040:	4b17      	ldr	r3, [pc, #92]	; (4010a0 <Position_2_Interrupt+0x78>)
  401042:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  401044:	4b17      	ldr	r3, [pc, #92]	; (4010a4 <Position_2_Interrupt+0x7c>)
  401046:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  401048:	4b17      	ldr	r3, [pc, #92]	; (4010a8 <Position_2_Interrupt+0x80>)
  40104a:	681b      	ldr	r3, [r3, #0]
  40104c:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  40104e:	2b00      	cmp	r3, #0
  401050:	dd17      	ble.n	401082 <Position_2_Interrupt+0x5a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  401052:	2201      	movs	r2, #1
  401054:	2a00      	cmp	r2, #0
  401056:	dc17      	bgt.n	401088 <Position_2_Interrupt+0x60>
	pos_sens_deltas [0] = (float) delta / 300;
  401058:	ee07 3a90 	vmov	s15, r3
  40105c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  401060:	eddf 6a12 	vldr	s13, [pc, #72]	; 4010ac <Position_2_Interrupt+0x84>
  401064:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  401068:	4b11      	ldr	r3, [pc, #68]	; (4010b0 <Position_2_Interrupt+0x88>)
  40106a:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  40106e:	4b0e      	ldr	r3, [pc, #56]	; (4010a8 <Position_2_Interrupt+0x80>)
  401070:	6018      	str	r0, [r3, #0]
  401072:	bd38      	pop	{r3, r4, r5, pc}
	if(gpio_get_pin_level(PIN_GPIO_POS_2) == 1) encoder_record_Daxis_offset();
  401074:	4b0f      	ldr	r3, [pc, #60]	; (4010b4 <Position_2_Interrupt+0x8c>)
  401076:	4798      	blx	r3
  401078:	e7dc      	b.n	401034 <Position_2_Interrupt+0xc>
	if(gpio_get_pin_level(PIN_GPIO_POS_2) == 0) encoder_set_Daxis_offset(109);
  40107a:	206d      	movs	r0, #109	; 0x6d
  40107c:	4b0e      	ldr	r3, [pc, #56]	; (4010b8 <Position_2_Interrupt+0x90>)
  40107e:	4798      	blx	r3
  401080:	e7dd      	b.n	40103e <Position_2_Interrupt+0x16>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  401082:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  401086:	e7e4      	b.n	401052 <Position_2_Interrupt+0x2a>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  401088:	1e54      	subs	r4, r2, #1
  40108a:	4909      	ldr	r1, [pc, #36]	; (4010b0 <Position_2_Interrupt+0x88>)
  40108c:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  401090:	682d      	ldr	r5, [r5, #0]
  401092:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401096:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  401098:	4622      	mov	r2, r4
  40109a:	e7db      	b.n	401054 <Position_2_Interrupt+0x2c>
  40109c:	400e0e00 	.word	0x400e0e00
  4010a0:	20400688 	.word	0x20400688
  4010a4:	e000e010 	.word	0xe000e010
  4010a8:	204006a8 	.word	0x204006a8
  4010ac:	43960000 	.word	0x43960000
  4010b0:	204006a0 	.word	0x204006a0
  4010b4:	00400f69 	.word	0x00400f69
  4010b8:	00400f7d 	.word	0x00400f7d

004010bc <Position_3_Interrupt>:
	Position_General_Interrupt();
	//printf("POS 2\n");
}
int cntr = 0;
static void Position_3_Interrupt (void){
  4010bc:	b538      	push	{r3, r4, r5, lr}
  4010be:	4b1d      	ldr	r3, [pc, #116]	; (401134 <Position_3_Interrupt+0x78>)
  4010c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_3) == 0) encoder_set_Daxis_offset(182);
  4010c2:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  4010c6:	d01f      	beq.n	401108 <Position_3_Interrupt+0x4c>
  4010c8:	4b1a      	ldr	r3, [pc, #104]	; (401134 <Position_3_Interrupt+0x78>)
  4010ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_3) == 1) encoder_set_Daxis_offset(73);
  4010cc:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  4010d0:	d11e      	bne.n	401110 <Position_3_Interrupt+0x54>
	has_triggered = true;
  4010d2:	2201      	movs	r2, #1
  4010d4:	4b18      	ldr	r3, [pc, #96]	; (401138 <Position_3_Interrupt+0x7c>)
  4010d6:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  4010d8:	4b18      	ldr	r3, [pc, #96]	; (40113c <Position_3_Interrupt+0x80>)
  4010da:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  4010dc:	4b18      	ldr	r3, [pc, #96]	; (401140 <Position_3_Interrupt+0x84>)
  4010de:	681b      	ldr	r3, [r3, #0]
  4010e0:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4010e2:	2b00      	cmp	r3, #0
  4010e4:	dd18      	ble.n	401118 <Position_3_Interrupt+0x5c>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4010e6:	2201      	movs	r2, #1
  4010e8:	2a00      	cmp	r2, #0
  4010ea:	dc18      	bgt.n	40111e <Position_3_Interrupt+0x62>
	pos_sens_deltas [0] = (float) delta / 300;
  4010ec:	ee07 3a90 	vmov	s15, r3
  4010f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4010f4:	eddf 6a13 	vldr	s13, [pc, #76]	; 401144 <Position_3_Interrupt+0x88>
  4010f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4010fc:	4b12      	ldr	r3, [pc, #72]	; (401148 <Position_3_Interrupt+0x8c>)
  4010fe:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  401102:	4b0f      	ldr	r3, [pc, #60]	; (401140 <Position_3_Interrupt+0x84>)
  401104:	6018      	str	r0, [r3, #0]
  401106:	bd38      	pop	{r3, r4, r5, pc}
	if(gpio_get_pin_level(PIN_GPIO_POS_3) == 0) encoder_set_Daxis_offset(182);
  401108:	20b6      	movs	r0, #182	; 0xb6
  40110a:	4b10      	ldr	r3, [pc, #64]	; (40114c <Position_3_Interrupt+0x90>)
  40110c:	4798      	blx	r3
  40110e:	e7db      	b.n	4010c8 <Position_3_Interrupt+0xc>
	if(gpio_get_pin_level(PIN_GPIO_POS_3) == 1) encoder_set_Daxis_offset(73);
  401110:	2049      	movs	r0, #73	; 0x49
  401112:	4b0e      	ldr	r3, [pc, #56]	; (40114c <Position_3_Interrupt+0x90>)
  401114:	4798      	blx	r3
  401116:	e7dc      	b.n	4010d2 <Position_3_Interrupt+0x16>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  401118:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  40111c:	e7e3      	b.n	4010e6 <Position_3_Interrupt+0x2a>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  40111e:	1e54      	subs	r4, r2, #1
  401120:	4909      	ldr	r1, [pc, #36]	; (401148 <Position_3_Interrupt+0x8c>)
  401122:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  401126:	682d      	ldr	r5, [r5, #0]
  401128:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40112c:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  40112e:	4622      	mov	r2, r4
  401130:	e7da      	b.n	4010e8 <Position_3_Interrupt+0x2c>
  401132:	bf00      	nop
  401134:	400e1400 	.word	0x400e1400
  401138:	20400688 	.word	0x20400688
  40113c:	e000e010 	.word	0xe000e010
  401140:	204006a8 	.word	0x204006a8
  401144:	43960000 	.word	0x43960000
  401148:	204006a0 	.word	0x204006a0
  40114c:	00400f7d 	.word	0x00400f7d

00401150 <pos_sens_init>:
		}
	}
	*/
}

void pos_sens_init (void){
  401150:	b510      	push	{r4, lr}
	//set interrupt handlers
	ext_irq_register(PIO_PD19_IDX, Position_3_Interrupt);		//POS 3
  401152:	491a      	ldr	r1, [pc, #104]	; (4011bc <pos_sens_init+0x6c>)
  401154:	2073      	movs	r0, #115	; 0x73
  401156:	4c1a      	ldr	r4, [pc, #104]	; (4011c0 <pos_sens_init+0x70>)
  401158:	47a0      	blx	r4
	ext_irq_register(PIO_PA2_IDX, Position_2_Interrupt);		//POS 2
  40115a:	491a      	ldr	r1, [pc, #104]	; (4011c4 <pos_sens_init+0x74>)
  40115c:	2002      	movs	r0, #2
  40115e:	47a0      	blx	r4
	ext_irq_register(PIO_PA5_IDX, Position_1_Interrupt);		//POS 1
  401160:	4919      	ldr	r1, [pc, #100]	; (4011c8 <pos_sens_init+0x78>)
  401162:	2005      	movs	r0, #5
  401164:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401166:	4b19      	ldr	r3, [pc, #100]	; (4011cc <pos_sens_init+0x7c>)
  401168:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40116c:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40116e:	2220      	movs	r2, #32
  401170:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401174:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401178:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40117a:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ	(PIOD_IRQn);
	NVIC_SetPriority(PIOD_IRQn, IRQ_PRIORITY_POSITION_SENS);

	
	//SysTick starting from 0
	pos_sens_last_SysTick_count = 0;
  40117e:	2200      	movs	r2, #0
  401180:	4b13      	ldr	r3, [pc, #76]	; (4011d0 <pos_sens_init+0x80>)
  401182:	601a      	str	r2, [r3, #0]
	SysTick->VAL = 0;
  401184:	4b13      	ldr	r3, [pc, #76]	; (4011d4 <pos_sens_init+0x84>)
  401186:	609a      	str	r2, [r3, #8]
	//make the load value max, so that the overflows are as rare as possible
	SysTick->LOAD = (0xFFFFFF);
  401188:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
  40118c:	6059      	str	r1, [r3, #4]

	this means that the moment we transition to state (POS1=1, POS2=0 POS3=0) we are at 0 electrical degrees
	*/

	// sector_lookup_table[POS3][POS2][POS1];
	sector_lookup_table[0][0][1] = 1;
  40118e:	4b12      	ldr	r3, [pc, #72]	; (4011d8 <pos_sens_init+0x88>)
  401190:	2101      	movs	r1, #1
  401192:	6059      	str	r1, [r3, #4]
	sector_lookup_table[0][1][1] = 2;
  401194:	2102      	movs	r1, #2
  401196:	60d9      	str	r1, [r3, #12]
	sector_lookup_table[0][1][0] = 3;
  401198:	2103      	movs	r1, #3
  40119a:	6099      	str	r1, [r3, #8]
	sector_lookup_table[1][1][0] = 4;
  40119c:	2104      	movs	r1, #4
  40119e:	6199      	str	r1, [r3, #24]
	sector_lookup_table[1][0][0] = 5;
  4011a0:	2105      	movs	r1, #5
  4011a2:	6119      	str	r1, [r3, #16]
	sector_lookup_table[1][0][1] = 6;
  4011a4:	2106      	movs	r1, #6
  4011a6:	6159      	str	r1, [r3, #20]
	//Error states
	sector_lookup_table[0][0][0] = -1;
  4011a8:	f04f 31ff 	mov.w	r1, #4294967295
  4011ac:	6019      	str	r1, [r3, #0]
	sector_lookup_table[1][1][1] = -1;
  4011ae:	61d9      	str	r1, [r3, #28]
	
	has_triggered = false;
  4011b0:	4b0a      	ldr	r3, [pc, #40]	; (4011dc <pos_sens_init+0x8c>)
  4011b2:	701a      	strb	r2, [r3, #0]
	printf("\n");
  4011b4:	480a      	ldr	r0, [pc, #40]	; (4011e0 <pos_sens_init+0x90>)
  4011b6:	4b0b      	ldr	r3, [pc, #44]	; (4011e4 <pos_sens_init+0x94>)
  4011b8:	4798      	blx	r3
  4011ba:	bd10      	pop	{r4, pc}
  4011bc:	004010bd 	.word	0x004010bd
  4011c0:	00402155 	.word	0x00402155
  4011c4:	00401029 	.word	0x00401029
  4011c8:	00400f95 	.word	0x00400f95
  4011cc:	e000e100 	.word	0xe000e100
  4011d0:	204006a8 	.word	0x204006a8
  4011d4:	e000e010 	.word	0xe000e010
  4011d8:	20400660 	.word	0x20400660
  4011dc:	20400688 	.word	0x20400688
  4011e0:	00408744 	.word	0x00408744
  4011e4:	004064e1 	.word	0x004064e1

004011e8 <get_Data_Pos>:
}

//returns time spent in previous sectors
// which sector we are at currently (see above for position convention)
// how much time has elapsed since we entered this sector
void get_Data_Pos (float * previous_deltas, int * current_sector, float * time_in_current_sector){
  4011e8:	b570      	push	{r4, r5, r6, lr}
	//null checking variable to see if a write has occurred
	has_triggered = false;
  4011ea:	2400      	movs	r4, #0
  4011ec:	4b1d      	ldr	r3, [pc, #116]	; (401264 <get_Data_Pos+0x7c>)
  4011ee:	701c      	strb	r4, [r3, #0]
	
	
	//get systick value immediately for most accurate result
	int current_systick = SysTick->VAL;
  4011f0:	4b1d      	ldr	r3, [pc, #116]	; (401268 <get_Data_Pos+0x80>)
  4011f2:	689c      	ldr	r4, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  4011f4:	4b1d      	ldr	r3, [pc, #116]	; (40126c <get_Data_Pos+0x84>)
  4011f6:	681b      	ldr	r3, [r3, #0]
  4011f8:	1b1b      	subs	r3, r3, r4
	
	//if there was an overflow, account for it
	//NB this can only handle one overflow at max <=> if systick frequency < interrupt frequency timing will be very inaccurate
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4011fa:	2b00      	cmp	r3, #0
  4011fc:	dd0b      	ble.n	401216 <get_Data_Pos+0x2e>
	
	//systick clock frequency equals MCU clock at 300MHz
	(*time_in_current_sector) = (float) delta / 300;
  4011fe:	ee07 3a90 	vmov	s15, r3
  401202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  401206:	eddf 6a1a 	vldr	s13, [pc, #104]	; 401270 <get_Data_Pos+0x88>
  40120a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  40120e:	ed82 7a00 	vstr	s14, [r2]
	
	
	//copy data over
	for (int i = 0 ; i < POS_SENS_DELTAS_SIZE; i++){
  401212:	2300      	movs	r3, #0
  401214:	e009      	b.n	40122a <get_Data_Pos+0x42>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  401216:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  40121a:	e7f0      	b.n	4011fe <get_Data_Pos+0x16>
		previous_deltas[i] = pos_sens_deltas[i];
  40121c:	009d      	lsls	r5, r3, #2
  40121e:	1946      	adds	r6, r0, r5
  401220:	4c14      	ldr	r4, [pc, #80]	; (401274 <get_Data_Pos+0x8c>)
  401222:	442c      	add	r4, r5
  401224:	6824      	ldr	r4, [r4, #0]
  401226:	6034      	str	r4, [r6, #0]
	for (int i = 0 ; i < POS_SENS_DELTAS_SIZE; i++){
  401228:	3301      	adds	r3, #1
  40122a:	2b01      	cmp	r3, #1
  40122c:	ddf6      	ble.n	40121c <get_Data_Pos+0x34>
  40122e:	4b12      	ldr	r3, [pc, #72]	; (401278 <get_Data_Pos+0x90>)
  401230:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
  401232:	f3c5 45c0 	ubfx	r5, r5, #19, #1
  401236:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40123a:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  40123c:	f3c4 0480 	ubfx	r4, r4, #2, #1
  401240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401242:	f3c3 1340 	ubfx	r3, r3, #5, #1
	}
	
	//get which sector we are in
	(*current_sector) = sector_lookup_table	[gpio_get_pin_level(PIN_GPIO_POS_3)]\
											[gpio_get_pin_level(PIN_GPIO_POS_2)]\
											[gpio_get_pin_level(PIN_GPIO_POS_1)];
  401246:	eb04 0445 	add.w	r4, r4, r5, lsl #1
  40124a:	eb03 0344 	add.w	r3, r3, r4, lsl #1
  40124e:	4c0b      	ldr	r4, [pc, #44]	; (40127c <get_Data_Pos+0x94>)
  401250:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
	(*current_sector) = sector_lookup_table	[gpio_get_pin_level(PIN_GPIO_POS_3)]\
  401254:	600b      	str	r3, [r1, #0]
											
											
	if(has_triggered){
  401256:	4b03      	ldr	r3, [pc, #12]	; (401264 <get_Data_Pos+0x7c>)
  401258:	781b      	ldrb	r3, [r3, #0]
  40125a:	b903      	cbnz	r3, 40125e <get_Data_Pos+0x76>
  40125c:	bd70      	pop	{r4, r5, r6, pc}
		// this means the value of has_triggered was modified while we were reading the data <=> retake reading
		// since data writes are rare there is no chance of a long wait on the recursive function
		get_Data_Pos (previous_deltas, current_sector, time_in_current_sector);
  40125e:	f7ff ffc3 	bl	4011e8 <get_Data_Pos>
	}

  401262:	e7fb      	b.n	40125c <get_Data_Pos+0x74>
  401264:	20400688 	.word	0x20400688
  401268:	e000e010 	.word	0xe000e010
  40126c:	204006a8 	.word	0x204006a8
  401270:	43960000 	.word	0x43960000
  401274:	204006a0 	.word	0x204006a0
  401278:	400e1400 	.word	0x400e1400
  40127c:	20400660 	.word	0x20400660

00401280 <enable_control>:
  401280:	2201      	movs	r2, #1
  401282:	4b01      	ldr	r3, [pc, #4]	; (401288 <enable_control+0x8>)
  401284:	701a      	strb	r2, [r3, #0]
  401286:	4770      	bx	lr
  401288:	20400680 	.word	0x20400680

0040128c <dma_adc_0_enable_for_one_transaction>:
  40128c:	b508      	push	{r3, lr}
  40128e:	4906      	ldr	r1, [pc, #24]	; (4012a8 <dma_adc_0_enable_for_one_transaction+0x1c>)
  401290:	2000      	movs	r0, #0
  401292:	4b06      	ldr	r3, [pc, #24]	; (4012ac <dma_adc_0_enable_for_one_transaction+0x20>)
  401294:	4798      	blx	r3
  401296:	2118      	movs	r1, #24
  401298:	2000      	movs	r0, #0
  40129a:	4b05      	ldr	r3, [pc, #20]	; (4012b0 <dma_adc_0_enable_for_one_transaction+0x24>)
  40129c:	4798      	blx	r3
  40129e:	2101      	movs	r1, #1
  4012a0:	2000      	movs	r0, #0
  4012a2:	4b04      	ldr	r3, [pc, #16]	; (4012b4 <dma_adc_0_enable_for_one_transaction+0x28>)
  4012a4:	4798      	blx	r3
  4012a6:	bd08      	pop	{r3, pc}
  4012a8:	20400240 	.word	0x20400240
  4012ac:	004035f9 	.word	0x004035f9
  4012b0:	00403619 	.word	0x00403619
  4012b4:	00403631 	.word	0x00403631

004012b8 <dma_adc_0_callback>:
  4012b8:	b538      	push	{r3, r4, r5, lr}
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr;
  4012ba:	4a41      	ldr	r2, [pc, #260]	; (4013c0 <dma_adc_0_callback+0x108>)
  __ASM volatile ("dsb 0xF":::"memory");
  4012bc:	f3bf 8f4f 	dsb	sy
     int32_t op_size = dsize;
  4012c0:	2340      	movs	r3, #64	; 0x40
  4012c2:	e004      	b.n	4012ce <dma_adc_0_callback+0x16>
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
      SCB->DCIMVAC = op_addr;
  4012c4:	493f      	ldr	r1, [pc, #252]	; (4013c4 <dma_adc_0_callback+0x10c>)
  4012c6:	f8c1 225c 	str.w	r2, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
  4012ca:	3220      	adds	r2, #32
      op_size -=           linesize;
  4012cc:	3b20      	subs	r3, #32
    while (op_size > 0) {
  4012ce:	2b00      	cmp	r3, #0
  4012d0:	dcf8      	bgt.n	4012c4 <dma_adc_0_callback+0xc>
  4012d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4012d6:	f3bf 8f6f 	isb	sy
  4012da:	2201      	movs	r2, #1
  4012dc:	4b3a      	ldr	r3, [pc, #232]	; (4013c8 <dma_adc_0_callback+0x110>)
  4012de:	701a      	strb	r2, [r3, #0]
  4012e0:	2300      	movs	r3, #0
  4012e2:	e00a      	b.n	4012fa <dma_adc_0_callback+0x42>
  4012e4:	b292      	uxth	r2, r2
  4012e6:	4939      	ldr	r1, [pc, #228]	; (4013cc <dma_adc_0_callback+0x114>)
  4012e8:	604a      	str	r2, [r1, #4]
  4012ea:	4935      	ldr	r1, [pc, #212]	; (4013c0 <dma_adc_0_callback+0x108>)
  4012ec:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
  4012f0:	f042 0202 	orr.w	r2, r2, #2
  4012f4:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
  4012f8:	3301      	adds	r3, #1
  4012fa:	2b05      	cmp	r3, #5
  4012fc:	dc15      	bgt.n	40132a <dma_adc_0_callback+0x72>
  4012fe:	4a30      	ldr	r2, [pc, #192]	; (4013c0 <dma_adc_0_callback+0x108>)
  401300:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401304:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  401308:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
  40130c:	d0ea      	beq.n	4012e4 <dma_adc_0_callback+0x2c>
  40130e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401312:	d1f1      	bne.n	4012f8 <dma_adc_0_callback+0x40>
  401314:	b292      	uxth	r2, r2
  401316:	492d      	ldr	r1, [pc, #180]	; (4013cc <dma_adc_0_callback+0x114>)
  401318:	600a      	str	r2, [r1, #0]
  40131a:	4929      	ldr	r1, [pc, #164]	; (4013c0 <dma_adc_0_callback+0x108>)
  40131c:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
  401320:	f042 0201 	orr.w	r2, r2, #1
  401324:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
  401328:	e7e6      	b.n	4012f8 <dma_adc_0_callback+0x40>
  40132a:	4b29      	ldr	r3, [pc, #164]	; (4013d0 <dma_adc_0_callback+0x118>)
  40132c:	781b      	ldrb	r3, [r3, #0]
  40132e:	bb53      	cbnz	r3, 401386 <dma_adc_0_callback+0xce>
  401330:	4b28      	ldr	r3, [pc, #160]	; (4013d4 <dma_adc_0_callback+0x11c>)
  401332:	4798      	blx	r3
  401334:	4b28      	ldr	r3, [pc, #160]	; (4013d8 <dma_adc_0_callback+0x120>)
  401336:	6018      	str	r0, [r3, #0]
  401338:	4b28      	ldr	r3, [pc, #160]	; (4013dc <dma_adc_0_callback+0x124>)
  40133a:	681b      	ldr	r3, [r3, #0]
  40133c:	2b00      	cmp	r3, #0
  40133e:	dd1c      	ble.n	40137a <dma_adc_0_callback+0xc2>
  401340:	3b01      	subs	r3, #1
  401342:	4a26      	ldr	r2, [pc, #152]	; (4013dc <dma_adc_0_callback+0x124>)
  401344:	6013      	str	r3, [r2, #0]
  401346:	4d21      	ldr	r5, [pc, #132]	; (4013cc <dma_adc_0_callback+0x114>)
  401348:	6828      	ldr	r0, [r5, #0]
  40134a:	4c25      	ldr	r4, [pc, #148]	; (4013e0 <dma_adc_0_callback+0x128>)
  40134c:	47a0      	blx	r4
  40134e:	4b25      	ldr	r3, [pc, #148]	; (4013e4 <dma_adc_0_callback+0x12c>)
  401350:	edd3 7a00 	vldr	s15, [r3]
  401354:	ee07 0a10 	vmov	s14, r0
  401358:	ee77 7a87 	vadd.f32	s15, s15, s14
  40135c:	edc3 7a00 	vstr	s15, [r3]
  401360:	6868      	ldr	r0, [r5, #4]
  401362:	47a0      	blx	r4
  401364:	4b20      	ldr	r3, [pc, #128]	; (4013e8 <dma_adc_0_callback+0x130>)
  401366:	edd3 7a00 	vldr	s15, [r3]
  40136a:	ee07 0a10 	vmov	s14, r0
  40136e:	ee77 7a87 	vadd.f32	s15, s15, s14
  401372:	edc3 7a00 	vstr	s15, [r3]
  401376:	4b1d      	ldr	r3, [pc, #116]	; (4013ec <dma_adc_0_callback+0x134>)
  401378:	4798      	blx	r3
  40137a:	4b11      	ldr	r3, [pc, #68]	; (4013c0 <dma_adc_0_callback+0x108>)
  40137c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
  401380:	2b0f      	cmp	r3, #15
  401382:	d003      	beq.n	40138c <dma_adc_0_callback+0xd4>
  401384:	bd38      	pop	{r3, r4, r5, pc}
  401386:	4b19      	ldr	r3, [pc, #100]	; (4013ec <dma_adc_0_callback+0x134>)
  401388:	4798      	blx	r3
  40138a:	e7d1      	b.n	401330 <dma_adc_0_callback+0x78>
  40138c:	4b18      	ldr	r3, [pc, #96]	; (4013f0 <dma_adc_0_callback+0x138>)
  40138e:	781b      	ldrb	r3, [r3, #0]
  401390:	2b00      	cmp	r3, #0
  401392:	d0f7      	beq.n	401384 <dma_adc_0_callback+0xcc>
  401394:	4a17      	ldr	r2, [pc, #92]	; (4013f4 <dma_adc_0_callback+0x13c>)
  401396:	6813      	ldr	r3, [r2, #0]
  401398:	3301      	adds	r3, #1
  40139a:	6013      	str	r3, [r2, #0]
  40139c:	f642 62e0 	movw	r2, #12000	; 0x2ee0
  4013a0:	4293      	cmp	r3, r2
  4013a2:	d009      	beq.n	4013b8 <dma_adc_0_callback+0x100>
  4013a4:	2200      	movs	r2, #0
  4013a6:	4b06      	ldr	r3, [pc, #24]	; (4013c0 <dma_adc_0_callback+0x108>)
  4013a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  4013ac:	4b12      	ldr	r3, [pc, #72]	; (4013f8 <dma_adc_0_callback+0x140>)
  4013ae:	6819      	ldr	r1, [r3, #0]
  4013b0:	4806      	ldr	r0, [pc, #24]	; (4013cc <dma_adc_0_callback+0x114>)
  4013b2:	4b12      	ldr	r3, [pc, #72]	; (4013fc <dma_adc_0_callback+0x144>)
  4013b4:	4798      	blx	r3
  4013b6:	e7e5      	b.n	401384 <dma_adc_0_callback+0xcc>
  4013b8:	2200      	movs	r2, #0
  4013ba:	4b0e      	ldr	r3, [pc, #56]	; (4013f4 <dma_adc_0_callback+0x13c>)
  4013bc:	601a      	str	r2, [r3, #0]
  4013be:	e7f1      	b.n	4013a4 <dma_adc_0_callback+0xec>
  4013c0:	20400240 	.word	0x20400240
  4013c4:	e000ed00 	.word	0xe000ed00
  4013c8:	204006b4 	.word	0x204006b4
  4013cc:	204006d0 	.word	0x204006d0
  4013d0:	204006f4 	.word	0x204006f4
  4013d4:	00401849 	.word	0x00401849
  4013d8:	204006ac 	.word	0x204006ac
  4013dc:	204006b8 	.word	0x204006b8
  4013e0:	00400c09 	.word	0x00400c09
  4013e4:	204006b0 	.word	0x204006b0
  4013e8:	204006c4 	.word	0x204006c4
  4013ec:	0040128d 	.word	0x0040128d
  4013f0:	20400680 	.word	0x20400680
  4013f4:	20400d3c 	.word	0x20400d3c
  4013f8:	204006ec 	.word	0x204006ec
  4013fc:	00400725 	.word	0x00400725

00401400 <dma_adc_1_enable_for_one_transaction>:
  401400:	b508      	push	{r3, lr}
  401402:	4906      	ldr	r1, [pc, #24]	; (40141c <dma_adc_1_enable_for_one_transaction+0x1c>)
  401404:	2001      	movs	r0, #1
  401406:	4b06      	ldr	r3, [pc, #24]	; (401420 <dma_adc_1_enable_for_one_transaction+0x20>)
  401408:	4798      	blx	r3
  40140a:	2110      	movs	r1, #16
  40140c:	2001      	movs	r0, #1
  40140e:	4b05      	ldr	r3, [pc, #20]	; (401424 <dma_adc_1_enable_for_one_transaction+0x24>)
  401410:	4798      	blx	r3
  401412:	2101      	movs	r1, #1
  401414:	4608      	mov	r0, r1
  401416:	4b04      	ldr	r3, [pc, #16]	; (401428 <dma_adc_1_enable_for_one_transaction+0x28>)
  401418:	4798      	blx	r3
  40141a:	bd08      	pop	{r3, pc}
  40141c:	204002a0 	.word	0x204002a0
  401420:	004035f9 	.word	0x004035f9
  401424:	00403619 	.word	0x00403619
  401428:	00403631 	.word	0x00403631

0040142c <dma_adc_1_callback>:
  40142c:	b508      	push	{r3, lr}
    uint32_t op_addr = (uint32_t)addr;
  40142e:	4a3a      	ldr	r2, [pc, #232]	; (401518 <dma_adc_1_callback+0xec>)
  __ASM volatile ("dsb 0xF":::"memory");
  401430:	f3bf 8f4f 	dsb	sy
     int32_t op_size = dsize;
  401434:	2340      	movs	r3, #64	; 0x40
  401436:	e004      	b.n	401442 <dma_adc_1_callback+0x16>
      SCB->DCIMVAC = op_addr;
  401438:	4938      	ldr	r1, [pc, #224]	; (40151c <dma_adc_1_callback+0xf0>)
  40143a:	f8c1 225c 	str.w	r2, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
  40143e:	3220      	adds	r2, #32
      op_size -=           linesize;
  401440:	3b20      	subs	r3, #32
    while (op_size > 0) {
  401442:	2b00      	cmp	r3, #0
  401444:	dcf8      	bgt.n	401438 <dma_adc_1_callback+0xc>
  401446:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40144a:	f3bf 8f6f 	isb	sy
  40144e:	2201      	movs	r2, #1
  401450:	4b33      	ldr	r3, [pc, #204]	; (401520 <dma_adc_1_callback+0xf4>)
  401452:	701a      	strb	r2, [r3, #0]
  401454:	2300      	movs	r3, #0
  401456:	e00a      	b.n	40146e <dma_adc_1_callback+0x42>
  401458:	b292      	uxth	r2, r2
  40145a:	4932      	ldr	r1, [pc, #200]	; (401524 <dma_adc_1_callback+0xf8>)
  40145c:	608a      	str	r2, [r1, #8]
  40145e:	4932      	ldr	r1, [pc, #200]	; (401528 <dma_adc_1_callback+0xfc>)
  401460:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
  401464:	f042 0204 	orr.w	r2, r2, #4
  401468:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
  40146c:	3301      	adds	r3, #1
  40146e:	2b03      	cmp	r3, #3
  401470:	dc13      	bgt.n	40149a <dma_adc_1_callback+0x6e>
  401472:	4a2d      	ldr	r2, [pc, #180]	; (401528 <dma_adc_1_callback+0xfc>)
  401474:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  401478:	6e12      	ldr	r2, [r2, #96]	; 0x60
  40147a:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  40147e:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  401482:	d0e9      	beq.n	401458 <dma_adc_1_callback+0x2c>
  401484:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
  401488:	d1f0      	bne.n	40146c <dma_adc_1_callback+0x40>
  40148a:	4927      	ldr	r1, [pc, #156]	; (401528 <dma_adc_1_callback+0xfc>)
  40148c:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
  401490:	f042 0208 	orr.w	r2, r2, #8
  401494:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
  401498:	e7e8      	b.n	40146c <dma_adc_1_callback+0x40>
  40149a:	4b24      	ldr	r3, [pc, #144]	; (40152c <dma_adc_1_callback+0x100>)
  40149c:	781b      	ldrb	r3, [r3, #0]
  40149e:	b9eb      	cbnz	r3, 4014dc <dma_adc_1_callback+0xb0>
  4014a0:	4b23      	ldr	r3, [pc, #140]	; (401530 <dma_adc_1_callback+0x104>)
  4014a2:	4798      	blx	r3
  4014a4:	4b23      	ldr	r3, [pc, #140]	; (401534 <dma_adc_1_callback+0x108>)
  4014a6:	6018      	str	r0, [r3, #0]
  4014a8:	4b23      	ldr	r3, [pc, #140]	; (401538 <dma_adc_1_callback+0x10c>)
  4014aa:	681b      	ldr	r3, [r3, #0]
  4014ac:	2b00      	cmp	r3, #0
  4014ae:	dd0f      	ble.n	4014d0 <dma_adc_1_callback+0xa4>
  4014b0:	3b01      	subs	r3, #1
  4014b2:	4a21      	ldr	r2, [pc, #132]	; (401538 <dma_adc_1_callback+0x10c>)
  4014b4:	6013      	str	r3, [r2, #0]
  4014b6:	4b1b      	ldr	r3, [pc, #108]	; (401524 <dma_adc_1_callback+0xf8>)
  4014b8:	6898      	ldr	r0, [r3, #8]
  4014ba:	4b20      	ldr	r3, [pc, #128]	; (40153c <dma_adc_1_callback+0x110>)
  4014bc:	4798      	blx	r3
  4014be:	4b20      	ldr	r3, [pc, #128]	; (401540 <dma_adc_1_callback+0x114>)
  4014c0:	edd3 7a00 	vldr	s15, [r3]
  4014c4:	ee07 0a10 	vmov	s14, r0
  4014c8:	ee77 7a87 	vadd.f32	s15, s15, s14
  4014cc:	edc3 7a00 	vstr	s15, [r3]
  4014d0:	4b15      	ldr	r3, [pc, #84]	; (401528 <dma_adc_1_callback+0xfc>)
  4014d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
  4014d6:	2b0f      	cmp	r3, #15
  4014d8:	d003      	beq.n	4014e2 <dma_adc_1_callback+0xb6>
  4014da:	bd08      	pop	{r3, pc}
  4014dc:	4b19      	ldr	r3, [pc, #100]	; (401544 <dma_adc_1_callback+0x118>)
  4014de:	4798      	blx	r3
  4014e0:	e7de      	b.n	4014a0 <dma_adc_1_callback+0x74>
  4014e2:	4b19      	ldr	r3, [pc, #100]	; (401548 <dma_adc_1_callback+0x11c>)
  4014e4:	781b      	ldrb	r3, [r3, #0]
  4014e6:	2b00      	cmp	r3, #0
  4014e8:	d0f7      	beq.n	4014da <dma_adc_1_callback+0xae>
  4014ea:	4a18      	ldr	r2, [pc, #96]	; (40154c <dma_adc_1_callback+0x120>)
  4014ec:	6813      	ldr	r3, [r2, #0]
  4014ee:	3301      	adds	r3, #1
  4014f0:	6013      	str	r3, [r2, #0]
  4014f2:	f642 62e0 	movw	r2, #12000	; 0x2ee0
  4014f6:	4293      	cmp	r3, r2
  4014f8:	d009      	beq.n	40150e <dma_adc_1_callback+0xe2>
  4014fa:	2200      	movs	r2, #0
  4014fc:	4b0a      	ldr	r3, [pc, #40]	; (401528 <dma_adc_1_callback+0xfc>)
  4014fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  401502:	4b13      	ldr	r3, [pc, #76]	; (401550 <dma_adc_1_callback+0x124>)
  401504:	6819      	ldr	r1, [r3, #0]
  401506:	4807      	ldr	r0, [pc, #28]	; (401524 <dma_adc_1_callback+0xf8>)
  401508:	4b12      	ldr	r3, [pc, #72]	; (401554 <dma_adc_1_callback+0x128>)
  40150a:	4798      	blx	r3
  40150c:	e7e5      	b.n	4014da <dma_adc_1_callback+0xae>
  40150e:	2200      	movs	r2, #0
  401510:	4b0e      	ldr	r3, [pc, #56]	; (40154c <dma_adc_1_callback+0x120>)
  401512:	601a      	str	r2, [r3, #0]
  401514:	e7f1      	b.n	4014fa <dma_adc_1_callback+0xce>
  401516:	bf00      	nop
  401518:	204002a0 	.word	0x204002a0
  40151c:	e000ed00 	.word	0xe000ed00
  401520:	20400681 	.word	0x20400681
  401524:	204006d0 	.word	0x204006d0
  401528:	20400240 	.word	0x20400240
  40152c:	204006e0 	.word	0x204006e0
  401530:	00401849 	.word	0x00401849
  401534:	204006e4 	.word	0x204006e4
  401538:	20400698 	.word	0x20400698
  40153c:	00400c09 	.word	0x00400c09
  401540:	20400684 	.word	0x20400684
  401544:	00401401 	.word	0x00401401
  401548:	20400680 	.word	0x20400680
  40154c:	20400d3c 	.word	0x20400d3c
  401550:	204006ec 	.word	0x204006ec
  401554:	00400725 	.word	0x00400725

00401558 <dma_adc_0_enable_continuously>:
  401558:	b508      	push	{r3, lr}
  40155a:	2201      	movs	r2, #1
  40155c:	4b02      	ldr	r3, [pc, #8]	; (401568 <dma_adc_0_enable_continuously+0x10>)
  40155e:	701a      	strb	r2, [r3, #0]
  401560:	4b02      	ldr	r3, [pc, #8]	; (40156c <dma_adc_0_enable_continuously+0x14>)
  401562:	4798      	blx	r3
  401564:	bd08      	pop	{r3, pc}
  401566:	bf00      	nop
  401568:	204006f4 	.word	0x204006f4
  40156c:	0040128d 	.word	0x0040128d

00401570 <dma_adc_1_enable_continuously>:
  401570:	b508      	push	{r3, lr}
  401572:	2201      	movs	r2, #1
  401574:	4b02      	ldr	r3, [pc, #8]	; (401580 <dma_adc_1_enable_continuously+0x10>)
  401576:	701a      	strb	r2, [r3, #0]
  401578:	4b02      	ldr	r3, [pc, #8]	; (401584 <dma_adc_1_enable_continuously+0x14>)
  40157a:	4798      	blx	r3
  40157c:	bd08      	pop	{r3, pc}
  40157e:	bf00      	nop
  401580:	204006e0 	.word	0x204006e0
  401584:	00401401 	.word	0x00401401

00401588 <dma_adc_0_disable_continuously>:
  401588:	2200      	movs	r2, #0
  40158a:	4b01      	ldr	r3, [pc, #4]	; (401590 <dma_adc_0_disable_continuously+0x8>)
  40158c:	701a      	strb	r2, [r3, #0]
  40158e:	4770      	bx	lr
  401590:	204006f4 	.word	0x204006f4

00401594 <dma_adc_1_disable_continuously>:
  401594:	2200      	movs	r2, #0
  401596:	4b01      	ldr	r3, [pc, #4]	; (40159c <dma_adc_1_disable_continuously+0x8>)
  401598:	701a      	strb	r2, [r3, #0]
  40159a:	4770      	bx	lr
  40159c:	204006e0 	.word	0x204006e0

004015a0 <dma_adc_init>:
  4015a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4015a4:	492a      	ldr	r1, [pc, #168]	; (401650 <dma_adc_init+0xb0>)
  4015a6:	2000      	movs	r0, #0
  4015a8:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 401684 <dma_adc_init+0xe4>
  4015ac:	47c8      	blx	r9
  4015ae:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 401688 <dma_adc_init+0xe8>
  4015b2:	4641      	mov	r1, r8
  4015b4:	2000      	movs	r0, #0
  4015b6:	4f27      	ldr	r7, [pc, #156]	; (401654 <dma_adc_init+0xb4>)
  4015b8:	47b8      	blx	r7
  4015ba:	2118      	movs	r1, #24
  4015bc:	2000      	movs	r0, #0
  4015be:	4d26      	ldr	r5, [pc, #152]	; (401658 <dma_adc_init+0xb8>)
  4015c0:	47a8      	blx	r5
  4015c2:	2100      	movs	r1, #0
  4015c4:	460c      	mov	r4, r1
  4015c6:	4608      	mov	r0, r1
  4015c8:	4e24      	ldr	r6, [pc, #144]	; (40165c <dma_adc_init+0xbc>)
  4015ca:	47b0      	blx	r6
  4015cc:	6823      	ldr	r3, [r4, #0]
  4015ce:	4a24      	ldr	r2, [pc, #144]	; (401660 <dma_adc_init+0xc0>)
  4015d0:	601a      	str	r2, [r3, #0]
  4015d2:	2201      	movs	r2, #1
  4015d4:	4621      	mov	r1, r4
  4015d6:	4620      	mov	r0, r4
  4015d8:	4c22      	ldr	r4, [pc, #136]	; (401664 <dma_adc_init+0xc4>)
  4015da:	47a0      	blx	r4
  4015dc:	4922      	ldr	r1, [pc, #136]	; (401668 <dma_adc_init+0xc8>)
  4015de:	2001      	movs	r0, #1
  4015e0:	47c8      	blx	r9
  4015e2:	f108 0160 	add.w	r1, r8, #96	; 0x60
  4015e6:	2001      	movs	r0, #1
  4015e8:	47b8      	blx	r7
  4015ea:	2110      	movs	r1, #16
  4015ec:	2001      	movs	r0, #1
  4015ee:	47a8      	blx	r5
  4015f0:	2101      	movs	r1, #1
  4015f2:	2500      	movs	r5, #0
  4015f4:	4628      	mov	r0, r5
  4015f6:	47b0      	blx	r6
  4015f8:	682b      	ldr	r3, [r5, #0]
  4015fa:	4a1c      	ldr	r2, [pc, #112]	; (40166c <dma_adc_init+0xcc>)
  4015fc:	601a      	str	r2, [r3, #0]
  4015fe:	2201      	movs	r2, #1
  401600:	4629      	mov	r1, r5
  401602:	4610      	mov	r0, r2
  401604:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401606:	4b1a      	ldr	r3, [pc, #104]	; (401670 <dma_adc_init+0xd0>)
  401608:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40160c:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40160e:	2280      	movs	r2, #128	; 0x80
  401610:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401614:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401618:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40161c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401620:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401624:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401628:	f44f 7280 	mov.w	r2, #256	; 0x100
  40162c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  401630:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401634:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401638:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  40163c:	4b0d      	ldr	r3, [pc, #52]	; (401674 <dma_adc_init+0xd4>)
  40163e:	4798      	blx	r3
  401640:	4b0d      	ldr	r3, [pc, #52]	; (401678 <dma_adc_init+0xd8>)
  401642:	4798      	blx	r3
  401644:	4a0d      	ldr	r2, [pc, #52]	; (40167c <dma_adc_init+0xdc>)
  401646:	7015      	strb	r5, [r2, #0]
  401648:	4a0d      	ldr	r2, [pc, #52]	; (401680 <dma_adc_init+0xe0>)
  40164a:	7015      	strb	r5, [r2, #0]
  40164c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401650:	4003c020 	.word	0x4003c020
  401654:	004035f9 	.word	0x004035f9
  401658:	00403619 	.word	0x00403619
  40165c:	00403649 	.word	0x00403649
  401660:	004012b9 	.word	0x004012b9
  401664:	0040365d 	.word	0x0040365d
  401668:	40064020 	.word	0x40064020
  40166c:	0040142d 	.word	0x0040142d
  401670:	e000e100 	.word	0xe000e100
  401674:	00401589 	.word	0x00401589
  401678:	00401595 	.word	0x00401595
  40167c:	204006b4 	.word	0x204006b4
  401680:	20400681 	.word	0x20400681
  401684:	00403609 	.word	0x00403609
  401688:	20400240 	.word	0x20400240

0040168c <adc_enable_all>:
  40168c:	b570      	push	{r4, r5, r6, lr}
  40168e:	4d11      	ldr	r5, [pc, #68]	; (4016d4 <adc_enable_all+0x48>)
  401690:	2108      	movs	r1, #8
  401692:	4628      	mov	r0, r5
  401694:	4c10      	ldr	r4, [pc, #64]	; (4016d8 <adc_enable_all+0x4c>)
  401696:	47a0      	blx	r4
  401698:	2102      	movs	r1, #2
  40169a:	4628      	mov	r0, r5
  40169c:	47a0      	blx	r4
  40169e:	4e0f      	ldr	r6, [pc, #60]	; (4016dc <adc_enable_all+0x50>)
  4016a0:	2101      	movs	r1, #1
  4016a2:	4630      	mov	r0, r6
  4016a4:	47a0      	blx	r4
  4016a6:	2106      	movs	r1, #6
  4016a8:	4630      	mov	r0, r6
  4016aa:	47a0      	blx	r4
  4016ac:	2105      	movs	r1, #5
  4016ae:	4630      	mov	r0, r6
  4016b0:	47a0      	blx	r4
  4016b2:	2106      	movs	r1, #6
  4016b4:	4628      	mov	r0, r5
  4016b6:	47a0      	blx	r4
  4016b8:	210a      	movs	r1, #10
  4016ba:	4628      	mov	r0, r5
  4016bc:	47a0      	blx	r4
  4016be:	2100      	movs	r1, #0
  4016c0:	4630      	mov	r0, r6
  4016c2:	47a0      	blx	r4
  4016c4:	2105      	movs	r1, #5
  4016c6:	4628      	mov	r0, r5
  4016c8:	47a0      	blx	r4
  4016ca:	2100      	movs	r1, #0
  4016cc:	4628      	mov	r0, r5
  4016ce:	47a0      	blx	r4
  4016d0:	bd70      	pop	{r4, r5, r6, pc}
  4016d2:	bf00      	nop
  4016d4:	20400e28 	.word	0x20400e28
  4016d8:	0040204d 	.word	0x0040204d
  4016dc:	20400f00 	.word	0x20400f00

004016e0 <pwm_0_callback>:
  4016e0:	b508      	push	{r3, lr}
  4016e2:	4b02      	ldr	r3, [pc, #8]	; (4016ec <pwm_0_callback+0xc>)
  4016e4:	4798      	blx	r3
  4016e6:	4b02      	ldr	r3, [pc, #8]	; (4016f0 <pwm_0_callback+0x10>)
  4016e8:	4798      	blx	r3
  4016ea:	bd08      	pop	{r3, pc}
  4016ec:	004006dd 	.word	0x004006dd
  4016f0:	00401835 	.word	0x00401835

004016f4 <pwm_init_user>:
  4016f4:	b508      	push	{r3, lr}
  4016f6:	4b2e      	ldr	r3, [pc, #184]	; (4017b0 <pwm_init_user+0xbc>)
  4016f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  4016fc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  401700:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  401704:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  401708:	f042 020a 	orr.w	r2, r2, #10
  40170c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  401710:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  401714:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  401718:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  40171c:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
  401720:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  401724:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
  401728:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  40172c:	f042 020a 	orr.w	r2, r2, #10
  401730:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
  401734:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  401738:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  40173c:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
  401740:	4a1c      	ldr	r2, [pc, #112]	; (4017b4 <pwm_init_user+0xc0>)
  401742:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  401746:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  40174a:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
  40174e:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  401752:	f041 010a 	orr.w	r1, r1, #10
  401756:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
  40175a:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  40175e:	f441 2120 	orr.w	r1, r1, #655360	; 0xa0000
  401762:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
  401766:	f8d3 1130 	ldr.w	r1, [r3, #304]	; 0x130
  40176a:	f041 0101 	orr.w	r1, r1, #1
  40176e:	f8c3 1130 	str.w	r1, [r3, #304]	; 0x130
  401772:	f8d2 1130 	ldr.w	r1, [r2, #304]	; 0x130
  401776:	f041 0101 	orr.w	r1, r1, #1
  40177a:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
  40177e:	2201      	movs	r2, #1
  401780:	611a      	str	r2, [r3, #16]
  401782:	4a0d      	ldr	r2, [pc, #52]	; (4017b8 <pwm_init_user+0xc4>)
  401784:	2100      	movs	r1, #0
  401786:	480d      	ldr	r0, [pc, #52]	; (4017bc <pwm_init_user+0xc8>)
  401788:	4b0d      	ldr	r3, [pc, #52]	; (4017c0 <pwm_init_user+0xcc>)
  40178a:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40178c:	4b0d      	ldr	r3, [pc, #52]	; (4017c4 <pwm_init_user+0xd0>)
  40178e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401792:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401794:	2260      	movs	r2, #96	; 0x60
  401796:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40179a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40179e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4017a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4017a6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017aa:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  4017ae:	bd08      	pop	{r3, pc}
  4017b0:	40020000 	.word	0x40020000
  4017b4:	4005c000 	.word	0x4005c000
  4017b8:	004016e1 	.word	0x004016e1
  4017bc:	20400d40 	.word	0x20400d40
  4017c0:	00402319 	.word	0x00402319
  4017c4:	e000e100 	.word	0xe000e100

004017c8 <pwm_enable_all>:
  4017c8:	b570      	push	{r4, r5, r6, lr}
  4017ca:	4a12      	ldr	r2, [pc, #72]	; (401814 <pwm_enable_all+0x4c>)
  4017cc:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4017d0:	f043 0301 	orr.w	r3, r3, #1
  4017d4:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
  4017d8:	f502 3270 	add.w	r2, r2, #245760	; 0x3c000
  4017dc:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4017e0:	f043 0301 	orr.w	r3, r3, #1
  4017e4:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
  4017e8:	4c0b      	ldr	r4, [pc, #44]	; (401818 <pwm_enable_all+0x50>)
  4017ea:	4620      	mov	r0, r4
  4017ec:	4e0b      	ldr	r6, [pc, #44]	; (40181c <pwm_enable_all+0x54>)
  4017ee:	47b0      	blx	r6
  4017f0:	4d0b      	ldr	r5, [pc, #44]	; (401820 <pwm_enable_all+0x58>)
  4017f2:	4628      	mov	r0, r5
  4017f4:	47b0      	blx	r6
  4017f6:	f240 32e7 	movw	r2, #999	; 0x3e7
  4017fa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4017fe:	4620      	mov	r0, r4
  401800:	4c08      	ldr	r4, [pc, #32]	; (401824 <pwm_enable_all+0x5c>)
  401802:	47a0      	blx	r4
  401804:	f240 32e7 	movw	r2, #999	; 0x3e7
  401808:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  40180c:	4628      	mov	r0, r5
  40180e:	47a0      	blx	r4
  401810:	bd70      	pop	{r4, r5, r6, pc}
  401812:	bf00      	nop
  401814:	40020000 	.word	0x40020000
  401818:	20400d40 	.word	0x20400d40
  40181c:	004022dd 	.word	0x004022dd
  401820:	20400ee4 	.word	0x20400ee4
  401824:	00402361 	.word	0x00402361

00401828 <pwm_set_duty>:
  401828:	6903      	ldr	r3, [r0, #16]
  40182a:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  40182e:	f8c1 2208 	str.w	r2, [r1, #520]	; 0x208
  401832:	4770      	bx	lr

00401834 <time_record_timestamp>:




inline void time_record_timestamp(void){
	int current_systick = SysTick->VAL;
  401834:	4b02      	ldr	r3, [pc, #8]	; (401840 <time_record_timestamp+0xc>)
  401836:	689a      	ldr	r2, [r3, #8]
	timestamp = current_systick;
  401838:	4b02      	ldr	r3, [pc, #8]	; (401844 <time_record_timestamp+0x10>)
  40183a:	601a      	str	r2, [r3, #0]
  40183c:	4770      	bx	lr
  40183e:	bf00      	nop
  401840:	e000e010 	.word	0xe000e010
  401844:	2040056c 	.word	0x2040056c

00401848 <time_get_delta_us>:
}

inline float time_get_delta_us(void){
	int current_systick = SysTick->VAL;
  401848:	4b0a      	ldr	r3, [pc, #40]	; (401874 <time_get_delta_us+0x2c>)
  40184a:	689a      	ldr	r2, [r3, #8]
	int delta = timestamp - current_systick;
  40184c:	4b0a      	ldr	r3, [pc, #40]	; (401878 <time_get_delta_us+0x30>)
  40184e:	681b      	ldr	r3, [r3, #0]
  401850:	1a9b      	subs	r3, r3, r2
	if(delta <= 0) delta += (1<<24);
  401852:	2b00      	cmp	r3, #0
  401854:	dd0a      	ble.n	40186c <time_get_delta_us+0x24>
	//systick clock frequency equals MCU clock at 300MHz
	return (float) delta / 300;
  401856:	ee07 3a90 	vmov	s15, r3
  40185a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40185e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 40187c <time_get_delta_us+0x34>
  401862:	eec7 6a87 	vdiv.f32	s13, s15, s14
  401866:	ee16 0a90 	vmov	r0, s13
  40186a:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);
  40186c:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  401870:	e7f1      	b.n	401856 <time_get_delta_us+0xe>
  401872:	bf00      	nop
  401874:	e000e010 	.word	0xe000e010
  401878:	2040056c 	.word	0x2040056c
  40187c:	43960000 	.word	0x43960000

00401880 <Dummy_Handler>:
  401880:	e7fe      	b.n	401880 <Dummy_Handler>
	...

00401884 <Reset_Handler>:
  401884:	b508      	push	{r3, lr}
  401886:	4b10      	ldr	r3, [pc, #64]	; (4018c8 <Reset_Handler+0x44>)
  401888:	4a10      	ldr	r2, [pc, #64]	; (4018cc <Reset_Handler+0x48>)
  40188a:	429a      	cmp	r2, r3
  40188c:	d009      	beq.n	4018a2 <Reset_Handler+0x1e>
  40188e:	4b0e      	ldr	r3, [pc, #56]	; (4018c8 <Reset_Handler+0x44>)
  401890:	4a0e      	ldr	r2, [pc, #56]	; (4018cc <Reset_Handler+0x48>)
  401892:	e003      	b.n	40189c <Reset_Handler+0x18>
  401894:	6811      	ldr	r1, [r2, #0]
  401896:	6019      	str	r1, [r3, #0]
  401898:	3304      	adds	r3, #4
  40189a:	3204      	adds	r2, #4
  40189c:	490c      	ldr	r1, [pc, #48]	; (4018d0 <Reset_Handler+0x4c>)
  40189e:	428b      	cmp	r3, r1
  4018a0:	d3f8      	bcc.n	401894 <Reset_Handler+0x10>
  4018a2:	4b0c      	ldr	r3, [pc, #48]	; (4018d4 <Reset_Handler+0x50>)
  4018a4:	e002      	b.n	4018ac <Reset_Handler+0x28>
  4018a6:	2200      	movs	r2, #0
  4018a8:	601a      	str	r2, [r3, #0]
  4018aa:	3304      	adds	r3, #4
  4018ac:	4a0a      	ldr	r2, [pc, #40]	; (4018d8 <Reset_Handler+0x54>)
  4018ae:	4293      	cmp	r3, r2
  4018b0:	d3f9      	bcc.n	4018a6 <Reset_Handler+0x22>
  4018b2:	4a0a      	ldr	r2, [pc, #40]	; (4018dc <Reset_Handler+0x58>)
  4018b4:	4b0a      	ldr	r3, [pc, #40]	; (4018e0 <Reset_Handler+0x5c>)
  4018b6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4018ba:	6093      	str	r3, [r2, #8]
  4018bc:	4b09      	ldr	r3, [pc, #36]	; (4018e4 <Reset_Handler+0x60>)
  4018be:	4798      	blx	r3
  4018c0:	4b09      	ldr	r3, [pc, #36]	; (4018e8 <Reset_Handler+0x64>)
  4018c2:	4798      	blx	r3
  4018c4:	e7fe      	b.n	4018c4 <Reset_Handler+0x40>
  4018c6:	bf00      	nop
  4018c8:	20400000 	.word	0x20400000
  4018cc:	00408c50 	.word	0x00408c50
  4018d0:	2040021c 	.word	0x2040021c
  4018d4:	20400220 	.word	0x20400220
  4018d8:	20400f30 	.word	0x20400f30
  4018dc:	e000ed00 	.word	0xe000ed00
  4018e0:	00400000 	.word	0x00400000
  4018e4:	00405a49 	.word	0x00405a49
  4018e8:	00403721 	.word	0x00403721

004018ec <ADC_1_init>:
  4018ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018ee:	b085      	sub	sp, #20
  4018f0:	4b20      	ldr	r3, [pc, #128]	; (401974 <ADC_1_init+0x88>)
  4018f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  4018f6:	f413 7f80 	tst.w	r3, #256	; 0x100
  4018fa:	d104      	bne.n	401906 <ADC_1_init+0x1a>
  4018fc:	f44f 7280 	mov.w	r2, #256	; 0x100
  401900:	4b1c      	ldr	r3, [pc, #112]	; (401974 <ADC_1_init+0x88>)
  401902:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  401906:	4d1c      	ldr	r5, [pc, #112]	; (401978 <ADC_1_init+0x8c>)
  401908:	4c1c      	ldr	r4, [pc, #112]	; (40197c <ADC_1_init+0x90>)
  40190a:	2600      	movs	r6, #0
  40190c:	9602      	str	r6, [sp, #8]
  40190e:	4b1c      	ldr	r3, [pc, #112]	; (401980 <ADC_1_init+0x94>)
  401910:	9301      	str	r3, [sp, #4]
  401912:	2304      	movs	r3, #4
  401914:	9300      	str	r3, [sp, #0]
  401916:	2306      	movs	r3, #6
  401918:	462a      	mov	r2, r5
  40191a:	491a      	ldr	r1, [pc, #104]	; (401984 <ADC_1_init+0x98>)
  40191c:	4620      	mov	r0, r4
  40191e:	4f1a      	ldr	r7, [pc, #104]	; (401988 <ADC_1_init+0x9c>)
  401920:	47b8      	blx	r7
  401922:	2310      	movs	r3, #16
  401924:	f105 0208 	add.w	r2, r5, #8
  401928:	4631      	mov	r1, r6
  40192a:	4620      	mov	r0, r4
  40192c:	4e17      	ldr	r6, [pc, #92]	; (40198c <ADC_1_init+0xa0>)
  40192e:	47b0      	blx	r6
  401930:	2310      	movs	r3, #16
  401932:	f105 0218 	add.w	r2, r5, #24
  401936:	2101      	movs	r1, #1
  401938:	4620      	mov	r0, r4
  40193a:	47b0      	blx	r6
  40193c:	2310      	movs	r3, #16
  40193e:	f105 0228 	add.w	r2, r5, #40	; 0x28
  401942:	2105      	movs	r1, #5
  401944:	4620      	mov	r0, r4
  401946:	47b0      	blx	r6
  401948:	2310      	movs	r3, #16
  40194a:	f105 0238 	add.w	r2, r5, #56	; 0x38
  40194e:	2106      	movs	r1, #6
  401950:	4620      	mov	r0, r4
  401952:	47b0      	blx	r6
  401954:	2202      	movs	r2, #2
  401956:	4b0e      	ldr	r3, [pc, #56]	; (401990 <ADC_1_init+0xa4>)
  401958:	601a      	str	r2, [r3, #0]
  40195a:	f503 7300 	add.w	r3, r3, #512	; 0x200
  40195e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401962:	601a      	str	r2, [r3, #0]
  401964:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401968:	601a      	str	r2, [r3, #0]
  40196a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40196e:	601a      	str	r2, [r3, #0]
  401970:	b005      	add	sp, #20
  401972:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401974:	400e0600 	.word	0x400e0600
  401978:	204002e0 	.word	0x204002e0
  40197c:	20400f00 	.word	0x20400f00
  401980:	20400da0 	.word	0x20400da0
  401984:	40064000 	.word	0x40064000
  401988:	00401eed 	.word	0x00401eed
  40198c:	00401f95 	.word	0x00401f95
  401990:	400e1000 	.word	0x400e1000

00401994 <ADC_0_init>:
  401994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401998:	b084      	sub	sp, #16
  40199a:	4b2a      	ldr	r3, [pc, #168]	; (401a44 <ADC_0_init+0xb0>)
  40199c:	699b      	ldr	r3, [r3, #24]
  40199e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  4019a2:	d103      	bne.n	4019ac <ADC_0_init+0x18>
  4019a4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4019a8:	4b26      	ldr	r3, [pc, #152]	; (401a44 <ADC_0_init+0xb0>)
  4019aa:	611a      	str	r2, [r3, #16]
  4019ac:	4d26      	ldr	r5, [pc, #152]	; (401a48 <ADC_0_init+0xb4>)
  4019ae:	4c27      	ldr	r4, [pc, #156]	; (401a4c <ADC_0_init+0xb8>)
  4019b0:	2600      	movs	r6, #0
  4019b2:	9602      	str	r6, [sp, #8]
  4019b4:	4b26      	ldr	r3, [pc, #152]	; (401a50 <ADC_0_init+0xbc>)
  4019b6:	9301      	str	r3, [sp, #4]
  4019b8:	2706      	movs	r7, #6
  4019ba:	9700      	str	r7, [sp, #0]
  4019bc:	230a      	movs	r3, #10
  4019be:	f105 0248 	add.w	r2, r5, #72	; 0x48
  4019c2:	4924      	ldr	r1, [pc, #144]	; (401a54 <ADC_0_init+0xc0>)
  4019c4:	4620      	mov	r0, r4
  4019c6:	f8df 809c 	ldr.w	r8, [pc, #156]	; 401a64 <ADC_0_init+0xd0>
  4019ca:	47c0      	blx	r8
  4019cc:	2310      	movs	r3, #16
  4019ce:	f105 0254 	add.w	r2, r5, #84	; 0x54
  4019d2:	4631      	mov	r1, r6
  4019d4:	4620      	mov	r0, r4
  4019d6:	4e20      	ldr	r6, [pc, #128]	; (401a58 <ADC_0_init+0xc4>)
  4019d8:	47b0      	blx	r6
  4019da:	2310      	movs	r3, #16
  4019dc:	f105 0264 	add.w	r2, r5, #100	; 0x64
  4019e0:	2102      	movs	r1, #2
  4019e2:	4620      	mov	r0, r4
  4019e4:	47b0      	blx	r6
  4019e6:	2310      	movs	r3, #16
  4019e8:	f105 0274 	add.w	r2, r5, #116	; 0x74
  4019ec:	2105      	movs	r1, #5
  4019ee:	4620      	mov	r0, r4
  4019f0:	47b0      	blx	r6
  4019f2:	2310      	movs	r3, #16
  4019f4:	f105 0284 	add.w	r2, r5, #132	; 0x84
  4019f8:	4639      	mov	r1, r7
  4019fa:	4620      	mov	r0, r4
  4019fc:	47b0      	blx	r6
  4019fe:	2310      	movs	r3, #16
  401a00:	f105 0294 	add.w	r2, r5, #148	; 0x94
  401a04:	2108      	movs	r1, #8
  401a06:	4620      	mov	r0, r4
  401a08:	47b0      	blx	r6
  401a0a:	2310      	movs	r3, #16
  401a0c:	f105 02a4 	add.w	r2, r5, #164	; 0xa4
  401a10:	210a      	movs	r1, #10
  401a12:	4620      	mov	r0, r4
  401a14:	47b0      	blx	r6
  401a16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401a1a:	4b10      	ldr	r3, [pc, #64]	; (401a5c <ADC_0_init+0xc8>)
  401a1c:	601a      	str	r2, [r3, #0]
  401a1e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  401a22:	2208      	movs	r2, #8
  401a24:	601a      	str	r2, [r3, #0]
  401a26:	2204      	movs	r2, #4
  401a28:	601a      	str	r2, [r3, #0]
  401a2a:	4a0d      	ldr	r2, [pc, #52]	; (401a60 <ADC_0_init+0xcc>)
  401a2c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401a30:	6011      	str	r1, [r2, #0]
  401a32:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401a36:	6011      	str	r1, [r2, #0]
  401a38:	2201      	movs	r2, #1
  401a3a:	601a      	str	r2, [r3, #0]
  401a3c:	b004      	add	sp, #16
  401a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a42:	bf00      	nop
  401a44:	400e0600 	.word	0x400e0600
  401a48:	204002e0 	.word	0x204002e0
  401a4c:	20400e28 	.word	0x20400e28
  401a50:	20400e54 	.word	0x20400e54
  401a54:	4003c000 	.word	0x4003c000
  401a58:	00401f95 	.word	0x00401f95
  401a5c:	400e1400 	.word	0x400e1400
  401a60:	400e0e00 	.word	0x400e0e00
  401a64:	00401eed 	.word	0x00401eed

00401a68 <EXTERNAL_IRQ_D_init>:
  401a68:	4b04      	ldr	r3, [pc, #16]	; (401a7c <EXTERNAL_IRQ_D_init+0x14>)
  401a6a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401a6e:	615a      	str	r2, [r3, #20]
  401a70:	661a      	str	r2, [r3, #96]	; 0x60
  401a72:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401a76:	601a      	str	r2, [r3, #0]
  401a78:	4770      	bx	lr
  401a7a:	bf00      	nop
  401a7c:	400e1400 	.word	0x400e1400

00401a80 <EXTERNAL_IRQ_B_init>:
  401a80:	4b04      	ldr	r3, [pc, #16]	; (401a94 <EXTERNAL_IRQ_B_init+0x14>)
  401a82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401a86:	615a      	str	r2, [r3, #20]
  401a88:	661a      	str	r2, [r3, #96]	; 0x60
  401a8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401a8e:	601a      	str	r2, [r3, #0]
  401a90:	4770      	bx	lr
  401a92:	bf00      	nop
  401a94:	400e1000 	.word	0x400e1000

00401a98 <EXTERNAL_IRQ_A_init>:
  401a98:	4b06      	ldr	r3, [pc, #24]	; (401ab4 <EXTERNAL_IRQ_A_init+0x1c>)
  401a9a:	2204      	movs	r2, #4
  401a9c:	615a      	str	r2, [r3, #20]
  401a9e:	661a      	str	r2, [r3, #96]	; 0x60
  401aa0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401aa4:	601a      	str	r2, [r3, #0]
  401aa6:	2220      	movs	r2, #32
  401aa8:	615a      	str	r2, [r3, #20]
  401aaa:	661a      	str	r2, [r3, #96]	; 0x60
  401aac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401ab0:	601a      	str	r2, [r3, #0]
  401ab2:	4770      	bx	lr
  401ab4:	400e0e00 	.word	0x400e0e00

00401ab8 <PWM_0_PORT_init>:
  401ab8:	4b16      	ldr	r3, [pc, #88]	; (401b14 <PWM_0_PORT_init+0x5c>)
  401aba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401abc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  401ac0:	671a      	str	r2, [r3, #112]	; 0x70
  401ac2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401ac4:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
  401ac8:	675a      	str	r2, [r3, #116]	; 0x74
  401aca:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401ace:	605a      	str	r2, [r3, #4]
  401ad0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401ad2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  401ad6:	671a      	str	r2, [r3, #112]	; 0x70
  401ad8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401ada:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  401ade:	675a      	str	r2, [r3, #116]	; 0x74
  401ae0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401ae4:	605a      	str	r2, [r3, #4]
  401ae6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401ae8:	f022 0202 	bic.w	r2, r2, #2
  401aec:	671a      	str	r2, [r3, #112]	; 0x70
  401aee:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401af0:	f022 0202 	bic.w	r2, r2, #2
  401af4:	675a      	str	r2, [r3, #116]	; 0x74
  401af6:	2202      	movs	r2, #2
  401af8:	605a      	str	r2, [r3, #4]
  401afa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401afc:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  401b00:	671a      	str	r2, [r3, #112]	; 0x70
  401b02:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b04:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  401b08:	675a      	str	r2, [r3, #116]	; 0x74
  401b0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401b0e:	605a      	str	r2, [r3, #4]
  401b10:	4770      	bx	lr
  401b12:	bf00      	nop
  401b14:	400e0e00 	.word	0x400e0e00

00401b18 <PWM_0_CLOCK_init>:
  401b18:	4b04      	ldr	r3, [pc, #16]	; (401b2c <PWM_0_CLOCK_init+0x14>)
  401b1a:	699b      	ldr	r3, [r3, #24]
  401b1c:	2b00      	cmp	r3, #0
  401b1e:	db03      	blt.n	401b28 <PWM_0_CLOCK_init+0x10>
  401b20:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401b24:	4b01      	ldr	r3, [pc, #4]	; (401b2c <PWM_0_CLOCK_init+0x14>)
  401b26:	611a      	str	r2, [r3, #16]
  401b28:	4770      	bx	lr
  401b2a:	bf00      	nop
  401b2c:	400e0600 	.word	0x400e0600

00401b30 <PWM_0_init>:
  401b30:	b508      	push	{r3, lr}
  401b32:	4b06      	ldr	r3, [pc, #24]	; (401b4c <PWM_0_init+0x1c>)
  401b34:	4798      	blx	r3
  401b36:	4b06      	ldr	r3, [pc, #24]	; (401b50 <PWM_0_init+0x20>)
  401b38:	4798      	blx	r3
  401b3a:	4b06      	ldr	r3, [pc, #24]	; (401b54 <PWM_0_init+0x24>)
  401b3c:	4798      	blx	r3
  401b3e:	4602      	mov	r2, r0
  401b40:	4905      	ldr	r1, [pc, #20]	; (401b58 <PWM_0_init+0x28>)
  401b42:	4806      	ldr	r0, [pc, #24]	; (401b5c <PWM_0_init+0x2c>)
  401b44:	4b06      	ldr	r3, [pc, #24]	; (401b60 <PWM_0_init+0x30>)
  401b46:	4798      	blx	r3
  401b48:	bd08      	pop	{r3, pc}
  401b4a:	bf00      	nop
  401b4c:	00401b19 	.word	0x00401b19
  401b50:	00401ab9 	.word	0x00401ab9
  401b54:	00403169 	.word	0x00403169
  401b58:	40020000 	.word	0x40020000
  401b5c:	20400d40 	.word	0x20400d40
  401b60:	00402299 	.word	0x00402299

00401b64 <PWM_1_PORT_init>:
  401b64:	4b0c      	ldr	r3, [pc, #48]	; (401b98 <PWM_1_PORT_init+0x34>)
  401b66:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b68:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  401b6c:	671a      	str	r2, [r3, #112]	; 0x70
  401b6e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b70:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  401b74:	675a      	str	r2, [r3, #116]	; 0x74
  401b76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401b7a:	605a      	str	r2, [r3, #4]
  401b7c:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  401b80:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b82:	f042 0201 	orr.w	r2, r2, #1
  401b86:	671a      	str	r2, [r3, #112]	; 0x70
  401b88:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b8a:	f022 0201 	bic.w	r2, r2, #1
  401b8e:	675a      	str	r2, [r3, #116]	; 0x74
  401b90:	2201      	movs	r2, #1
  401b92:	605a      	str	r2, [r3, #4]
  401b94:	4770      	bx	lr
  401b96:	bf00      	nop
  401b98:	400e0e00 	.word	0x400e0e00

00401b9c <PWM_1_CLOCK_init>:
  401b9c:	4b05      	ldr	r3, [pc, #20]	; (401bb4 <PWM_1_CLOCK_init+0x18>)
  401b9e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  401ba2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  401ba6:	d104      	bne.n	401bb2 <PWM_1_CLOCK_init+0x16>
  401ba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bac:	4b01      	ldr	r3, [pc, #4]	; (401bb4 <PWM_1_CLOCK_init+0x18>)
  401bae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  401bb2:	4770      	bx	lr
  401bb4:	400e0600 	.word	0x400e0600

00401bb8 <PWM_1_init>:
  401bb8:	b508      	push	{r3, lr}
  401bba:	4b06      	ldr	r3, [pc, #24]	; (401bd4 <PWM_1_init+0x1c>)
  401bbc:	4798      	blx	r3
  401bbe:	4b06      	ldr	r3, [pc, #24]	; (401bd8 <PWM_1_init+0x20>)
  401bc0:	4798      	blx	r3
  401bc2:	4b06      	ldr	r3, [pc, #24]	; (401bdc <PWM_1_init+0x24>)
  401bc4:	4798      	blx	r3
  401bc6:	4602      	mov	r2, r0
  401bc8:	4905      	ldr	r1, [pc, #20]	; (401be0 <PWM_1_init+0x28>)
  401bca:	4806      	ldr	r0, [pc, #24]	; (401be4 <PWM_1_init+0x2c>)
  401bcc:	4b06      	ldr	r3, [pc, #24]	; (401be8 <PWM_1_init+0x30>)
  401bce:	4798      	blx	r3
  401bd0:	bd08      	pop	{r3, pc}
  401bd2:	bf00      	nop
  401bd4:	00401b9d 	.word	0x00401b9d
  401bd8:	00401b65 	.word	0x00401b65
  401bdc:	00403169 	.word	0x00403169
  401be0:	4005c000 	.word	0x4005c000
  401be4:	20400ee4 	.word	0x20400ee4
  401be8:	00402299 	.word	0x00402299

00401bec <ENCODER_A_PORT_init>:
  401bec:	4b06      	ldr	r3, [pc, #24]	; (401c08 <ENCODER_A_PORT_init+0x1c>)
  401bee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401bf0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401bf4:	671a      	str	r2, [r3, #112]	; 0x70
  401bf6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401bf8:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  401bfc:	675a      	str	r2, [r3, #116]	; 0x74
  401bfe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401c02:	605a      	str	r2, [r3, #4]
  401c04:	4770      	bx	lr
  401c06:	bf00      	nop
  401c08:	400e0e00 	.word	0x400e0e00

00401c0c <ENCODER_A_init>:
  401c0c:	b508      	push	{r3, lr}
  401c0e:	4b09      	ldr	r3, [pc, #36]	; (401c34 <ENCODER_A_init+0x28>)
  401c10:	699b      	ldr	r3, [r3, #24]
  401c12:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  401c16:	d103      	bne.n	401c20 <ENCODER_A_init+0x14>
  401c18:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401c1c:	4b05      	ldr	r3, [pc, #20]	; (401c34 <ENCODER_A_init+0x28>)
  401c1e:	611a      	str	r2, [r3, #16]
  401c20:	4b05      	ldr	r3, [pc, #20]	; (401c38 <ENCODER_A_init+0x2c>)
  401c22:	4798      	blx	r3
  401c24:	4b05      	ldr	r3, [pc, #20]	; (401c3c <ENCODER_A_init+0x30>)
  401c26:	4798      	blx	r3
  401c28:	4602      	mov	r2, r0
  401c2a:	4905      	ldr	r1, [pc, #20]	; (401c40 <ENCODER_A_init+0x34>)
  401c2c:	4805      	ldr	r0, [pc, #20]	; (401c44 <ENCODER_A_init+0x38>)
  401c2e:	4b06      	ldr	r3, [pc, #24]	; (401c48 <ENCODER_A_init+0x3c>)
  401c30:	4798      	blx	r3
  401c32:	bd08      	pop	{r3, pc}
  401c34:	400e0600 	.word	0x400e0600
  401c38:	00401bed 	.word	0x00401bed
  401c3c:	0040333f 	.word	0x0040333f
  401c40:	4000c000 	.word	0x4000c000
  401c44:	20400e0c 	.word	0x20400e0c
  401c48:	00402449 	.word	0x00402449

00401c4c <ENCODER_B_PORT_init>:
  401c4c:	4b06      	ldr	r3, [pc, #24]	; (401c68 <ENCODER_B_PORT_init+0x1c>)
  401c4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401c50:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  401c54:	671a      	str	r2, [r3, #112]	; 0x70
  401c56:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c58:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  401c5c:	675a      	str	r2, [r3, #116]	; 0x74
  401c5e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401c62:	605a      	str	r2, [r3, #4]
  401c64:	4770      	bx	lr
  401c66:	bf00      	nop
  401c68:	400e1400 	.word	0x400e1400

00401c6c <ENCODER_B_init>:
  401c6c:	b508      	push	{r3, lr}
  401c6e:	4b0a      	ldr	r3, [pc, #40]	; (401c98 <ENCODER_B_init+0x2c>)
  401c70:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  401c74:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  401c78:	d104      	bne.n	401c84 <ENCODER_B_init+0x18>
  401c7a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401c7e:	4b06      	ldr	r3, [pc, #24]	; (401c98 <ENCODER_B_init+0x2c>)
  401c80:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  401c84:	4b05      	ldr	r3, [pc, #20]	; (401c9c <ENCODER_B_init+0x30>)
  401c86:	4798      	blx	r3
  401c88:	4b05      	ldr	r3, [pc, #20]	; (401ca0 <ENCODER_B_init+0x34>)
  401c8a:	4798      	blx	r3
  401c8c:	4602      	mov	r2, r0
  401c8e:	4905      	ldr	r1, [pc, #20]	; (401ca4 <ENCODER_B_init+0x38>)
  401c90:	4805      	ldr	r0, [pc, #20]	; (401ca8 <ENCODER_B_init+0x3c>)
  401c92:	4b06      	ldr	r3, [pc, #24]	; (401cac <ENCODER_B_init+0x40>)
  401c94:	4798      	blx	r3
  401c96:	bd08      	pop	{r3, pc}
  401c98:	400e0600 	.word	0x400e0600
  401c9c:	00401c4d 	.word	0x00401c4d
  401ca0:	0040333f 	.word	0x0040333f
  401ca4:	40054000 	.word	0x40054000
  401ca8:	20400d5c 	.word	0x20400d5c
  401cac:	00402449 	.word	0x00402449

00401cb0 <delay_driver_init>:
  401cb0:	b508      	push	{r3, lr}
  401cb2:	4802      	ldr	r0, [pc, #8]	; (401cbc <delay_driver_init+0xc>)
  401cb4:	4b02      	ldr	r3, [pc, #8]	; (401cc0 <delay_driver_init+0x10>)
  401cb6:	4798      	blx	r3
  401cb8:	bd08      	pop	{r3, pc}
  401cba:	bf00      	nop
  401cbc:	e000e010 	.word	0xe000e010
  401cc0:	004020a9 	.word	0x004020a9

00401cc4 <EDBG_COM_PORT_init>:
  401cc4:	4b0f      	ldr	r3, [pc, #60]	; (401d04 <EDBG_COM_PORT_init+0x40>)
  401cc6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401cc8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  401ccc:	671a      	str	r2, [r3, #112]	; 0x70
  401cce:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401cd0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  401cd4:	675a      	str	r2, [r3, #116]	; 0x74
  401cd6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401cda:	605a      	str	r2, [r3, #4]
  401cdc:	4a0a      	ldr	r2, [pc, #40]	; (401d08 <EDBG_COM_PORT_init+0x44>)
  401cde:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  401ce2:	f043 0310 	orr.w	r3, r3, #16
  401ce6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  401cea:	4b08      	ldr	r3, [pc, #32]	; (401d0c <EDBG_COM_PORT_init+0x48>)
  401cec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401cee:	f042 0210 	orr.w	r2, r2, #16
  401cf2:	671a      	str	r2, [r3, #112]	; 0x70
  401cf4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401cf6:	f042 0210 	orr.w	r2, r2, #16
  401cfa:	675a      	str	r2, [r3, #116]	; 0x74
  401cfc:	2210      	movs	r2, #16
  401cfe:	605a      	str	r2, [r3, #4]
  401d00:	4770      	bx	lr
  401d02:	bf00      	nop
  401d04:	400e0e00 	.word	0x400e0e00
  401d08:	40088000 	.word	0x40088000
  401d0c:	400e1000 	.word	0x400e1000

00401d10 <EDBG_COM_CLOCK_init>:
  401d10:	4b04      	ldr	r3, [pc, #16]	; (401d24 <EDBG_COM_CLOCK_init+0x14>)
  401d12:	699b      	ldr	r3, [r3, #24]
  401d14:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  401d18:	d103      	bne.n	401d22 <EDBG_COM_CLOCK_init+0x12>
  401d1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  401d1e:	4b01      	ldr	r3, [pc, #4]	; (401d24 <EDBG_COM_CLOCK_init+0x14>)
  401d20:	611a      	str	r2, [r3, #16]
  401d22:	4770      	bx	lr
  401d24:	400e0600 	.word	0x400e0600

00401d28 <EDBG_COM_init>:
  401d28:	b508      	push	{r3, lr}
  401d2a:	4b06      	ldr	r3, [pc, #24]	; (401d44 <EDBG_COM_init+0x1c>)
  401d2c:	4798      	blx	r3
  401d2e:	4b06      	ldr	r3, [pc, #24]	; (401d48 <EDBG_COM_init+0x20>)
  401d30:	4798      	blx	r3
  401d32:	4b06      	ldr	r3, [pc, #24]	; (401d4c <EDBG_COM_init+0x24>)
  401d34:	4798      	blx	r3
  401d36:	4602      	mov	r2, r0
  401d38:	4905      	ldr	r1, [pc, #20]	; (401d50 <EDBG_COM_init+0x28>)
  401d3a:	4806      	ldr	r0, [pc, #24]	; (401d54 <EDBG_COM_init+0x2c>)
  401d3c:	4b06      	ldr	r3, [pc, #24]	; (401d58 <EDBG_COM_init+0x30>)
  401d3e:	4798      	blx	r3
  401d40:	bd08      	pop	{r3, pc}
  401d42:	bf00      	nop
  401d44:	00401d11 	.word	0x00401d11
  401d48:	00401cc5 	.word	0x00401cc5
  401d4c:	00403581 	.word	0x00403581
  401d50:	40028000 	.word	0x40028000
  401d54:	20400e00 	.word	0x20400e00
  401d58:	00402591 	.word	0x00402591

00401d5c <system_init>:
  401d5c:	b508      	push	{r3, lr}
  401d5e:	4b37      	ldr	r3, [pc, #220]	; (401e3c <system_init+0xe0>)
  401d60:	4798      	blx	r3
  401d62:	4b37      	ldr	r3, [pc, #220]	; (401e40 <system_init+0xe4>)
  401d64:	699b      	ldr	r3, [r3, #24]
  401d66:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401d6a:	d103      	bne.n	401d74 <system_init+0x18>
  401d6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401d70:	4b33      	ldr	r3, [pc, #204]	; (401e40 <system_init+0xe4>)
  401d72:	611a      	str	r2, [r3, #16]
  401d74:	4b32      	ldr	r3, [pc, #200]	; (401e40 <system_init+0xe4>)
  401d76:	699b      	ldr	r3, [r3, #24]
  401d78:	f413 6f00 	tst.w	r3, #2048	; 0x800
  401d7c:	d103      	bne.n	401d86 <system_init+0x2a>
  401d7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401d82:	4b2f      	ldr	r3, [pc, #188]	; (401e40 <system_init+0xe4>)
  401d84:	611a      	str	r2, [r3, #16]
  401d86:	4b2e      	ldr	r3, [pc, #184]	; (401e40 <system_init+0xe4>)
  401d88:	699b      	ldr	r3, [r3, #24]
  401d8a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  401d8e:	d103      	bne.n	401d98 <system_init+0x3c>
  401d90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401d94:	4b2a      	ldr	r3, [pc, #168]	; (401e40 <system_init+0xe4>)
  401d96:	611a      	str	r2, [r3, #16]
  401d98:	4b29      	ldr	r3, [pc, #164]	; (401e40 <system_init+0xe4>)
  401d9a:	699b      	ldr	r3, [r3, #24]
  401d9c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401da0:	d103      	bne.n	401daa <system_init+0x4e>
  401da2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401da6:	4b26      	ldr	r3, [pc, #152]	; (401e40 <system_init+0xe4>)
  401da8:	611a      	str	r2, [r3, #16]
  401daa:	4a26      	ldr	r2, [pc, #152]	; (401e44 <system_init+0xe8>)
  401dac:	6853      	ldr	r3, [r2, #4]
  401dae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401db2:	6053      	str	r3, [r2, #4]
  401db4:	4b24      	ldr	r3, [pc, #144]	; (401e48 <system_init+0xec>)
  401db6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401dba:	615a      	str	r2, [r3, #20]
  401dbc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  401dc0:	665a      	str	r2, [r3, #100]	; 0x64
  401dc2:	601a      	str	r2, [r3, #0]
  401dc4:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  401dc8:	6359      	str	r1, [r3, #52]	; 0x34
  401dca:	6119      	str	r1, [r3, #16]
  401dcc:	6019      	str	r1, [r3, #0]
  401dce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401dd2:	635a      	str	r2, [r3, #52]	; 0x34
  401dd4:	611a      	str	r2, [r3, #16]
  401dd6:	601a      	str	r2, [r3, #0]
  401dd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  401ddc:	f44f 7080 	mov.w	r0, #256	; 0x100
  401de0:	6358      	str	r0, [r3, #52]	; 0x34
  401de2:	6118      	str	r0, [r3, #16]
  401de4:	6018      	str	r0, [r3, #0]
  401de6:	f44f 7000 	mov.w	r0, #512	; 0x200
  401dea:	6358      	str	r0, [r3, #52]	; 0x34
  401dec:	6118      	str	r0, [r3, #16]
  401dee:	6018      	str	r0, [r3, #0]
  401df0:	f503 7300 	add.w	r3, r3, #512	; 0x200
  401df4:	6359      	str	r1, [r3, #52]	; 0x34
  401df6:	6119      	str	r1, [r3, #16]
  401df8:	6019      	str	r1, [r3, #0]
  401dfa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401dfe:	6359      	str	r1, [r3, #52]	; 0x34
  401e00:	6119      	str	r1, [r3, #16]
  401e02:	6019      	str	r1, [r3, #0]
  401e04:	635a      	str	r2, [r3, #52]	; 0x34
  401e06:	611a      	str	r2, [r3, #16]
  401e08:	601a      	str	r2, [r3, #0]
  401e0a:	4b10      	ldr	r3, [pc, #64]	; (401e4c <system_init+0xf0>)
  401e0c:	4798      	blx	r3
  401e0e:	4b10      	ldr	r3, [pc, #64]	; (401e50 <system_init+0xf4>)
  401e10:	4798      	blx	r3
  401e12:	4b10      	ldr	r3, [pc, #64]	; (401e54 <system_init+0xf8>)
  401e14:	4798      	blx	r3
  401e16:	4b10      	ldr	r3, [pc, #64]	; (401e58 <system_init+0xfc>)
  401e18:	4798      	blx	r3
  401e1a:	4b10      	ldr	r3, [pc, #64]	; (401e5c <system_init+0x100>)
  401e1c:	4798      	blx	r3
  401e1e:	4b10      	ldr	r3, [pc, #64]	; (401e60 <system_init+0x104>)
  401e20:	4798      	blx	r3
  401e22:	4b10      	ldr	r3, [pc, #64]	; (401e64 <system_init+0x108>)
  401e24:	4798      	blx	r3
  401e26:	4b10      	ldr	r3, [pc, #64]	; (401e68 <system_init+0x10c>)
  401e28:	4798      	blx	r3
  401e2a:	4b10      	ldr	r3, [pc, #64]	; (401e6c <system_init+0x110>)
  401e2c:	4798      	blx	r3
  401e2e:	4b10      	ldr	r3, [pc, #64]	; (401e70 <system_init+0x114>)
  401e30:	4798      	blx	r3
  401e32:	4b10      	ldr	r3, [pc, #64]	; (401e74 <system_init+0x118>)
  401e34:	4798      	blx	r3
  401e36:	4b10      	ldr	r3, [pc, #64]	; (401e78 <system_init+0x11c>)
  401e38:	4798      	blx	r3
  401e3a:	bd08      	pop	{r3, pc}
  401e3c:	004029d1 	.word	0x004029d1
  401e40:	400e0600 	.word	0x400e0600
  401e44:	400e1850 	.word	0x400e1850
  401e48:	400e0e00 	.word	0x400e0e00
  401e4c:	00401995 	.word	0x00401995
  401e50:	004018ed 	.word	0x004018ed
  401e54:	00401a69 	.word	0x00401a69
  401e58:	00401a81 	.word	0x00401a81
  401e5c:	00401a99 	.word	0x00401a99
  401e60:	00401b31 	.word	0x00401b31
  401e64:	00401bb9 	.word	0x00401bb9
  401e68:	00401c0d 	.word	0x00401c0d
  401e6c:	00401c6d 	.word	0x00401c6d
  401e70:	00401cb1 	.word	0x00401cb1
  401e74:	00401d29 	.word	0x00401d29
  401e78:	00402121 	.word	0x00402121

00401e7c <adc_async_window_threshold_reached>:
  401e7c:	b508      	push	{r3, lr}
  401e7e:	6983      	ldr	r3, [r0, #24]
  401e80:	b103      	cbz	r3, 401e84 <adc_async_window_threshold_reached+0x8>
  401e82:	4798      	blx	r3
  401e84:	bd08      	pop	{r3, pc}

00401e86 <adc_async_error_occured>:
  401e86:	b508      	push	{r3, lr}
  401e88:	69c3      	ldr	r3, [r0, #28]
  401e8a:	b103      	cbz	r3, 401e8e <adc_async_error_occured+0x8>
  401e8c:	4798      	blx	r3
  401e8e:	bd08      	pop	{r3, pc}

00401e90 <adc_async_channel_conversion_done>:
  401e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401e94:	4605      	mov	r5, r0
  401e96:	4688      	mov	r8, r1
  401e98:	4691      	mov	r9, r2
  401e9a:	6a03      	ldr	r3, [r0, #32]
  401e9c:	5c5b      	ldrb	r3, [r3, r1]
  401e9e:	6a87      	ldr	r7, [r0, #40]	; 0x28
  401ea0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  401ea4:	00de      	lsls	r6, r3, #3
  401ea6:	19bc      	adds	r4, r7, r6
  401ea8:	f104 0a04 	add.w	sl, r4, #4
  401eac:	b2d1      	uxtb	r1, r2
  401eae:	4650      	mov	r0, sl
  401eb0:	4b0c      	ldr	r3, [pc, #48]	; (401ee4 <adc_async_channel_conversion_done+0x54>)
  401eb2:	4798      	blx	r3
  401eb4:	4628      	mov	r0, r5
  401eb6:	4b0c      	ldr	r3, [pc, #48]	; (401ee8 <adc_async_channel_conversion_done+0x58>)
  401eb8:	4798      	blx	r3
  401eba:	2801      	cmp	r0, #1
  401ebc:	d907      	bls.n	401ece <adc_async_channel_conversion_done+0x3e>
  401ebe:	ea4f 2119 	mov.w	r1, r9, lsr #8
  401ec2:	4650      	mov	r0, sl
  401ec4:	4b07      	ldr	r3, [pc, #28]	; (401ee4 <adc_async_channel_conversion_done+0x54>)
  401ec6:	4798      	blx	r3
  401ec8:	8aa3      	ldrh	r3, [r4, #20]
  401eca:	3301      	adds	r3, #1
  401ecc:	82a3      	strh	r3, [r4, #20]
  401ece:	8aa3      	ldrh	r3, [r4, #20]
  401ed0:	3301      	adds	r3, #1
  401ed2:	82a3      	strh	r3, [r4, #20]
  401ed4:	59bb      	ldr	r3, [r7, r6]
  401ed6:	b113      	cbz	r3, 401ede <adc_async_channel_conversion_done+0x4e>
  401ed8:	4641      	mov	r1, r8
  401eda:	4628      	mov	r0, r5
  401edc:	4798      	blx	r3
  401ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ee2:	bf00      	nop
  401ee4:	004026a9 	.word	0x004026a9
  401ee8:	004029b9 	.word	0x004029b9

00401eec <adc_async_init>:
  401eec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ef0:	4616      	mov	r6, r2
  401ef2:	461c      	mov	r4, r3
  401ef4:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
  401ef8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401efa:	4607      	mov	r7, r0
  401efc:	4689      	mov	r9, r1
  401efe:	2800      	cmp	r0, #0
  401f00:	bf18      	it	ne
  401f02:	2900      	cmpne	r1, #0
  401f04:	d00b      	beq.n	401f1e <adc_async_init+0x32>
  401f06:	1c13      	adds	r3, r2, #0
  401f08:	bf18      	it	ne
  401f0a:	2301      	movne	r3, #1
  401f0c:	f1b8 0f00 	cmp.w	r8, #0
  401f10:	d017      	beq.n	401f42 <adc_async_init+0x56>
  401f12:	b1b3      	cbz	r3, 401f42 <adc_async_init+0x56>
  401f14:	b10d      	cbz	r5, 401f1a <adc_async_init+0x2e>
  401f16:	2001      	movs	r0, #1
  401f18:	e002      	b.n	401f20 <adc_async_init+0x34>
  401f1a:	2000      	movs	r0, #0
  401f1c:	e000      	b.n	401f20 <adc_async_init+0x34>
  401f1e:	2000      	movs	r0, #0
  401f20:	f8df b068 	ldr.w	fp, [pc, #104]	; 401f8c <adc_async_init+0xa0>
  401f24:	223f      	movs	r2, #63	; 0x3f
  401f26:	4659      	mov	r1, fp
  401f28:	f8df a064 	ldr.w	sl, [pc, #100]	; 401f90 <adc_async_init+0xa4>
  401f2c:	47d0      	blx	sl
  401f2e:	1c60      	adds	r0, r4, #1
  401f30:	2240      	movs	r2, #64	; 0x40
  401f32:	4659      	mov	r1, fp
  401f34:	4580      	cmp	r8, r0
  401f36:	bfcc      	ite	gt
  401f38:	2000      	movgt	r0, #0
  401f3a:	2001      	movle	r0, #1
  401f3c:	47d0      	blx	sl
  401f3e:	2300      	movs	r3, #0
  401f40:	e005      	b.n	401f4e <adc_async_init+0x62>
  401f42:	2000      	movs	r0, #0
  401f44:	e7ec      	b.n	401f20 <adc_async_init+0x34>
  401f46:	22ff      	movs	r2, #255	; 0xff
  401f48:	54f2      	strb	r2, [r6, r3]
  401f4a:	3301      	adds	r3, #1
  401f4c:	b2db      	uxtb	r3, r3
  401f4e:	42a3      	cmp	r3, r4
  401f50:	d9f9      	bls.n	401f46 <adc_async_init+0x5a>
  401f52:	623e      	str	r6, [r7, #32]
  401f54:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
  401f58:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
  401f5c:	62bd      	str	r5, [r7, #40]	; 0x28
  401f5e:	4649      	mov	r1, r9
  401f60:	4638      	mov	r0, r7
  401f62:	4b06      	ldr	r3, [pc, #24]	; (401f7c <adc_async_init+0x90>)
  401f64:	4798      	blx	r3
  401f66:	4603      	mov	r3, r0
  401f68:	b928      	cbnz	r0, 401f76 <adc_async_init+0x8a>
  401f6a:	4a05      	ldr	r2, [pc, #20]	; (401f80 <adc_async_init+0x94>)
  401f6c:	60ba      	str	r2, [r7, #8]
  401f6e:	4a05      	ldr	r2, [pc, #20]	; (401f84 <adc_async_init+0x98>)
  401f70:	603a      	str	r2, [r7, #0]
  401f72:	4a05      	ldr	r2, [pc, #20]	; (401f88 <adc_async_init+0x9c>)
  401f74:	607a      	str	r2, [r7, #4]
  401f76:	4618      	mov	r0, r3
  401f78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f7c:	004028f9 	.word	0x004028f9
  401f80:	00401e91 	.word	0x00401e91
  401f84:	00401e7d 	.word	0x00401e7d
  401f88:	00401e87 	.word	0x00401e87
  401f8c:	00408350 	.word	0x00408350
  401f90:	00402605 	.word	0x00402605

00401f94 <adc_async_register_channel_buffer>:
  401f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401f98:	460e      	mov	r6, r1
  401f9a:	461f      	mov	r7, r3
  401f9c:	4605      	mov	r5, r0
  401f9e:	4690      	mov	r8, r2
  401fa0:	2800      	cmp	r0, #0
  401fa2:	bf18      	it	ne
  401fa4:	2a00      	cmpne	r2, #0
  401fa6:	d002      	beq.n	401fae <adc_async_register_channel_buffer+0x1a>
  401fa8:	b9c3      	cbnz	r3, 401fdc <adc_async_register_channel_buffer+0x48>
  401faa:	2000      	movs	r0, #0
  401fac:	e000      	b.n	401fb0 <adc_async_register_channel_buffer+0x1c>
  401fae:	2000      	movs	r0, #0
  401fb0:	f8df 9094 	ldr.w	r9, [pc, #148]	; 402048 <adc_async_register_channel_buffer+0xb4>
  401fb4:	2266      	movs	r2, #102	; 0x66
  401fb6:	4649      	mov	r1, r9
  401fb8:	4c21      	ldr	r4, [pc, #132]	; (402040 <adc_async_register_channel_buffer+0xac>)
  401fba:	47a0      	blx	r4
  401fbc:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
  401fc0:	2267      	movs	r2, #103	; 0x67
  401fc2:	4649      	mov	r1, r9
  401fc4:	42b0      	cmp	r0, r6
  401fc6:	bf34      	ite	cc
  401fc8:	2000      	movcc	r0, #0
  401fca:	2001      	movcs	r0, #1
  401fcc:	47a0      	blx	r4
  401fce:	6a29      	ldr	r1, [r5, #32]
  401fd0:	5d8b      	ldrb	r3, [r1, r6]
  401fd2:	2bff      	cmp	r3, #255	; 0xff
  401fd4:	d12b      	bne.n	40202e <adc_async_register_channel_buffer+0x9a>
  401fd6:	2400      	movs	r4, #0
  401fd8:	4623      	mov	r3, r4
  401fda:	e003      	b.n	401fe4 <adc_async_register_channel_buffer+0x50>
  401fdc:	2001      	movs	r0, #1
  401fde:	e7e7      	b.n	401fb0 <adc_async_register_channel_buffer+0x1c>
  401fe0:	3301      	adds	r3, #1
  401fe2:	b2db      	uxtb	r3, r3
  401fe4:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
  401fe8:	4293      	cmp	r3, r2
  401fea:	d805      	bhi.n	401ff8 <adc_async_register_channel_buffer+0x64>
  401fec:	5cca      	ldrb	r2, [r1, r3]
  401fee:	2aff      	cmp	r2, #255	; 0xff
  401ff0:	d0f6      	beq.n	401fe0 <adc_async_register_channel_buffer+0x4c>
  401ff2:	3401      	adds	r4, #1
  401ff4:	b2e4      	uxtb	r4, r4
  401ff6:	e7f3      	b.n	401fe0 <adc_async_register_channel_buffer+0x4c>
  401ff8:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
  401ffc:	429c      	cmp	r4, r3
  401ffe:	d819      	bhi.n	402034 <adc_async_register_channel_buffer+0xa0>
  402000:	6aa8      	ldr	r0, [r5, #40]	; 0x28
  402002:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  402006:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  40200a:	4448      	add	r0, r9
  40200c:	463a      	mov	r2, r7
  40200e:	4641      	mov	r1, r8
  402010:	3004      	adds	r0, #4
  402012:	4b0c      	ldr	r3, [pc, #48]	; (402044 <adc_async_register_channel_buffer+0xb0>)
  402014:	4798      	blx	r3
  402016:	4602      	mov	r2, r0
  402018:	b978      	cbnz	r0, 40203a <adc_async_register_channel_buffer+0xa6>
  40201a:	6a2b      	ldr	r3, [r5, #32]
  40201c:	559c      	strb	r4, [r3, r6]
  40201e:	6aab      	ldr	r3, [r5, #40]	; 0x28
  402020:	4499      	add	r9, r3
  402022:	2300      	movs	r3, #0
  402024:	f8a9 3014 	strh.w	r3, [r9, #20]
  402028:	4610      	mov	r0, r2
  40202a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40202e:	f06f 020c 	mvn.w	r2, #12
  402032:	e7f9      	b.n	402028 <adc_async_register_channel_buffer+0x94>
  402034:	f06f 021b 	mvn.w	r2, #27
  402038:	e7f6      	b.n	402028 <adc_async_register_channel_buffer+0x94>
  40203a:	f06f 020c 	mvn.w	r2, #12
  40203e:	e7f3      	b.n	402028 <adc_async_register_channel_buffer+0x94>
  402040:	00402605 	.word	0x00402605
  402044:	00402665 	.word	0x00402665
  402048:	00408350 	.word	0x00408350

0040204c <adc_async_enable_channel>:
  40204c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40204e:	460d      	mov	r5, r1
  402050:	4f0b      	ldr	r7, [pc, #44]	; (402080 <adc_async_enable_channel+0x34>)
  402052:	4604      	mov	r4, r0
  402054:	2283      	movs	r2, #131	; 0x83
  402056:	4639      	mov	r1, r7
  402058:	3000      	adds	r0, #0
  40205a:	bf18      	it	ne
  40205c:	2001      	movne	r0, #1
  40205e:	4e09      	ldr	r6, [pc, #36]	; (402084 <adc_async_enable_channel+0x38>)
  402060:	47b0      	blx	r6
  402062:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
  402066:	2284      	movs	r2, #132	; 0x84
  402068:	4639      	mov	r1, r7
  40206a:	42a8      	cmp	r0, r5
  40206c:	bf34      	ite	cc
  40206e:	2000      	movcc	r0, #0
  402070:	2001      	movcs	r0, #1
  402072:	47b0      	blx	r6
  402074:	4629      	mov	r1, r5
  402076:	4620      	mov	r0, r4
  402078:	4b03      	ldr	r3, [pc, #12]	; (402088 <adc_async_enable_channel+0x3c>)
  40207a:	4798      	blx	r3
  40207c:	2000      	movs	r0, #0
  40207e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402080:	00408350 	.word	0x00408350
  402084:	00402605 	.word	0x00402605
  402088:	004029ad 	.word	0x004029ad

0040208c <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40208c:	f3ef 8310 	mrs	r3, PRIMASK
  402090:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402092:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  402094:	f3bf 8f5f 	dmb	sy
  402098:	4770      	bx	lr

0040209a <atomic_leave_critical>:
  40209a:	f3bf 8f5f 	dmb	sy
  40209e:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  4020a0:	f383 8810 	msr	PRIMASK, r3
  4020a4:	4770      	bx	lr
	...

004020a8 <delay_init>:
  4020a8:	b508      	push	{r3, lr}
  4020aa:	4b02      	ldr	r3, [pc, #8]	; (4020b4 <delay_init+0xc>)
  4020ac:	6018      	str	r0, [r3, #0]
  4020ae:	4b02      	ldr	r3, [pc, #8]	; (4020b8 <delay_init+0x10>)
  4020b0:	4798      	blx	r3
  4020b2:	bd08      	pop	{r3, pc}
  4020b4:	20400394 	.word	0x20400394
  4020b8:	00403181 	.word	0x00403181

004020bc <delay_ms>:
  4020bc:	b510      	push	{r4, lr}
  4020be:	4b04      	ldr	r3, [pc, #16]	; (4020d0 <delay_ms+0x14>)
  4020c0:	681c      	ldr	r4, [r3, #0]
  4020c2:	4b04      	ldr	r3, [pc, #16]	; (4020d4 <delay_ms+0x18>)
  4020c4:	4798      	blx	r3
  4020c6:	4601      	mov	r1, r0
  4020c8:	4620      	mov	r0, r4
  4020ca:	4b03      	ldr	r3, [pc, #12]	; (4020d8 <delay_ms+0x1c>)
  4020cc:	4798      	blx	r3
  4020ce:	bd10      	pop	{r4, pc}
  4020d0:	20400394 	.word	0x20400394
  4020d4:	004029bd 	.word	0x004029bd
  4020d8:	0040318d 	.word	0x0040318d

004020dc <process_ext_irq>:
  4020dc:	b538      	push	{r3, r4, r5, lr}
  4020de:	2504      	movs	r5, #4
  4020e0:	2400      	movs	r4, #0
  4020e2:	e007      	b.n	4020f4 <process_ext_irq+0x18>
  4020e4:	4a0d      	ldr	r2, [pc, #52]	; (40211c <process_ext_irq+0x40>)
  4020e6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  4020ea:	b1b3      	cbz	r3, 40211a <process_ext_irq+0x3e>
  4020ec:	4798      	blx	r3
  4020ee:	bd38      	pop	{r3, r4, r5, pc}
  4020f0:	3a01      	subs	r2, #1
  4020f2:	b2d5      	uxtb	r5, r2
  4020f4:	42ac      	cmp	r4, r5
  4020f6:	d810      	bhi.n	40211a <process_ext_irq+0x3e>
  4020f8:	192b      	adds	r3, r5, r4
  4020fa:	105b      	asrs	r3, r3, #1
  4020fc:	b2da      	uxtb	r2, r3
  4020fe:	2a03      	cmp	r2, #3
  402100:	d80b      	bhi.n	40211a <process_ext_irq+0x3e>
  402102:	4613      	mov	r3, r2
  402104:	4905      	ldr	r1, [pc, #20]	; (40211c <process_ext_irq+0x40>)
  402106:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  40210a:	6849      	ldr	r1, [r1, #4]
  40210c:	4281      	cmp	r1, r0
  40210e:	d0e9      	beq.n	4020e4 <process_ext_irq+0x8>
  402110:	4281      	cmp	r1, r0
  402112:	d2ed      	bcs.n	4020f0 <process_ext_irq+0x14>
  402114:	3201      	adds	r2, #1
  402116:	b2d4      	uxtb	r4, r2
  402118:	e7ec      	b.n	4020f4 <process_ext_irq+0x18>
  40211a:	bd38      	pop	{r3, r4, r5, pc}
  40211c:	20400398 	.word	0x20400398

00402120 <ext_irq_init>:
  402120:	b508      	push	{r3, lr}
  402122:	2300      	movs	r3, #0
  402124:	e00a      	b.n	40213c <ext_irq_init+0x1c>
  402126:	4a08      	ldr	r2, [pc, #32]	; (402148 <ext_irq_init+0x28>)
  402128:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  40212c:	f04f 30ff 	mov.w	r0, #4294967295
  402130:	6048      	str	r0, [r1, #4]
  402132:	2100      	movs	r1, #0
  402134:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
  402138:	3301      	adds	r3, #1
  40213a:	b29b      	uxth	r3, r3
  40213c:	2b03      	cmp	r3, #3
  40213e:	d9f2      	bls.n	402126 <ext_irq_init+0x6>
  402140:	4802      	ldr	r0, [pc, #8]	; (40214c <ext_irq_init+0x2c>)
  402142:	4b03      	ldr	r3, [pc, #12]	; (402150 <ext_irq_init+0x30>)
  402144:	4798      	blx	r3
  402146:	bd08      	pop	{r3, pc}
  402148:	20400398 	.word	0x20400398
  40214c:	004020dd 	.word	0x004020dd
  402150:	00402d2d 	.word	0x00402d2d

00402154 <ext_irq_register>:
  402154:	b5f0      	push	{r4, r5, r6, r7, lr}
  402156:	b083      	sub	sp, #12
  402158:	4605      	mov	r5, r0
  40215a:	2300      	movs	r3, #0
  40215c:	2b03      	cmp	r3, #3
  40215e:	d80e      	bhi.n	40217e <ext_irq_register+0x2a>
  402160:	4618      	mov	r0, r3
  402162:	4a2e      	ldr	r2, [pc, #184]	; (40221c <ext_irq_register+0xc8>)
  402164:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  402168:	6852      	ldr	r2, [r2, #4]
  40216a:	42aa      	cmp	r2, r5
  40216c:	d002      	beq.n	402174 <ext_irq_register+0x20>
  40216e:	3301      	adds	r3, #1
  402170:	b2db      	uxtb	r3, r3
  402172:	e7f3      	b.n	40215c <ext_irq_register+0x8>
  402174:	4b29      	ldr	r3, [pc, #164]	; (40221c <ext_irq_register+0xc8>)
  402176:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
  40217a:	2701      	movs	r7, #1
  40217c:	e000      	b.n	402180 <ext_irq_register+0x2c>
  40217e:	2700      	movs	r7, #0
  402180:	b159      	cbz	r1, 40219a <ext_irq_register+0x46>
  402182:	2f00      	cmp	r7, #0
  402184:	d13d      	bne.n	402202 <ext_irq_register+0xae>
  402186:	2600      	movs	r6, #0
  402188:	2e03      	cmp	r6, #3
  40218a:	d813      	bhi.n	4021b4 <ext_irq_register+0x60>
  40218c:	4b23      	ldr	r3, [pc, #140]	; (40221c <ext_irq_register+0xc8>)
  40218e:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  402192:	b143      	cbz	r3, 4021a6 <ext_irq_register+0x52>
  402194:	3601      	adds	r6, #1
  402196:	b2f6      	uxtb	r6, r6
  402198:	e7f6      	b.n	402188 <ext_irq_register+0x34>
  40219a:	2f00      	cmp	r7, #0
  40219c:	d038      	beq.n	402210 <ext_irq_register+0xbc>
  40219e:	4628      	mov	r0, r5
  4021a0:	4b1f      	ldr	r3, [pc, #124]	; (402220 <ext_irq_register+0xcc>)
  4021a2:	4798      	blx	r3
  4021a4:	e032      	b.n	40220c <ext_irq_register+0xb8>
  4021a6:	4b1d      	ldr	r3, [pc, #116]	; (40221c <ext_irq_register+0xc8>)
  4021a8:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
  4021ac:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  4021b0:	605d      	str	r5, [r3, #4]
  4021b2:	2701      	movs	r7, #1
  4021b4:	2300      	movs	r3, #0
  4021b6:	e001      	b.n	4021bc <ext_irq_register+0x68>
  4021b8:	3301      	adds	r3, #1
  4021ba:	b2db      	uxtb	r3, r3
  4021bc:	2b03      	cmp	r3, #3
  4021be:	bf98      	it	ls
  4021c0:	2e03      	cmpls	r6, #3
  4021c2:	d81e      	bhi.n	402202 <ext_irq_register+0xae>
  4021c4:	46b6      	mov	lr, r6
  4021c6:	4a15      	ldr	r2, [pc, #84]	; (40221c <ext_irq_register+0xc8>)
  4021c8:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  4021cc:	6848      	ldr	r0, [r1, #4]
  4021ce:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  4021d2:	6852      	ldr	r2, [r2, #4]
  4021d4:	4290      	cmp	r0, r2
  4021d6:	d2ef      	bcs.n	4021b8 <ext_irq_register+0x64>
  4021d8:	f1b2 3fff 	cmp.w	r2, #4294967295
  4021dc:	d0ec      	beq.n	4021b8 <ext_irq_register+0x64>
  4021de:	4c0f      	ldr	r4, [pc, #60]	; (40221c <ext_irq_register+0xc8>)
  4021e0:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  4021e4:	e892 0003 	ldmia.w	r2, {r0, r1}
  4021e8:	e88d 0003 	stmia.w	sp, {r0, r1}
  4021ec:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  4021f0:	e894 0003 	ldmia.w	r4, {r0, r1}
  4021f4:	e882 0003 	stmia.w	r2, {r0, r1}
  4021f8:	e89d 0003 	ldmia.w	sp, {r0, r1}
  4021fc:	e884 0003 	stmia.w	r4, {r0, r1}
  402200:	e7da      	b.n	4021b8 <ext_irq_register+0x64>
  402202:	b147      	cbz	r7, 402216 <ext_irq_register+0xc2>
  402204:	2101      	movs	r1, #1
  402206:	4628      	mov	r0, r5
  402208:	4b05      	ldr	r3, [pc, #20]	; (402220 <ext_irq_register+0xcc>)
  40220a:	4798      	blx	r3
  40220c:	b003      	add	sp, #12
  40220e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402210:	f06f 000c 	mvn.w	r0, #12
  402214:	e7fa      	b.n	40220c <ext_irq_register+0xb8>
  402216:	f06f 000c 	mvn.w	r0, #12
  40221a:	e7f7      	b.n	40220c <ext_irq_register+0xb8>
  40221c:	20400398 	.word	0x20400398
  402220:	00402d5d 	.word	0x00402d5d

00402224 <io_write>:
  402224:	b570      	push	{r4, r5, r6, lr}
  402226:	4616      	mov	r6, r2
  402228:	4604      	mov	r4, r0
  40222a:	460d      	mov	r5, r1
  40222c:	2800      	cmp	r0, #0
  40222e:	bf18      	it	ne
  402230:	2900      	cmpne	r1, #0
  402232:	bf14      	ite	ne
  402234:	2001      	movne	r0, #1
  402236:	2000      	moveq	r0, #0
  402238:	2234      	movs	r2, #52	; 0x34
  40223a:	4904      	ldr	r1, [pc, #16]	; (40224c <io_write+0x28>)
  40223c:	4b04      	ldr	r3, [pc, #16]	; (402250 <io_write+0x2c>)
  40223e:	4798      	blx	r3
  402240:	6823      	ldr	r3, [r4, #0]
  402242:	4632      	mov	r2, r6
  402244:	4629      	mov	r1, r5
  402246:	4620      	mov	r0, r4
  402248:	4798      	blx	r3
  40224a:	bd70      	pop	{r4, r5, r6, pc}
  40224c:	0040836c 	.word	0x0040836c
  402250:	00402605 	.word	0x00402605

00402254 <io_read>:
  402254:	b570      	push	{r4, r5, r6, lr}
  402256:	4616      	mov	r6, r2
  402258:	4604      	mov	r4, r0
  40225a:	460d      	mov	r5, r1
  40225c:	2800      	cmp	r0, #0
  40225e:	bf18      	it	ne
  402260:	2900      	cmpne	r1, #0
  402262:	bf14      	ite	ne
  402264:	2001      	movne	r0, #1
  402266:	2000      	moveq	r0, #0
  402268:	223d      	movs	r2, #61	; 0x3d
  40226a:	4904      	ldr	r1, [pc, #16]	; (40227c <io_read+0x28>)
  40226c:	4b04      	ldr	r3, [pc, #16]	; (402280 <io_read+0x2c>)
  40226e:	4798      	blx	r3
  402270:	6863      	ldr	r3, [r4, #4]
  402272:	4632      	mov	r2, r6
  402274:	4629      	mov	r1, r5
  402276:	4620      	mov	r0, r4
  402278:	4798      	blx	r3
  40227a:	bd70      	pop	{r4, r5, r6, pc}
  40227c:	0040836c 	.word	0x0040836c
  402280:	00402605 	.word	0x00402605

00402284 <pwm_period_expired>:
  402284:	b508      	push	{r3, lr}
  402286:	6943      	ldr	r3, [r0, #20]
  402288:	b103      	cbz	r3, 40228c <pwm_period_expired+0x8>
  40228a:	4798      	blx	r3
  40228c:	bd08      	pop	{r3, pc}

0040228e <pwm_detect_fault>:
  40228e:	b508      	push	{r3, lr}
  402290:	6983      	ldr	r3, [r0, #24]
  402292:	b103      	cbz	r3, 402296 <pwm_detect_fault+0x8>
  402294:	4798      	blx	r3
  402296:	bd08      	pop	{r3, pc}

00402298 <pwm_init>:
  402298:	b538      	push	{r3, r4, r5, lr}
  40229a:	4604      	mov	r4, r0
  40229c:	460d      	mov	r5, r1
  40229e:	2800      	cmp	r0, #0
  4022a0:	bf18      	it	ne
  4022a2:	2900      	cmpne	r1, #0
  4022a4:	bf14      	ite	ne
  4022a6:	2001      	movne	r0, #1
  4022a8:	2000      	moveq	r0, #0
  4022aa:	2233      	movs	r2, #51	; 0x33
  4022ac:	4906      	ldr	r1, [pc, #24]	; (4022c8 <pwm_init+0x30>)
  4022ae:	4b07      	ldr	r3, [pc, #28]	; (4022cc <pwm_init+0x34>)
  4022b0:	4798      	blx	r3
  4022b2:	4629      	mov	r1, r5
  4022b4:	4620      	mov	r0, r4
  4022b6:	4b06      	ldr	r3, [pc, #24]	; (4022d0 <pwm_init+0x38>)
  4022b8:	4798      	blx	r3
  4022ba:	4b06      	ldr	r3, [pc, #24]	; (4022d4 <pwm_init+0x3c>)
  4022bc:	6023      	str	r3, [r4, #0]
  4022be:	4b06      	ldr	r3, [pc, #24]	; (4022d8 <pwm_init+0x40>)
  4022c0:	6063      	str	r3, [r4, #4]
  4022c2:	2000      	movs	r0, #0
  4022c4:	bd38      	pop	{r3, r4, r5, pc}
  4022c6:	bf00      	nop
  4022c8:	00408380 	.word	0x00408380
  4022cc:	00402605 	.word	0x00402605
  4022d0:	00402efd 	.word	0x00402efd
  4022d4:	00402285 	.word	0x00402285
  4022d8:	0040228f 	.word	0x0040228f

004022dc <pwm_enable>:
  4022dc:	b510      	push	{r4, lr}
  4022de:	4604      	mov	r4, r0
  4022e0:	224a      	movs	r2, #74	; 0x4a
  4022e2:	4909      	ldr	r1, [pc, #36]	; (402308 <pwm_enable+0x2c>)
  4022e4:	3000      	adds	r0, #0
  4022e6:	bf18      	it	ne
  4022e8:	2001      	movne	r0, #1
  4022ea:	4b08      	ldr	r3, [pc, #32]	; (40230c <pwm_enable+0x30>)
  4022ec:	4798      	blx	r3
  4022ee:	4620      	mov	r0, r4
  4022f0:	4b07      	ldr	r3, [pc, #28]	; (402310 <pwm_enable+0x34>)
  4022f2:	4798      	blx	r3
  4022f4:	b920      	cbnz	r0, 402300 <pwm_enable+0x24>
  4022f6:	4620      	mov	r0, r4
  4022f8:	4b06      	ldr	r3, [pc, #24]	; (402314 <pwm_enable+0x38>)
  4022fa:	4798      	blx	r3
  4022fc:	2000      	movs	r0, #0
  4022fe:	bd10      	pop	{r4, pc}
  402300:	f06f 0010 	mvn.w	r0, #16
  402304:	bd10      	pop	{r4, pc}
  402306:	bf00      	nop
  402308:	00408380 	.word	0x00408380
  40230c:	00402605 	.word	0x00402605
  402310:	004030d9 	.word	0x004030d9
  402314:	00403035 	.word	0x00403035

00402318 <pwm_register_callback>:
  402318:	b570      	push	{r4, r5, r6, lr}
  40231a:	460d      	mov	r5, r1
  40231c:	b121      	cbz	r1, 402328 <pwm_register_callback+0x10>
  40231e:	2901      	cmp	r1, #1
  402320:	d015      	beq.n	40234e <pwm_register_callback+0x36>
  402322:	f06f 000c 	mvn.w	r0, #12
  402326:	bd70      	pop	{r4, r5, r6, pc}
  402328:	6142      	str	r2, [r0, #20]
  40232a:	4616      	mov	r6, r2
  40232c:	4604      	mov	r4, r0
  40232e:	2272      	movs	r2, #114	; 0x72
  402330:	4908      	ldr	r1, [pc, #32]	; (402354 <pwm_register_callback+0x3c>)
  402332:	3000      	adds	r0, #0
  402334:	bf18      	it	ne
  402336:	2001      	movne	r0, #1
  402338:	4b07      	ldr	r3, [pc, #28]	; (402358 <pwm_register_callback+0x40>)
  40233a:	4798      	blx	r3
  40233c:	1c32      	adds	r2, r6, #0
  40233e:	bf18      	it	ne
  402340:	2201      	movne	r2, #1
  402342:	4629      	mov	r1, r5
  402344:	4620      	mov	r0, r4
  402346:	4b05      	ldr	r3, [pc, #20]	; (40235c <pwm_register_callback+0x44>)
  402348:	4798      	blx	r3
  40234a:	2000      	movs	r0, #0
  40234c:	bd70      	pop	{r4, r5, r6, pc}
  40234e:	6182      	str	r2, [r0, #24]
  402350:	e7eb      	b.n	40232a <pwm_register_callback+0x12>
  402352:	bf00      	nop
  402354:	00408380 	.word	0x00408380
  402358:	00402605 	.word	0x00402605
  40235c:	00403109 	.word	0x00403109

00402360 <pwm_set_parameters>:
  402360:	b570      	push	{r4, r5, r6, lr}
  402362:	460d      	mov	r5, r1
  402364:	4616      	mov	r6, r2
  402366:	4604      	mov	r4, r0
  402368:	227c      	movs	r2, #124	; 0x7c
  40236a:	4906      	ldr	r1, [pc, #24]	; (402384 <pwm_set_parameters+0x24>)
  40236c:	3000      	adds	r0, #0
  40236e:	bf18      	it	ne
  402370:	2001      	movne	r0, #1
  402372:	4b05      	ldr	r3, [pc, #20]	; (402388 <pwm_set_parameters+0x28>)
  402374:	4798      	blx	r3
  402376:	4632      	mov	r2, r6
  402378:	4629      	mov	r1, r5
  40237a:	4620      	mov	r0, r4
  40237c:	4b03      	ldr	r3, [pc, #12]	; (40238c <pwm_set_parameters+0x2c>)
  40237e:	4798      	blx	r3
  402380:	2000      	movs	r0, #0
  402382:	bd70      	pop	{r4, r5, r6, pc}
  402384:	00408380 	.word	0x00408380
  402388:	00402605 	.word	0x00402605
  40238c:	00403079 	.word	0x00403079

00402390 <timer_add_timer_task>:
  402390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402392:	6807      	ldr	r7, [r0, #0]
  402394:	b117      	cbz	r7, 40239c <timer_add_timer_task+0xc>
  402396:	463c      	mov	r4, r7
  402398:	2600      	movs	r6, #0
  40239a:	e00b      	b.n	4023b4 <timer_add_timer_task+0x24>
  40239c:	4b0e      	ldr	r3, [pc, #56]	; (4023d8 <timer_add_timer_task+0x48>)
  40239e:	4798      	blx	r3
  4023a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4023a2:	68a5      	ldr	r5, [r4, #8]
  4023a4:	442b      	add	r3, r5
  4023a6:	1a9b      	subs	r3, r3, r2
  4023a8:	3301      	adds	r3, #1
  4023aa:	688d      	ldr	r5, [r1, #8]
  4023ac:	42ab      	cmp	r3, r5
  4023ae:	d209      	bcs.n	4023c4 <timer_add_timer_task+0x34>
  4023b0:	4626      	mov	r6, r4
  4023b2:	6824      	ldr	r4, [r4, #0]
  4023b4:	b134      	cbz	r4, 4023c4 <timer_add_timer_task+0x34>
  4023b6:	6863      	ldr	r3, [r4, #4]
  4023b8:	4293      	cmp	r3, r2
  4023ba:	d8f2      	bhi.n	4023a2 <timer_add_timer_task+0x12>
  4023bc:	68a5      	ldr	r5, [r4, #8]
  4023be:	1a9b      	subs	r3, r3, r2
  4023c0:	442b      	add	r3, r5
  4023c2:	e7f2      	b.n	4023aa <timer_add_timer_task+0x1a>
  4023c4:	42bc      	cmp	r4, r7
  4023c6:	d003      	beq.n	4023d0 <timer_add_timer_task+0x40>
  4023c8:	4630      	mov	r0, r6
  4023ca:	4b04      	ldr	r3, [pc, #16]	; (4023dc <timer_add_timer_task+0x4c>)
  4023cc:	4798      	blx	r3
  4023ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4023d0:	4b01      	ldr	r3, [pc, #4]	; (4023d8 <timer_add_timer_task+0x48>)
  4023d2:	4798      	blx	r3
  4023d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4023d6:	bf00      	nop
  4023d8:	00402621 	.word	0x00402621
  4023dc:	0040264d 	.word	0x0040264d

004023e0 <timer_process_counted>:
  4023e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4023e2:	6944      	ldr	r4, [r0, #20]
  4023e4:	6906      	ldr	r6, [r0, #16]
  4023e6:	3601      	adds	r6, #1
  4023e8:	6106      	str	r6, [r0, #16]
  4023ea:	7e03      	ldrb	r3, [r0, #24]
  4023ec:	f013 0f01 	tst.w	r3, #1
  4023f0:	d105      	bne.n	4023fe <timer_process_counted+0x1e>
  4023f2:	7e03      	ldrb	r3, [r0, #24]
  4023f4:	f013 0f02 	tst.w	r3, #2
  4023f8:	d101      	bne.n	4023fe <timer_process_counted+0x1e>
  4023fa:	4605      	mov	r5, r0
  4023fc:	e009      	b.n	402412 <timer_process_counted+0x32>
  4023fe:	7e03      	ldrb	r3, [r0, #24]
  402400:	f043 0302 	orr.w	r3, r3, #2
  402404:	7603      	strb	r3, [r0, #24]
  402406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402408:	696f      	ldr	r7, [r5, #20]
  40240a:	68e3      	ldr	r3, [r4, #12]
  40240c:	4620      	mov	r0, r4
  40240e:	4798      	blx	r3
  402410:	463c      	mov	r4, r7
  402412:	b19c      	cbz	r4, 40243c <timer_process_counted+0x5c>
  402414:	6863      	ldr	r3, [r4, #4]
  402416:	1af3      	subs	r3, r6, r3
  402418:	68a2      	ldr	r2, [r4, #8]
  40241a:	4293      	cmp	r3, r2
  40241c:	d30e      	bcc.n	40243c <timer_process_counted+0x5c>
  40241e:	f105 0714 	add.w	r7, r5, #20
  402422:	4638      	mov	r0, r7
  402424:	4b06      	ldr	r3, [pc, #24]	; (402440 <timer_process_counted+0x60>)
  402426:	4798      	blx	r3
  402428:	7c23      	ldrb	r3, [r4, #16]
  40242a:	2b01      	cmp	r3, #1
  40242c:	d1ec      	bne.n	402408 <timer_process_counted+0x28>
  40242e:	6066      	str	r6, [r4, #4]
  402430:	4632      	mov	r2, r6
  402432:	4621      	mov	r1, r4
  402434:	4638      	mov	r0, r7
  402436:	4b03      	ldr	r3, [pc, #12]	; (402444 <timer_process_counted+0x64>)
  402438:	4798      	blx	r3
  40243a:	e7e5      	b.n	402408 <timer_process_counted+0x28>
  40243c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40243e:	bf00      	nop
  402440:	00402655 	.word	0x00402655
  402444:	00402391 	.word	0x00402391

00402448 <timer_init>:
  402448:	b538      	push	{r3, r4, r5, lr}
  40244a:	4604      	mov	r4, r0
  40244c:	460d      	mov	r5, r1
  40244e:	2800      	cmp	r0, #0
  402450:	bf18      	it	ne
  402452:	2900      	cmpne	r1, #0
  402454:	bf14      	ite	ne
  402456:	2001      	movne	r0, #1
  402458:	2000      	moveq	r0, #0
  40245a:	223b      	movs	r2, #59	; 0x3b
  40245c:	4905      	ldr	r1, [pc, #20]	; (402474 <timer_init+0x2c>)
  40245e:	4b06      	ldr	r3, [pc, #24]	; (402478 <timer_init+0x30>)
  402460:	4798      	blx	r3
  402462:	4629      	mov	r1, r5
  402464:	4620      	mov	r0, r4
  402466:	4b05      	ldr	r3, [pc, #20]	; (40247c <timer_init+0x34>)
  402468:	4798      	blx	r3
  40246a:	2000      	movs	r0, #0
  40246c:	6120      	str	r0, [r4, #16]
  40246e:	4b04      	ldr	r3, [pc, #16]	; (402480 <timer_init+0x38>)
  402470:	6023      	str	r3, [r4, #0]
  402472:	bd38      	pop	{r3, r4, r5, pc}
  402474:	00408398 	.word	0x00408398
  402478:	00402605 	.word	0x00402605
  40247c:	00403245 	.word	0x00403245
  402480:	004023e1 	.word	0x004023e1

00402484 <timer_start>:
  402484:	b510      	push	{r4, lr}
  402486:	4604      	mov	r4, r0
  402488:	2253      	movs	r2, #83	; 0x53
  40248a:	4909      	ldr	r1, [pc, #36]	; (4024b0 <timer_start+0x2c>)
  40248c:	3000      	adds	r0, #0
  40248e:	bf18      	it	ne
  402490:	2001      	movne	r0, #1
  402492:	4b08      	ldr	r3, [pc, #32]	; (4024b4 <timer_start+0x30>)
  402494:	4798      	blx	r3
  402496:	4620      	mov	r0, r4
  402498:	4b07      	ldr	r3, [pc, #28]	; (4024b8 <timer_start+0x34>)
  40249a:	4798      	blx	r3
  40249c:	b920      	cbnz	r0, 4024a8 <timer_start+0x24>
  40249e:	4620      	mov	r0, r4
  4024a0:	4b06      	ldr	r3, [pc, #24]	; (4024bc <timer_start+0x38>)
  4024a2:	4798      	blx	r3
  4024a4:	2000      	movs	r0, #0
  4024a6:	bd10      	pop	{r4, pc}
  4024a8:	f06f 0010 	mvn.w	r0, #16
  4024ac:	bd10      	pop	{r4, pc}
  4024ae:	bf00      	nop
  4024b0:	00408398 	.word	0x00408398
  4024b4:	00402605 	.word	0x00402605
  4024b8:	0040332d 	.word	0x0040332d
  4024bc:	00403321 	.word	0x00403321

004024c0 <usart_sync_write>:
  4024c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4024c2:	4616      	mov	r6, r2
  4024c4:	4605      	mov	r5, r0
  4024c6:	460f      	mov	r7, r1
  4024c8:	2800      	cmp	r0, #0
  4024ca:	bf18      	it	ne
  4024cc:	2900      	cmpne	r1, #0
  4024ce:	d002      	beq.n	4024d6 <usart_sync_write+0x16>
  4024d0:	bb0a      	cbnz	r2, 402516 <usart_sync_write+0x56>
  4024d2:	2000      	movs	r0, #0
  4024d4:	e000      	b.n	4024d8 <usart_sync_write+0x18>
  4024d6:	2000      	movs	r0, #0
  4024d8:	22f1      	movs	r2, #241	; 0xf1
  4024da:	4910      	ldr	r1, [pc, #64]	; (40251c <usart_sync_write+0x5c>)
  4024dc:	4b10      	ldr	r3, [pc, #64]	; (402520 <usart_sync_write+0x60>)
  4024de:	4798      	blx	r3
  4024e0:	f105 0408 	add.w	r4, r5, #8
  4024e4:	4620      	mov	r0, r4
  4024e6:	4b0f      	ldr	r3, [pc, #60]	; (402524 <usart_sync_write+0x64>)
  4024e8:	4798      	blx	r3
  4024ea:	2800      	cmp	r0, #0
  4024ec:	d0f8      	beq.n	4024e0 <usart_sync_write+0x20>
  4024ee:	2500      	movs	r5, #0
  4024f0:	5d79      	ldrb	r1, [r7, r5]
  4024f2:	4620      	mov	r0, r4
  4024f4:	4b0c      	ldr	r3, [pc, #48]	; (402528 <usart_sync_write+0x68>)
  4024f6:	4798      	blx	r3
  4024f8:	4620      	mov	r0, r4
  4024fa:	4b0a      	ldr	r3, [pc, #40]	; (402524 <usart_sync_write+0x64>)
  4024fc:	4798      	blx	r3
  4024fe:	2800      	cmp	r0, #0
  402500:	d0fa      	beq.n	4024f8 <usart_sync_write+0x38>
  402502:	3501      	adds	r5, #1
  402504:	42b5      	cmp	r5, r6
  402506:	d3f3      	bcc.n	4024f0 <usart_sync_write+0x30>
  402508:	4620      	mov	r0, r4
  40250a:	4b08      	ldr	r3, [pc, #32]	; (40252c <usart_sync_write+0x6c>)
  40250c:	4798      	blx	r3
  40250e:	2800      	cmp	r0, #0
  402510:	d0fa      	beq.n	402508 <usart_sync_write+0x48>
  402512:	4628      	mov	r0, r5
  402514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402516:	2001      	movs	r0, #1
  402518:	e7de      	b.n	4024d8 <usart_sync_write+0x18>
  40251a:	bf00      	nop
  40251c:	004083b0 	.word	0x004083b0
  402520:	00402605 	.word	0x00402605
  402524:	00403509 	.word	0x00403509
  402528:	004034c1 	.word	0x004034c1
  40252c:	00403531 	.word	0x00403531

00402530 <usart_sync_read>:
  402530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402534:	4617      	mov	r7, r2
  402536:	4605      	mov	r5, r0
  402538:	4688      	mov	r8, r1
  40253a:	2800      	cmp	r0, #0
  40253c:	bf18      	it	ne
  40253e:	2900      	cmpne	r1, #0
  402540:	d002      	beq.n	402548 <usart_sync_read+0x18>
  402542:	b9d2      	cbnz	r2, 40257a <usart_sync_read+0x4a>
  402544:	2000      	movs	r0, #0
  402546:	e000      	b.n	40254a <usart_sync_read+0x1a>
  402548:	2000      	movs	r0, #0
  40254a:	f44f 7286 	mov.w	r2, #268	; 0x10c
  40254e:	490c      	ldr	r1, [pc, #48]	; (402580 <usart_sync_read+0x50>)
  402550:	4b0c      	ldr	r3, [pc, #48]	; (402584 <usart_sync_read+0x54>)
  402552:	4798      	blx	r3
  402554:	2600      	movs	r6, #0
  402556:	f105 0408 	add.w	r4, r5, #8
  40255a:	4620      	mov	r0, r4
  40255c:	4b0a      	ldr	r3, [pc, #40]	; (402588 <usart_sync_read+0x58>)
  40255e:	4798      	blx	r3
  402560:	2800      	cmp	r0, #0
  402562:	d0f8      	beq.n	402556 <usart_sync_read+0x26>
  402564:	4620      	mov	r0, r4
  402566:	4b09      	ldr	r3, [pc, #36]	; (40258c <usart_sync_read+0x5c>)
  402568:	4798      	blx	r3
  40256a:	f808 0006 	strb.w	r0, [r8, r6]
  40256e:	3601      	adds	r6, #1
  402570:	42be      	cmp	r6, r7
  402572:	d3f0      	bcc.n	402556 <usart_sync_read+0x26>
  402574:	4630      	mov	r0, r6
  402576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40257a:	2001      	movs	r0, #1
  40257c:	e7e5      	b.n	40254a <usart_sync_read+0x1a>
  40257e:	bf00      	nop
  402580:	004083b0 	.word	0x004083b0
  402584:	00402605 	.word	0x00402605
  402588:	00403559 	.word	0x00403559
  40258c:	004034e5 	.word	0x004034e5

00402590 <usart_sync_init>:
  402590:	b538      	push	{r3, r4, r5, lr}
  402592:	4604      	mov	r4, r0
  402594:	460d      	mov	r5, r1
  402596:	2800      	cmp	r0, #0
  402598:	bf18      	it	ne
  40259a:	2900      	cmpne	r1, #0
  40259c:	bf14      	ite	ne
  40259e:	2001      	movne	r0, #1
  4025a0:	2000      	moveq	r0, #0
  4025a2:	2234      	movs	r2, #52	; 0x34
  4025a4:	4907      	ldr	r1, [pc, #28]	; (4025c4 <usart_sync_init+0x34>)
  4025a6:	4b08      	ldr	r3, [pc, #32]	; (4025c8 <usart_sync_init+0x38>)
  4025a8:	4798      	blx	r3
  4025aa:	4629      	mov	r1, r5
  4025ac:	f104 0008 	add.w	r0, r4, #8
  4025b0:	4b06      	ldr	r3, [pc, #24]	; (4025cc <usart_sync_init+0x3c>)
  4025b2:	4798      	blx	r3
  4025b4:	4603      	mov	r3, r0
  4025b6:	b918      	cbnz	r0, 4025c0 <usart_sync_init+0x30>
  4025b8:	4a05      	ldr	r2, [pc, #20]	; (4025d0 <usart_sync_init+0x40>)
  4025ba:	6062      	str	r2, [r4, #4]
  4025bc:	4a05      	ldr	r2, [pc, #20]	; (4025d4 <usart_sync_init+0x44>)
  4025be:	6022      	str	r2, [r4, #0]
  4025c0:	4618      	mov	r0, r3
  4025c2:	bd38      	pop	{r3, r4, r5, pc}
  4025c4:	004083b0 	.word	0x004083b0
  4025c8:	00402605 	.word	0x00402605
  4025cc:	00403455 	.word	0x00403455
  4025d0:	00402531 	.word	0x00402531
  4025d4:	004024c1 	.word	0x004024c1

004025d8 <usart_sync_enable>:
  4025d8:	b510      	push	{r4, lr}
  4025da:	4604      	mov	r4, r0
  4025dc:	2253      	movs	r2, #83	; 0x53
  4025de:	4906      	ldr	r1, [pc, #24]	; (4025f8 <usart_sync_enable+0x20>)
  4025e0:	3000      	adds	r0, #0
  4025e2:	bf18      	it	ne
  4025e4:	2001      	movne	r0, #1
  4025e6:	4b05      	ldr	r3, [pc, #20]	; (4025fc <usart_sync_enable+0x24>)
  4025e8:	4798      	blx	r3
  4025ea:	f104 0008 	add.w	r0, r4, #8
  4025ee:	4b04      	ldr	r3, [pc, #16]	; (402600 <usart_sync_enable+0x28>)
  4025f0:	4798      	blx	r3
  4025f2:	2000      	movs	r0, #0
  4025f4:	bd10      	pop	{r4, pc}
  4025f6:	bf00      	nop
  4025f8:	004083b0 	.word	0x004083b0
  4025fc:	00402605 	.word	0x00402605
  402600:	0040348d 	.word	0x0040348d

00402604 <assert>:
  402604:	b900      	cbnz	r0, 402608 <assert+0x4>
  402606:	be00      	bkpt	0x0000
  402608:	4770      	bx	lr

0040260a <is_list_element>:
  40260a:	6803      	ldr	r3, [r0, #0]
  40260c:	b11b      	cbz	r3, 402616 <is_list_element+0xc>
  40260e:	428b      	cmp	r3, r1
  402610:	d003      	beq.n	40261a <is_list_element+0x10>
  402612:	681b      	ldr	r3, [r3, #0]
  402614:	e7fa      	b.n	40260c <is_list_element+0x2>
  402616:	2000      	movs	r0, #0
  402618:	4770      	bx	lr
  40261a:	2001      	movs	r0, #1
  40261c:	4770      	bx	lr
	...

00402620 <list_insert_as_head>:
  402620:	b538      	push	{r3, r4, r5, lr}
  402622:	4604      	mov	r4, r0
  402624:	460d      	mov	r5, r1
  402626:	4b06      	ldr	r3, [pc, #24]	; (402640 <list_insert_as_head+0x20>)
  402628:	4798      	blx	r3
  40262a:	f080 0001 	eor.w	r0, r0, #1
  40262e:	2239      	movs	r2, #57	; 0x39
  402630:	4904      	ldr	r1, [pc, #16]	; (402644 <list_insert_as_head+0x24>)
  402632:	b2c0      	uxtb	r0, r0
  402634:	4b04      	ldr	r3, [pc, #16]	; (402648 <list_insert_as_head+0x28>)
  402636:	4798      	blx	r3
  402638:	6823      	ldr	r3, [r4, #0]
  40263a:	602b      	str	r3, [r5, #0]
  40263c:	6025      	str	r5, [r4, #0]
  40263e:	bd38      	pop	{r3, r4, r5, pc}
  402640:	0040260b 	.word	0x0040260b
  402644:	004083cc 	.word	0x004083cc
  402648:	00402605 	.word	0x00402605

0040264c <list_insert_after>:
  40264c:	6803      	ldr	r3, [r0, #0]
  40264e:	600b      	str	r3, [r1, #0]
  402650:	6001      	str	r1, [r0, #0]
  402652:	4770      	bx	lr

00402654 <list_remove_head>:
  402654:	6803      	ldr	r3, [r0, #0]
  402656:	b11b      	cbz	r3, 402660 <list_remove_head+0xc>
  402658:	681a      	ldr	r2, [r3, #0]
  40265a:	6002      	str	r2, [r0, #0]
  40265c:	4618      	mov	r0, r3
  40265e:	4770      	bx	lr
  402660:	2000      	movs	r0, #0
  402662:	4770      	bx	lr

00402664 <ringbuffer_init>:
  402664:	b570      	push	{r4, r5, r6, lr}
  402666:	4615      	mov	r5, r2
  402668:	4604      	mov	r4, r0
  40266a:	460e      	mov	r6, r1
  40266c:	2800      	cmp	r0, #0
  40266e:	bf18      	it	ne
  402670:	2900      	cmpne	r1, #0
  402672:	d002      	beq.n	40267a <ringbuffer_init+0x16>
  402674:	b97a      	cbnz	r2, 402696 <ringbuffer_init+0x32>
  402676:	2000      	movs	r0, #0
  402678:	e000      	b.n	40267c <ringbuffer_init+0x18>
  40267a:	2000      	movs	r0, #0
  40267c:	2228      	movs	r2, #40	; 0x28
  40267e:	4908      	ldr	r1, [pc, #32]	; (4026a0 <ringbuffer_init+0x3c>)
  402680:	4b08      	ldr	r3, [pc, #32]	; (4026a4 <ringbuffer_init+0x40>)
  402682:	4798      	blx	r3
  402684:	1e6b      	subs	r3, r5, #1
  402686:	421d      	tst	r5, r3
  402688:	d107      	bne.n	40269a <ringbuffer_init+0x36>
  40268a:	6063      	str	r3, [r4, #4]
  40268c:	2000      	movs	r0, #0
  40268e:	60a0      	str	r0, [r4, #8]
  402690:	60e0      	str	r0, [r4, #12]
  402692:	6026      	str	r6, [r4, #0]
  402694:	bd70      	pop	{r4, r5, r6, pc}
  402696:	2001      	movs	r0, #1
  402698:	e7f0      	b.n	40267c <ringbuffer_init+0x18>
  40269a:	f06f 000c 	mvn.w	r0, #12
  40269e:	bd70      	pop	{r4, r5, r6, pc}
  4026a0:	004083ec 	.word	0x004083ec
  4026a4:	00402605 	.word	0x00402605

004026a8 <ringbuffer_put>:
  4026a8:	b538      	push	{r3, r4, r5, lr}
  4026aa:	460d      	mov	r5, r1
  4026ac:	4604      	mov	r4, r0
  4026ae:	2251      	movs	r2, #81	; 0x51
  4026b0:	490b      	ldr	r1, [pc, #44]	; (4026e0 <ringbuffer_put+0x38>)
  4026b2:	3000      	adds	r0, #0
  4026b4:	bf18      	it	ne
  4026b6:	2001      	movne	r0, #1
  4026b8:	4b0a      	ldr	r3, [pc, #40]	; (4026e4 <ringbuffer_put+0x3c>)
  4026ba:	4798      	blx	r3
  4026bc:	6822      	ldr	r2, [r4, #0]
  4026be:	68e3      	ldr	r3, [r4, #12]
  4026c0:	6861      	ldr	r1, [r4, #4]
  4026c2:	400b      	ands	r3, r1
  4026c4:	54d5      	strb	r5, [r2, r3]
  4026c6:	68e3      	ldr	r3, [r4, #12]
  4026c8:	68a2      	ldr	r2, [r4, #8]
  4026ca:	1a9a      	subs	r2, r3, r2
  4026cc:	6861      	ldr	r1, [r4, #4]
  4026ce:	428a      	cmp	r2, r1
  4026d0:	d901      	bls.n	4026d6 <ringbuffer_put+0x2e>
  4026d2:	1a59      	subs	r1, r3, r1
  4026d4:	60a1      	str	r1, [r4, #8]
  4026d6:	3301      	adds	r3, #1
  4026d8:	60e3      	str	r3, [r4, #12]
  4026da:	2000      	movs	r0, #0
  4026dc:	bd38      	pop	{r3, r4, r5, pc}
  4026de:	bf00      	nop
  4026e0:	004083ec 	.word	0x004083ec
  4026e4:	00402605 	.word	0x00402605

004026e8 <_sbrk>:
  4026e8:	4603      	mov	r3, r0
  4026ea:	4a06      	ldr	r2, [pc, #24]	; (402704 <_sbrk+0x1c>)
  4026ec:	6812      	ldr	r2, [r2, #0]
  4026ee:	b122      	cbz	r2, 4026fa <_sbrk+0x12>
  4026f0:	4a04      	ldr	r2, [pc, #16]	; (402704 <_sbrk+0x1c>)
  4026f2:	6810      	ldr	r0, [r2, #0]
  4026f4:	4403      	add	r3, r0
  4026f6:	6013      	str	r3, [r2, #0]
  4026f8:	4770      	bx	lr
  4026fa:	4903      	ldr	r1, [pc, #12]	; (402708 <_sbrk+0x20>)
  4026fc:	4a01      	ldr	r2, [pc, #4]	; (402704 <_sbrk+0x1c>)
  4026fe:	6011      	str	r1, [r2, #0]
  402700:	e7f6      	b.n	4026f0 <_sbrk+0x8>
  402702:	bf00      	nop
  402704:	204003b8 	.word	0x204003b8
  402708:	20401530 	.word	0x20401530

0040270c <_close>:
  40270c:	f04f 30ff 	mov.w	r0, #4294967295
  402710:	4770      	bx	lr

00402712 <_fstat>:
  402712:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  402716:	604b      	str	r3, [r1, #4]
  402718:	2000      	movs	r0, #0
  40271a:	4770      	bx	lr

0040271c <_isatty>:
  40271c:	2001      	movs	r0, #1
  40271e:	4770      	bx	lr

00402720 <_lseek>:
  402720:	2000      	movs	r0, #0
  402722:	4770      	bx	lr

00402724 <_afec_get_irq_num>:
  402724:	6943      	ldr	r3, [r0, #20]
  402726:	4a07      	ldr	r2, [pc, #28]	; (402744 <_afec_get_irq_num+0x20>)
  402728:	4293      	cmp	r3, r2
  40272a:	d005      	beq.n	402738 <_afec_get_irq_num+0x14>
  40272c:	f502 3220 	add.w	r2, r2, #163840	; 0x28000
  402730:	4293      	cmp	r3, r2
  402732:	d103      	bne.n	40273c <_afec_get_irq_num+0x18>
  402734:	2028      	movs	r0, #40	; 0x28
  402736:	4770      	bx	lr
  402738:	201d      	movs	r0, #29
  40273a:	4770      	bx	lr
  40273c:	f04f 30ff 	mov.w	r0, #4294967295
  402740:	4770      	bx	lr
  402742:	bf00      	nop
  402744:	4003c000 	.word	0x4003c000

00402748 <_afec_init_irq_param>:
  402748:	4b06      	ldr	r3, [pc, #24]	; (402764 <_afec_init_irq_param+0x1c>)
  40274a:	4298      	cmp	r0, r3
  40274c:	d003      	beq.n	402756 <_afec_init_irq_param+0xe>
  40274e:	4b06      	ldr	r3, [pc, #24]	; (402768 <_afec_init_irq_param+0x20>)
  402750:	4298      	cmp	r0, r3
  402752:	d003      	beq.n	40275c <_afec_init_irq_param+0x14>
  402754:	4770      	bx	lr
  402756:	4b05      	ldr	r3, [pc, #20]	; (40276c <_afec_init_irq_param+0x24>)
  402758:	6019      	str	r1, [r3, #0]
  40275a:	e7f8      	b.n	40274e <_afec_init_irq_param+0x6>
  40275c:	4b03      	ldr	r3, [pc, #12]	; (40276c <_afec_init_irq_param+0x24>)
  40275e:	6059      	str	r1, [r3, #4]
  402760:	e7f8      	b.n	402754 <_afec_init_irq_param+0xc>
  402762:	bf00      	nop
  402764:	4003c000 	.word	0x4003c000
  402768:	40064000 	.word	0x40064000
  40276c:	204003bc 	.word	0x204003bc

00402770 <_afec_init>:
  402770:	2364      	movs	r3, #100	; 0x64
  402772:	4a1d      	ldr	r2, [pc, #116]	; (4027e8 <_afec_init+0x78>)
  402774:	fb03 2301 	mla	r3, r3, r1, r2
  402778:	685a      	ldr	r2, [r3, #4]
  40277a:	6042      	str	r2, [r0, #4]
  40277c:	689a      	ldr	r2, [r3, #8]
  40277e:	6082      	str	r2, [r0, #8]
  402780:	68da      	ldr	r2, [r3, #12]
  402782:	60c2      	str	r2, [r0, #12]
  402784:	691a      	ldr	r2, [r3, #16]
  402786:	6102      	str	r2, [r0, #16]
  402788:	695a      	ldr	r2, [r3, #20]
  40278a:	6502      	str	r2, [r0, #80]	; 0x50
  40278c:	699a      	ldr	r2, [r3, #24]
  40278e:	6542      	str	r2, [r0, #84]	; 0x54
  402790:	69da      	ldr	r2, [r3, #28]
  402792:	6602      	str	r2, [r0, #96]	; 0x60
  402794:	6a1a      	ldr	r2, [r3, #32]
  402796:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
  40279a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  40279c:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
  4027a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4027a2:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
  4027a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4027a8:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
  4027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4027ae:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
  4027b2:	2200      	movs	r2, #0
  4027b4:	2a0b      	cmp	r2, #11
  4027b6:	d814      	bhi.n	4027e2 <_afec_init+0x72>
  4027b8:	b410      	push	{r4}
  4027ba:	6642      	str	r2, [r0, #100]	; 0x64
  4027bc:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4027c0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4027c4:	4413      	add	r3, r2
  4027c6:	330c      	adds	r3, #12
  4027c8:	4c07      	ldr	r4, [pc, #28]	; (4027e8 <_afec_init+0x78>)
  4027ca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  4027ce:	685b      	ldr	r3, [r3, #4]
  4027d0:	66c3      	str	r3, [r0, #108]	; 0x6c
  4027d2:	3201      	adds	r2, #1
  4027d4:	b2d2      	uxtb	r2, r2
  4027d6:	2a0b      	cmp	r2, #11
  4027d8:	d9ef      	bls.n	4027ba <_afec_init+0x4a>
  4027da:	2000      	movs	r0, #0
  4027dc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4027e0:	4770      	bx	lr
  4027e2:	2000      	movs	r0, #0
  4027e4:	4770      	bx	lr
  4027e6:	bf00      	nop
  4027e8:	00408410 	.word	0x00408410

004027ec <_afec_interrupt_handler>:
  4027ec:	b530      	push	{r4, r5, lr}
  4027ee:	b083      	sub	sp, #12
  4027f0:	4605      	mov	r5, r0
  4027f2:	6942      	ldr	r2, [r0, #20]
  4027f4:	6b11      	ldr	r1, [r2, #48]	; 0x30
  4027f6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
  4027f8:	400b      	ands	r3, r1
  4027fa:	9301      	str	r3, [sp, #4]
  4027fc:	9b01      	ldr	r3, [sp, #4]
  4027fe:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  402802:	d10e      	bne.n	402822 <_afec_interrupt_handler+0x36>
  402804:	9b01      	ldr	r3, [sp, #4]
  402806:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
  40280a:	d10e      	bne.n	40282a <_afec_interrupt_handler+0x3e>
  40280c:	9b01      	ldr	r3, [sp, #4]
  40280e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  402812:	9301      	str	r3, [sp, #4]
  402814:	9c01      	ldr	r4, [sp, #4]
  402816:	fab4 f484 	clz	r4, r4
  40281a:	f1c4 0420 	rsb	r4, r4, #32
  40281e:	b2e4      	uxtb	r4, r4
  402820:	e01f      	b.n	402862 <_afec_interrupt_handler+0x76>
  402822:	6803      	ldr	r3, [r0, #0]
  402824:	2100      	movs	r1, #0
  402826:	4798      	blx	r3
  402828:	e7ec      	b.n	402804 <_afec_interrupt_handler+0x18>
  40282a:	686b      	ldr	r3, [r5, #4]
  40282c:	2100      	movs	r1, #0
  40282e:	4628      	mov	r0, r5
  402830:	4798      	blx	r3
  402832:	e7eb      	b.n	40280c <_afec_interrupt_handler+0x20>
  402834:	3c01      	subs	r4, #1
  402836:	b2e4      	uxtb	r4, r4
  402838:	696b      	ldr	r3, [r5, #20]
  40283a:	665c      	str	r4, [r3, #100]	; 0x64
  40283c:	68ab      	ldr	r3, [r5, #8]
  40283e:	696a      	ldr	r2, [r5, #20]
  402840:	6e92      	ldr	r2, [r2, #104]	; 0x68
  402842:	b292      	uxth	r2, r2
  402844:	4621      	mov	r1, r4
  402846:	4628      	mov	r0, r5
  402848:	4798      	blx	r3
  40284a:	2301      	movs	r3, #1
  40284c:	40a3      	lsls	r3, r4
  40284e:	9c01      	ldr	r4, [sp, #4]
  402850:	ea24 0403 	bic.w	r4, r4, r3
  402854:	9401      	str	r4, [sp, #4]
  402856:	9c01      	ldr	r4, [sp, #4]
  402858:	fab4 f484 	clz	r4, r4
  40285c:	f1c4 0420 	rsb	r4, r4, #32
  402860:	b2e4      	uxtb	r4, r4
  402862:	2c00      	cmp	r4, #0
  402864:	d1e6      	bne.n	402834 <_afec_interrupt_handler+0x48>
  402866:	b003      	add	sp, #12
  402868:	bd30      	pop	{r4, r5, pc}
	...

0040286c <_afec_get_hardware_index>:
  40286c:	b508      	push	{r3, lr}
  40286e:	4b09      	ldr	r3, [pc, #36]	; (402894 <_afec_get_hardware_index+0x28>)
  402870:	4298      	cmp	r0, r3
  402872:	d00a      	beq.n	40288a <_afec_get_hardware_index+0x1e>
  402874:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  402878:	4298      	cmp	r0, r3
  40287a:	d008      	beq.n	40288e <_afec_get_hardware_index+0x22>
  40287c:	22a7      	movs	r2, #167	; 0xa7
  40287e:	4906      	ldr	r1, [pc, #24]	; (402898 <_afec_get_hardware_index+0x2c>)
  402880:	2000      	movs	r0, #0
  402882:	4b06      	ldr	r3, [pc, #24]	; (40289c <_afec_get_hardware_index+0x30>)
  402884:	4798      	blx	r3
  402886:	2000      	movs	r0, #0
  402888:	bd08      	pop	{r3, pc}
  40288a:	2000      	movs	r0, #0
  40288c:	bd08      	pop	{r3, pc}
  40288e:	2001      	movs	r0, #1
  402890:	bd08      	pop	{r3, pc}
  402892:	bf00      	nop
  402894:	4003c000 	.word	0x4003c000
  402898:	004084d8 	.word	0x004084d8
  40289c:	00402605 	.word	0x00402605

004028a0 <_afec_get_regs>:
  4028a0:	b508      	push	{r3, lr}
  4028a2:	4b09      	ldr	r3, [pc, #36]	; (4028c8 <_afec_get_regs+0x28>)
  4028a4:	4798      	blx	r3
  4028a6:	2300      	movs	r3, #0
  4028a8:	2b01      	cmp	r3, #1
  4028aa:	d809      	bhi.n	4028c0 <_afec_get_regs+0x20>
  4028ac:	2264      	movs	r2, #100	; 0x64
  4028ae:	fb02 f203 	mul.w	r2, r2, r3
  4028b2:	4906      	ldr	r1, [pc, #24]	; (4028cc <_afec_get_regs+0x2c>)
  4028b4:	5c8a      	ldrb	r2, [r1, r2]
  4028b6:	4290      	cmp	r0, r2
  4028b8:	d003      	beq.n	4028c2 <_afec_get_regs+0x22>
  4028ba:	3301      	adds	r3, #1
  4028bc:	b2db      	uxtb	r3, r3
  4028be:	e7f3      	b.n	4028a8 <_afec_get_regs+0x8>
  4028c0:	2300      	movs	r3, #0
  4028c2:	4618      	mov	r0, r3
  4028c4:	bd08      	pop	{r3, pc}
  4028c6:	bf00      	nop
  4028c8:	0040286d 	.word	0x0040286d
  4028cc:	00408410 	.word	0x00408410

004028d0 <AFEC0_Handler>:
  4028d0:	b508      	push	{r3, lr}
  4028d2:	4b02      	ldr	r3, [pc, #8]	; (4028dc <AFEC0_Handler+0xc>)
  4028d4:	6818      	ldr	r0, [r3, #0]
  4028d6:	4b02      	ldr	r3, [pc, #8]	; (4028e0 <AFEC0_Handler+0x10>)
  4028d8:	4798      	blx	r3
  4028da:	bd08      	pop	{r3, pc}
  4028dc:	204003bc 	.word	0x204003bc
  4028e0:	004027ed 	.word	0x004027ed

004028e4 <AFEC1_Handler>:
  4028e4:	b508      	push	{r3, lr}
  4028e6:	4b02      	ldr	r3, [pc, #8]	; (4028f0 <AFEC1_Handler+0xc>)
  4028e8:	6858      	ldr	r0, [r3, #4]
  4028ea:	4b02      	ldr	r3, [pc, #8]	; (4028f4 <AFEC1_Handler+0x10>)
  4028ec:	4798      	blx	r3
  4028ee:	bd08      	pop	{r3, pc}
  4028f0:	204003bc 	.word	0x204003bc
  4028f4:	004027ed 	.word	0x004027ed

004028f8 <_adc_async_init>:
  4028f8:	b570      	push	{r4, r5, r6, lr}
  4028fa:	460c      	mov	r4, r1
  4028fc:	4605      	mov	r5, r0
  4028fe:	f44f 72a1 	mov.w	r2, #322	; 0x142
  402902:	4923      	ldr	r1, [pc, #140]	; (402990 <_adc_async_init+0x98>)
  402904:	3000      	adds	r0, #0
  402906:	bf18      	it	ne
  402908:	2001      	movne	r0, #1
  40290a:	4b22      	ldr	r3, [pc, #136]	; (402994 <_adc_async_init+0x9c>)
  40290c:	4798      	blx	r3
  40290e:	4620      	mov	r0, r4
  402910:	4b21      	ldr	r3, [pc, #132]	; (402998 <_adc_async_init+0xa0>)
  402912:	4798      	blx	r3
  402914:	4601      	mov	r1, r0
  402916:	4620      	mov	r0, r4
  402918:	4b20      	ldr	r3, [pc, #128]	; (40299c <_adc_async_init+0xa4>)
  40291a:	4798      	blx	r3
  40291c:	4606      	mov	r6, r0
  40291e:	b108      	cbz	r0, 402924 <_adc_async_init+0x2c>
  402920:	4630      	mov	r0, r6
  402922:	bd70      	pop	{r4, r5, r6, pc}
  402924:	616c      	str	r4, [r5, #20]
  402926:	4629      	mov	r1, r5
  402928:	4620      	mov	r0, r4
  40292a:	4b1d      	ldr	r3, [pc, #116]	; (4029a0 <_adc_async_init+0xa8>)
  40292c:	4798      	blx	r3
  40292e:	4628      	mov	r0, r5
  402930:	4b1c      	ldr	r3, [pc, #112]	; (4029a4 <_adc_async_init+0xac>)
  402932:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  402934:	2800      	cmp	r0, #0
  402936:	db0d      	blt.n	402954 <_adc_async_init+0x5c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402938:	0943      	lsrs	r3, r0, #5
  40293a:	f000 001f 	and.w	r0, r0, #31
  40293e:	2201      	movs	r2, #1
  402940:	fa02 f000 	lsl.w	r0, r2, r0
  402944:	3320      	adds	r3, #32
  402946:	4a18      	ldr	r2, [pc, #96]	; (4029a8 <_adc_async_init+0xb0>)
  402948:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  40294c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402950:	f3bf 8f6f 	isb	sy
  402954:	4628      	mov	r0, r5
  402956:	4b13      	ldr	r3, [pc, #76]	; (4029a4 <_adc_async_init+0xac>)
  402958:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  40295a:	2800      	cmp	r0, #0
  40295c:	db09      	blt.n	402972 <_adc_async_init+0x7a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40295e:	0943      	lsrs	r3, r0, #5
  402960:	f000 001f 	and.w	r0, r0, #31
  402964:	2201      	movs	r2, #1
  402966:	fa02 f000 	lsl.w	r0, r2, r0
  40296a:	3360      	adds	r3, #96	; 0x60
  40296c:	4a0e      	ldr	r2, [pc, #56]	; (4029a8 <_adc_async_init+0xb0>)
  40296e:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  402972:	4628      	mov	r0, r5
  402974:	4b0b      	ldr	r3, [pc, #44]	; (4029a4 <_adc_async_init+0xac>)
  402976:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  402978:	2800      	cmp	r0, #0
  40297a:	dbd1      	blt.n	402920 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40297c:	0942      	lsrs	r2, r0, #5
  40297e:	f000 001f 	and.w	r0, r0, #31
  402982:	2301      	movs	r3, #1
  402984:	fa03 f000 	lsl.w	r0, r3, r0
  402988:	4b07      	ldr	r3, [pc, #28]	; (4029a8 <_adc_async_init+0xb0>)
  40298a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  40298e:	e7c7      	b.n	402920 <_adc_async_init+0x28>
  402990:	004084d8 	.word	0x004084d8
  402994:	00402605 	.word	0x00402605
  402998:	004028a1 	.word	0x004028a1
  40299c:	00402771 	.word	0x00402771
  4029a0:	00402749 	.word	0x00402749
  4029a4:	00402725 	.word	0x00402725
  4029a8:	e000e100 	.word	0xe000e100

004029ac <_adc_async_enable_channel>:
  4029ac:	6942      	ldr	r2, [r0, #20]
  4029ae:	2301      	movs	r3, #1
  4029b0:	fa03 f101 	lsl.w	r1, r3, r1
  4029b4:	6151      	str	r1, [r2, #20]
  4029b6:	4770      	bx	lr

004029b8 <_adc_async_get_data_size>:
  4029b8:	2002      	movs	r0, #2
  4029ba:	4770      	bx	lr

004029bc <_get_cycles_for_ms>:
  4029bc:	f44f 7396 	mov.w	r3, #300	; 0x12c
  4029c0:	fb03 f000 	mul.w	r0, r3, r0
  4029c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4029c8:	fb03 f000 	mul.w	r0, r3, r0
  4029cc:	4770      	bx	lr
	...

004029d0 <_init_chip>:
  4029d0:	b500      	push	{lr}
  4029d2:	b083      	sub	sp, #12
  4029d4:	a801      	add	r0, sp, #4
  4029d6:	4b14      	ldr	r3, [pc, #80]	; (402a28 <_init_chip+0x58>)
  4029d8:	4798      	blx	r3
  4029da:	4a14      	ldr	r2, [pc, #80]	; (402a2c <_init_chip+0x5c>)
  4029dc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  4029e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4029e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  4029e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4029ec:	f3bf 8f6f 	isb	sy
  4029f0:	a801      	add	r0, sp, #4
  4029f2:	4b0f      	ldr	r3, [pc, #60]	; (402a30 <_init_chip+0x60>)
  4029f4:	4798      	blx	r3
  4029f6:	4a0f      	ldr	r2, [pc, #60]	; (402a34 <_init_chip+0x64>)
  4029f8:	6813      	ldr	r3, [r2, #0]
  4029fa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  4029fe:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
  402a02:	6013      	str	r3, [r2, #0]
  402a04:	4b0c      	ldr	r3, [pc, #48]	; (402a38 <_init_chip+0x68>)
  402a06:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  402a0a:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  402a0e:	d104      	bne.n	402a1a <_init_chip+0x4a>
  402a10:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402a14:	4b08      	ldr	r3, [pc, #32]	; (402a38 <_init_chip+0x68>)
  402a16:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  402a1a:	4b08      	ldr	r3, [pc, #32]	; (402a3c <_init_chip+0x6c>)
  402a1c:	4798      	blx	r3
  402a1e:	4b08      	ldr	r3, [pc, #32]	; (402a40 <_init_chip+0x70>)
  402a20:	4798      	blx	r3
  402a22:	b003      	add	sp, #12
  402a24:	f85d fb04 	ldr.w	pc, [sp], #4
  402a28:	0040208d 	.word	0x0040208d
  402a2c:	e000ed00 	.word	0xe000ed00
  402a30:	0040209b 	.word	0x0040209b
  402a34:	400e0c00 	.word	0x400e0c00
  402a38:	400e0600 	.word	0x400e0600
  402a3c:	00403585 	.word	0x00403585
  402a40:	00402e59 	.word	0x00402e59

00402a44 <_can_irq_handler>:
  402a44:	b538      	push	{r3, r4, r5, lr}
  402a46:	4605      	mov	r5, r0
  402a48:	6803      	ldr	r3, [r0, #0]
  402a4a:	6d1c      	ldr	r4, [r3, #80]	; 0x50
  402a4c:	f014 0f01 	tst.w	r4, #1
  402a50:	d11a      	bne.n	402a88 <_can_irq_handler+0x44>
  402a52:	f414 7f00 	tst.w	r4, #512	; 0x200
  402a56:	d11a      	bne.n	402a8e <_can_irq_handler+0x4a>
  402a58:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  402a5c:	d11b      	bne.n	402a96 <_can_irq_handler+0x52>
  402a5e:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  402a62:	d11d      	bne.n	402aa0 <_can_irq_handler+0x5c>
  402a64:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  402a68:	d008      	beq.n	402a7c <_can_irq_handler+0x38>
  402a6a:	68eb      	ldr	r3, [r5, #12]
  402a6c:	682a      	ldr	r2, [r5, #0]
  402a6e:	6c52      	ldr	r2, [r2, #68]	; 0x44
  402a70:	f012 0f20 	tst.w	r2, #32
  402a74:	d019      	beq.n	402aaa <_can_irq_handler+0x66>
  402a76:	2102      	movs	r1, #2
  402a78:	4628      	mov	r0, r5
  402a7a:	4798      	blx	r3
  402a7c:	f014 0f08 	tst.w	r4, #8
  402a80:	d115      	bne.n	402aae <_can_irq_handler+0x6a>
  402a82:	682b      	ldr	r3, [r5, #0]
  402a84:	651c      	str	r4, [r3, #80]	; 0x50
  402a86:	bd38      	pop	{r3, r4, r5, pc}
  402a88:	6883      	ldr	r3, [r0, #8]
  402a8a:	4798      	blx	r3
  402a8c:	e7e1      	b.n	402a52 <_can_irq_handler+0xe>
  402a8e:	686b      	ldr	r3, [r5, #4]
  402a90:	4628      	mov	r0, r5
  402a92:	4798      	blx	r3
  402a94:	e7e0      	b.n	402a58 <_can_irq_handler+0x14>
  402a96:	68eb      	ldr	r3, [r5, #12]
  402a98:	2103      	movs	r1, #3
  402a9a:	4628      	mov	r0, r5
  402a9c:	4798      	blx	r3
  402a9e:	e7de      	b.n	402a5e <_can_irq_handler+0x1a>
  402aa0:	68eb      	ldr	r3, [r5, #12]
  402aa2:	2100      	movs	r1, #0
  402aa4:	4628      	mov	r0, r5
  402aa6:	4798      	blx	r3
  402aa8:	e7dc      	b.n	402a64 <_can_irq_handler+0x20>
  402aaa:	2101      	movs	r1, #1
  402aac:	e7e4      	b.n	402a78 <_can_irq_handler+0x34>
  402aae:	68eb      	ldr	r3, [r5, #12]
  402ab0:	2104      	movs	r1, #4
  402ab2:	4628      	mov	r0, r5
  402ab4:	4798      	blx	r3
  402ab6:	e7e4      	b.n	402a82 <_can_irq_handler+0x3e>

00402ab8 <MCAN1_INT0_Handler>:
  402ab8:	b508      	push	{r3, lr}
  402aba:	4b02      	ldr	r3, [pc, #8]	; (402ac4 <MCAN1_INT0_Handler+0xc>)
  402abc:	6a98      	ldr	r0, [r3, #40]	; 0x28
  402abe:	4b02      	ldr	r3, [pc, #8]	; (402ac8 <MCAN1_INT0_Handler+0x10>)
  402ac0:	4798      	blx	r3
  402ac2:	bd08      	pop	{r3, pc}
  402ac4:	204003c4 	.word	0x204003c4
  402ac8:	00402a45 	.word	0x00402a45

00402acc <_ffs>:
  402acc:	b430      	push	{r4, r5}
  402ace:	2500      	movs	r5, #0
  402ad0:	428d      	cmp	r5, r1
  402ad2:	d210      	bcs.n	402af6 <_ffs+0x2a>
  402ad4:	2201      	movs	r2, #1
  402ad6:	2300      	movs	r3, #0
  402ad8:	2b1f      	cmp	r3, #31
  402ada:	d80a      	bhi.n	402af2 <_ffs+0x26>
  402adc:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  402ae0:	4222      	tst	r2, r4
  402ae2:	d102      	bne.n	402aea <_ffs+0x1e>
  402ae4:	0052      	lsls	r2, r2, #1
  402ae6:	3301      	adds	r3, #1
  402ae8:	e7f6      	b.n	402ad8 <_ffs+0xc>
  402aea:	eb03 1045 	add.w	r0, r3, r5, lsl #5
  402aee:	bc30      	pop	{r4, r5}
  402af0:	4770      	bx	lr
  402af2:	3501      	adds	r5, #1
  402af4:	e7ec      	b.n	402ad0 <_ffs+0x4>
  402af6:	f04f 30ff 	mov.w	r0, #4294967295
  402afa:	e7f8      	b.n	402aee <_ffs+0x22>

00402afc <_ext_irq_handler>:
  402afc:	b510      	push	{r4, lr}
  402afe:	b086      	sub	sp, #24
  402b00:	2300      	movs	r3, #0
  402b02:	9301      	str	r3, [sp, #4]
  402b04:	9302      	str	r3, [sp, #8]
  402b06:	9303      	str	r3, [sp, #12]
  402b08:	9304      	str	r3, [sp, #16]
  402b0a:	9305      	str	r3, [sp, #20]
  402b0c:	4b28      	ldr	r3, [pc, #160]	; (402bb0 <_ext_irq_handler+0xb4>)
  402b0e:	6818      	ldr	r0, [r3, #0]
  402b10:	22f8      	movs	r2, #248	; 0xf8
  402b12:	4928      	ldr	r1, [pc, #160]	; (402bb4 <_ext_irq_handler+0xb8>)
  402b14:	3000      	adds	r0, #0
  402b16:	bf18      	it	ne
  402b18:	2001      	movne	r0, #1
  402b1a:	4b27      	ldr	r3, [pc, #156]	; (402bb8 <_ext_irq_handler+0xbc>)
  402b1c:	4798      	blx	r3
  402b1e:	4b27      	ldr	r3, [pc, #156]	; (402bbc <_ext_irq_handler+0xc0>)
  402b20:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  402b22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  402b24:	4013      	ands	r3, r2
  402b26:	9301      	str	r3, [sp, #4]
  402b28:	4a25      	ldr	r2, [pc, #148]	; (402bc0 <_ext_irq_handler+0xc4>)
  402b2a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  402b2c:	6c92      	ldr	r2, [r2, #72]	; 0x48
  402b2e:	400a      	ands	r2, r1
  402b30:	9202      	str	r2, [sp, #8]
  402b32:	4313      	orrs	r3, r2
  402b34:	4923      	ldr	r1, [pc, #140]	; (402bc4 <_ext_irq_handler+0xc8>)
  402b36:	6cca      	ldr	r2, [r1, #76]	; 0x4c
  402b38:	6c89      	ldr	r1, [r1, #72]	; 0x48
  402b3a:	400a      	ands	r2, r1
  402b3c:	9204      	str	r2, [sp, #16]
  402b3e:	4313      	orrs	r3, r2
  402b40:	e02c      	b.n	402b9c <_ext_irq_handler+0xa0>
  402b42:	4b1b      	ldr	r3, [pc, #108]	; (402bb0 <_ext_irq_handler+0xb4>)
  402b44:	681b      	ldr	r3, [r3, #0]
  402b46:	4620      	mov	r0, r4
  402b48:	4798      	blx	r3
  402b4a:	1163      	asrs	r3, r4, #5
  402b4c:	f004 041f 	and.w	r4, r4, #31
  402b50:	2201      	movs	r2, #1
  402b52:	fa02 f404 	lsl.w	r4, r2, r4
  402b56:	aa06      	add	r2, sp, #24
  402b58:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402b5c:	f853 2c14 	ldr.w	r2, [r3, #-20]
  402b60:	ea22 0204 	bic.w	r2, r2, r4
  402b64:	f843 2c14 	str.w	r2, [r3, #-20]
  402b68:	2105      	movs	r1, #5
  402b6a:	a801      	add	r0, sp, #4
  402b6c:	4b16      	ldr	r3, [pc, #88]	; (402bc8 <_ext_irq_handler+0xcc>)
  402b6e:	4798      	blx	r3
  402b70:	4604      	mov	r4, r0
  402b72:	f1b4 3fff 	cmp.w	r4, #4294967295
  402b76:	d1e4      	bne.n	402b42 <_ext_irq_handler+0x46>
  402b78:	4a10      	ldr	r2, [pc, #64]	; (402bbc <_ext_irq_handler+0xc0>)
  402b7a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  402b7c:	6c93      	ldr	r3, [r2, #72]	; 0x48
  402b7e:	400b      	ands	r3, r1
  402b80:	9301      	str	r3, [sp, #4]
  402b82:	490f      	ldr	r1, [pc, #60]	; (402bc0 <_ext_irq_handler+0xc4>)
  402b84:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
  402b86:	6c8a      	ldr	r2, [r1, #72]	; 0x48
  402b88:	4002      	ands	r2, r0
  402b8a:	9202      	str	r2, [sp, #8]
  402b8c:	4313      	orrs	r3, r2
  402b8e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
  402b92:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
  402b94:	6c8a      	ldr	r2, [r1, #72]	; 0x48
  402b96:	4002      	ands	r2, r0
  402b98:	9204      	str	r2, [sp, #16]
  402b9a:	4313      	orrs	r3, r2
  402b9c:	b12b      	cbz	r3, 402baa <_ext_irq_handler+0xae>
  402b9e:	2105      	movs	r1, #5
  402ba0:	a801      	add	r0, sp, #4
  402ba2:	4b09      	ldr	r3, [pc, #36]	; (402bc8 <_ext_irq_handler+0xcc>)
  402ba4:	4798      	blx	r3
  402ba6:	4604      	mov	r4, r0
  402ba8:	e7e3      	b.n	402b72 <_ext_irq_handler+0x76>
  402baa:	b006      	add	sp, #24
  402bac:	bd10      	pop	{r4, pc}
  402bae:	bf00      	nop
  402bb0:	204003f0 	.word	0x204003f0
  402bb4:	0040854c 	.word	0x0040854c
  402bb8:	00402605 	.word	0x00402605
  402bbc:	400e0e00 	.word	0x400e0e00
  402bc0:	400e1000 	.word	0x400e1000
  402bc4:	400e1400 	.word	0x400e1400
  402bc8:	00402acd 	.word	0x00402acd

00402bcc <_pio_get_hardware_index>:
  402bcc:	b510      	push	{r4, lr}
  402bce:	4604      	mov	r4, r0
  402bd0:	22d2      	movs	r2, #210	; 0xd2
  402bd2:	4905      	ldr	r1, [pc, #20]	; (402be8 <_pio_get_hardware_index+0x1c>)
  402bd4:	3000      	adds	r0, #0
  402bd6:	bf18      	it	ne
  402bd8:	2001      	movne	r0, #1
  402bda:	4b04      	ldr	r3, [pc, #16]	; (402bec <_pio_get_hardware_index+0x20>)
  402bdc:	4798      	blx	r3
  402bde:	4804      	ldr	r0, [pc, #16]	; (402bf0 <_pio_get_hardware_index+0x24>)
  402be0:	4420      	add	r0, r4
  402be2:	f3c0 2047 	ubfx	r0, r0, #9, #8
  402be6:	bd10      	pop	{r4, pc}
  402be8:	0040854c 	.word	0x0040854c
  402bec:	00402605 	.word	0x00402605
  402bf0:	bff1f200 	.word	0xbff1f200

00402bf4 <_pio_get_index>:
  402bf4:	b510      	push	{r4, lr}
  402bf6:	4604      	mov	r4, r0
  402bf8:	22e0      	movs	r2, #224	; 0xe0
  402bfa:	490d      	ldr	r1, [pc, #52]	; (402c30 <_pio_get_index+0x3c>)
  402bfc:	3000      	adds	r0, #0
  402bfe:	bf18      	it	ne
  402c00:	2001      	movne	r0, #1
  402c02:	4b0c      	ldr	r3, [pc, #48]	; (402c34 <_pio_get_index+0x40>)
  402c04:	4798      	blx	r3
  402c06:	4620      	mov	r0, r4
  402c08:	4b0b      	ldr	r3, [pc, #44]	; (402c38 <_pio_get_index+0x44>)
  402c0a:	4798      	blx	r3
  402c0c:	2300      	movs	r3, #0
  402c0e:	2b02      	cmp	r3, #2
  402c10:	d80b      	bhi.n	402c2a <_pio_get_index+0x36>
  402c12:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  402c16:	008a      	lsls	r2, r1, #2
  402c18:	4908      	ldr	r1, [pc, #32]	; (402c3c <_pio_get_index+0x48>)
  402c1a:	5c8a      	ldrb	r2, [r1, r2]
  402c1c:	4290      	cmp	r0, r2
  402c1e:	d002      	beq.n	402c26 <_pio_get_index+0x32>
  402c20:	3301      	adds	r3, #1
  402c22:	b2db      	uxtb	r3, r3
  402c24:	e7f3      	b.n	402c0e <_pio_get_index+0x1a>
  402c26:	b258      	sxtb	r0, r3
  402c28:	bd10      	pop	{r4, pc}
  402c2a:	f04f 30ff 	mov.w	r0, #4294967295
  402c2e:	bd10      	pop	{r4, pc}
  402c30:	0040854c 	.word	0x0040854c
  402c34:	00402605 	.word	0x00402605
  402c38:	00402bcd 	.word	0x00402bcd
  402c3c:	004084f0 	.word	0x004084f0

00402c40 <_pio_init>:
  402c40:	b538      	push	{r3, r4, r5, lr}
  402c42:	4604      	mov	r4, r0
  402c44:	f44f 72af 	mov.w	r2, #350	; 0x15e
  402c48:	4929      	ldr	r1, [pc, #164]	; (402cf0 <_pio_init+0xb0>)
  402c4a:	3000      	adds	r0, #0
  402c4c:	bf18      	it	ne
  402c4e:	2001      	movne	r0, #1
  402c50:	4b28      	ldr	r3, [pc, #160]	; (402cf4 <_pio_init+0xb4>)
  402c52:	4798      	blx	r3
  402c54:	4620      	mov	r0, r4
  402c56:	4b28      	ldr	r3, [pc, #160]	; (402cf8 <_pio_init+0xb8>)
  402c58:	4798      	blx	r3
  402c5a:	2800      	cmp	r0, #0
  402c5c:	db43      	blt.n	402ce6 <_pio_init+0xa6>
  402c5e:	4d27      	ldr	r5, [pc, #156]	; (402cfc <_pio_init+0xbc>)
  402c60:	00c2      	lsls	r2, r0, #3
  402c62:	1a11      	subs	r1, r2, r0
  402c64:	008b      	lsls	r3, r1, #2
  402c66:	442b      	add	r3, r5
  402c68:	6899      	ldr	r1, [r3, #8]
  402c6a:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
  402c6e:	68d9      	ldr	r1, [r3, #12]
  402c70:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
  402c74:	6919      	ldr	r1, [r3, #16]
  402c76:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
  402c7a:	699b      	ldr	r3, [r3, #24]
  402c7c:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
  402c80:	1a10      	subs	r0, r2, r0
  402c82:	0083      	lsls	r3, r0, #2
  402c84:	442b      	add	r3, r5
  402c86:	695b      	ldr	r3, [r3, #20]
  402c88:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4
  402c8c:	4620      	mov	r0, r4
  402c8e:	4b1c      	ldr	r3, [pc, #112]	; (402d00 <_pio_init+0xc0>)
  402c90:	4798      	blx	r3
  402c92:	4428      	add	r0, r5
  402c94:	f990 3054 	ldrsb.w	r3, [r0, #84]	; 0x54
  if ((int32_t)(IRQn) >= 0)
  402c98:	2b00      	cmp	r3, #0
  402c9a:	db0c      	blt.n	402cb6 <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402c9c:	095a      	lsrs	r2, r3, #5
  402c9e:	f003 001f 	and.w	r0, r3, #31
  402ca2:	2101      	movs	r1, #1
  402ca4:	4081      	lsls	r1, r0
  402ca6:	3220      	adds	r2, #32
  402ca8:	4816      	ldr	r0, [pc, #88]	; (402d04 <_pio_init+0xc4>)
  402caa:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402cae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402cb2:	f3bf 8f6f 	isb	sy
  if ((int32_t)(IRQn) >= 0)
  402cb6:	2b00      	cmp	r3, #0
  402cb8:	db08      	blt.n	402ccc <_pio_init+0x8c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402cba:	095a      	lsrs	r2, r3, #5
  402cbc:	f003 001f 	and.w	r0, r3, #31
  402cc0:	2101      	movs	r1, #1
  402cc2:	4081      	lsls	r1, r0
  402cc4:	3260      	adds	r2, #96	; 0x60
  402cc6:	480f      	ldr	r0, [pc, #60]	; (402d04 <_pio_init+0xc4>)
  402cc8:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  402ccc:	2b00      	cmp	r3, #0
  402cce:	db0d      	blt.n	402cec <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402cd0:	0959      	lsrs	r1, r3, #5
  402cd2:	f003 031f 	and.w	r3, r3, #31
  402cd6:	2201      	movs	r2, #1
  402cd8:	fa02 f303 	lsl.w	r3, r2, r3
  402cdc:	4a09      	ldr	r2, [pc, #36]	; (402d04 <_pio_init+0xc4>)
  402cde:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  402ce2:	2000      	movs	r0, #0
  402ce4:	bd38      	pop	{r3, r4, r5, pc}
  402ce6:	f06f 0010 	mvn.w	r0, #16
  402cea:	bd38      	pop	{r3, r4, r5, pc}
  402cec:	2000      	movs	r0, #0
  402cee:	bd38      	pop	{r3, r4, r5, pc}
  402cf0:	0040854c 	.word	0x0040854c
  402cf4:	00402605 	.word	0x00402605
  402cf8:	00402bf5 	.word	0x00402bf5
  402cfc:	004084f0 	.word	0x004084f0
  402d00:	00402bcd 	.word	0x00402bcd
  402d04:	e000e100 	.word	0xe000e100

00402d08 <PIOD_Handler>:
  402d08:	b508      	push	{r3, lr}
  402d0a:	4b01      	ldr	r3, [pc, #4]	; (402d10 <PIOD_Handler+0x8>)
  402d0c:	4798      	blx	r3
  402d0e:	bd08      	pop	{r3, pc}
  402d10:	00402afd 	.word	0x00402afd

00402d14 <PIOB_Handler>:
  402d14:	b508      	push	{r3, lr}
  402d16:	4b01      	ldr	r3, [pc, #4]	; (402d1c <PIOB_Handler+0x8>)
  402d18:	4798      	blx	r3
  402d1a:	bd08      	pop	{r3, pc}
  402d1c:	00402afd 	.word	0x00402afd

00402d20 <PIOA_Handler>:
  402d20:	b508      	push	{r3, lr}
  402d22:	4b01      	ldr	r3, [pc, #4]	; (402d28 <PIOA_Handler+0x8>)
  402d24:	4798      	blx	r3
  402d26:	bd08      	pop	{r3, pc}
  402d28:	00402afd 	.word	0x00402afd

00402d2c <_ext_irq_init>:
  402d2c:	b538      	push	{r3, r4, r5, lr}
  402d2e:	4605      	mov	r5, r0
  402d30:	4805      	ldr	r0, [pc, #20]	; (402d48 <_ext_irq_init+0x1c>)
  402d32:	4c06      	ldr	r4, [pc, #24]	; (402d4c <_ext_irq_init+0x20>)
  402d34:	47a0      	blx	r4
  402d36:	4806      	ldr	r0, [pc, #24]	; (402d50 <_ext_irq_init+0x24>)
  402d38:	47a0      	blx	r4
  402d3a:	4806      	ldr	r0, [pc, #24]	; (402d54 <_ext_irq_init+0x28>)
  402d3c:	47a0      	blx	r4
  402d3e:	4b06      	ldr	r3, [pc, #24]	; (402d58 <_ext_irq_init+0x2c>)
  402d40:	601d      	str	r5, [r3, #0]
  402d42:	2000      	movs	r0, #0
  402d44:	bd38      	pop	{r3, r4, r5, pc}
  402d46:	bf00      	nop
  402d48:	400e0e00 	.word	0x400e0e00
  402d4c:	00402c41 	.word	0x00402c41
  402d50:	400e1000 	.word	0x400e1000
  402d54:	400e1400 	.word	0x400e1400
  402d58:	204003f0 	.word	0x204003f0

00402d5c <_ext_irq_enable>:
  402d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402d60:	4604      	mov	r4, r0
  402d62:	460f      	mov	r7, r1
  402d64:	f8df 8050 	ldr.w	r8, [pc, #80]	; 402db8 <_ext_irq_enable+0x5c>
  402d68:	f240 12ab 	movw	r2, #427	; 0x1ab
  402d6c:	4641      	mov	r1, r8
  402d6e:	289f      	cmp	r0, #159	; 0x9f
  402d70:	bf8c      	ite	hi
  402d72:	2000      	movhi	r0, #0
  402d74:	2001      	movls	r0, #1
  402d76:	4e0e      	ldr	r6, [pc, #56]	; (402db0 <_ext_irq_enable+0x54>)
  402d78:	47b0      	blx	r6
  402d7a:	b2e5      	uxtb	r5, r4
  402d7c:	22c3      	movs	r2, #195	; 0xc3
  402d7e:	4641      	mov	r1, r8
  402d80:	2d9f      	cmp	r5, #159	; 0x9f
  402d82:	bf8c      	ite	hi
  402d84:	2000      	movhi	r0, #0
  402d86:	2001      	movls	r0, #1
  402d88:	47b0      	blx	r6
  402d8a:	096d      	lsrs	r5, r5, #5
  402d8c:	4b09      	ldr	r3, [pc, #36]	; (402db4 <_ext_irq_enable+0x58>)
  402d8e:	eb03 2545 	add.w	r5, r3, r5, lsl #9
  402d92:	f004 041f 	and.w	r4, r4, #31
  402d96:	b937      	cbnz	r7, 402da6 <_ext_irq_enable+0x4a>
  402d98:	2301      	movs	r3, #1
  402d9a:	fa03 f404 	lsl.w	r4, r3, r4
  402d9e:	646c      	str	r4, [r5, #68]	; 0x44
  402da0:	2000      	movs	r0, #0
  402da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402da6:	2301      	movs	r3, #1
  402da8:	fa03 f404 	lsl.w	r4, r3, r4
  402dac:	642c      	str	r4, [r5, #64]	; 0x40
  402dae:	e7f7      	b.n	402da0 <_ext_irq_enable+0x44>
  402db0:	00402605 	.word	0x00402605
  402db4:	400e0e00 	.word	0x400e0e00
  402db8:	0040854c 	.word	0x0040854c

00402dbc <_pmc_init_sources>:
  402dbc:	490e      	ldr	r1, [pc, #56]	; (402df8 <_pmc_init_sources+0x3c>)
  402dbe:	6a0a      	ldr	r2, [r1, #32]
  402dc0:	f022 0202 	bic.w	r2, r2, #2
  402dc4:	4b0d      	ldr	r3, [pc, #52]	; (402dfc <_pmc_init_sources+0x40>)
  402dc6:	4313      	orrs	r3, r2
  402dc8:	620b      	str	r3, [r1, #32]
  402dca:	4b0b      	ldr	r3, [pc, #44]	; (402df8 <_pmc_init_sources+0x3c>)
  402dcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402dce:	f013 0f01 	tst.w	r3, #1
  402dd2:	d0fa      	beq.n	402dca <_pmc_init_sources+0xe>
  402dd4:	4b08      	ldr	r3, [pc, #32]	; (402df8 <_pmc_init_sources+0x3c>)
  402dd6:	6a19      	ldr	r1, [r3, #32]
  402dd8:	4a09      	ldr	r2, [pc, #36]	; (402e00 <_pmc_init_sources+0x44>)
  402dda:	430a      	orrs	r2, r1
  402ddc:	621a      	str	r2, [r3, #32]
  402dde:	6a99      	ldr	r1, [r3, #40]	; 0x28
  402de0:	4a08      	ldr	r2, [pc, #32]	; (402e04 <_pmc_init_sources+0x48>)
  402de2:	400a      	ands	r2, r1
  402de4:	629a      	str	r2, [r3, #40]	; 0x28
  402de6:	4a08      	ldr	r2, [pc, #32]	; (402e08 <_pmc_init_sources+0x4c>)
  402de8:	629a      	str	r2, [r3, #40]	; 0x28
  402dea:	4b03      	ldr	r3, [pc, #12]	; (402df8 <_pmc_init_sources+0x3c>)
  402dec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402dee:	f013 0f02 	tst.w	r3, #2
  402df2:	d0fa      	beq.n	402dea <_pmc_init_sources+0x2e>
  402df4:	4770      	bx	lr
  402df6:	bf00      	nop
  402df8:	400e0600 	.word	0x400e0600
  402dfc:	00373e01 	.word	0x00373e01
  402e00:	01370000 	.word	0x01370000
  402e04:	f800ffff 	.word	0xf800ffff
  402e08:	20183f01 	.word	0x20183f01

00402e0c <_pmc_init_master_clock>:
  402e0c:	4a11      	ldr	r2, [pc, #68]	; (402e54 <_pmc_init_master_clock+0x48>)
  402e0e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402e10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402e14:	6313      	str	r3, [r2, #48]	; 0x30
  402e16:	4b0f      	ldr	r3, [pc, #60]	; (402e54 <_pmc_init_master_clock+0x48>)
  402e18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e1a:	f013 0f08 	tst.w	r3, #8
  402e1e:	d0fa      	beq.n	402e16 <_pmc_init_master_clock+0xa>
  402e20:	4a0c      	ldr	r2, [pc, #48]	; (402e54 <_pmc_init_master_clock+0x48>)
  402e22:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402e24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  402e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402e2c:	6313      	str	r3, [r2, #48]	; 0x30
  402e2e:	4b09      	ldr	r3, [pc, #36]	; (402e54 <_pmc_init_master_clock+0x48>)
  402e30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e32:	f013 0f08 	tst.w	r3, #8
  402e36:	d0fa      	beq.n	402e2e <_pmc_init_master_clock+0x22>
  402e38:	4a06      	ldr	r2, [pc, #24]	; (402e54 <_pmc_init_master_clock+0x48>)
  402e3a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402e3c:	f023 0303 	bic.w	r3, r3, #3
  402e40:	f043 0302 	orr.w	r3, r3, #2
  402e44:	6313      	str	r3, [r2, #48]	; 0x30
  402e46:	4b03      	ldr	r3, [pc, #12]	; (402e54 <_pmc_init_master_clock+0x48>)
  402e48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e4a:	f013 0f08 	tst.w	r3, #8
  402e4e:	d0fa      	beq.n	402e46 <_pmc_init_master_clock+0x3a>
  402e50:	4770      	bx	lr
  402e52:	bf00      	nop
  402e54:	400e0600 	.word	0x400e0600

00402e58 <_pmc_init>:
  402e58:	b508      	push	{r3, lr}
  402e5a:	4b02      	ldr	r3, [pc, #8]	; (402e64 <_pmc_init+0xc>)
  402e5c:	4798      	blx	r3
  402e5e:	4b02      	ldr	r3, [pc, #8]	; (402e68 <_pmc_init+0x10>)
  402e60:	4798      	blx	r3
  402e62:	bd08      	pop	{r3, pc}
  402e64:	00402dbd 	.word	0x00402dbd
  402e68:	00402e0d 	.word	0x00402e0d

00402e6c <_pwm_get_cfg>:
  402e6c:	2300      	movs	r3, #0
  402e6e:	2b01      	cmp	r3, #1
  402e70:	d80f      	bhi.n	402e92 <_pwm_get_cfg+0x26>
  402e72:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  402e76:	008a      	lsls	r2, r1, #2
  402e78:	4907      	ldr	r1, [pc, #28]	; (402e98 <_pwm_get_cfg+0x2c>)
  402e7a:	588a      	ldr	r2, [r1, r2]
  402e7c:	4282      	cmp	r2, r0
  402e7e:	d002      	beq.n	402e86 <_pwm_get_cfg+0x1a>
  402e80:	3301      	adds	r3, #1
  402e82:	b2db      	uxtb	r3, r3
  402e84:	e7f3      	b.n	402e6e <_pwm_get_cfg+0x2>
  402e86:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  402e8a:	009a      	lsls	r2, r3, #2
  402e8c:	4608      	mov	r0, r1
  402e8e:	4410      	add	r0, r2
  402e90:	4770      	bx	lr
  402e92:	2000      	movs	r0, #0
  402e94:	4770      	bx	lr
  402e96:	bf00      	nop
  402e98:	00408568 	.word	0x00408568

00402e9c <_pwm_init_irq_param>:
  402e9c:	4b06      	ldr	r3, [pc, #24]	; (402eb8 <_pwm_init_irq_param+0x1c>)
  402e9e:	4298      	cmp	r0, r3
  402ea0:	d003      	beq.n	402eaa <_pwm_init_irq_param+0xe>
  402ea2:	4b06      	ldr	r3, [pc, #24]	; (402ebc <_pwm_init_irq_param+0x20>)
  402ea4:	4298      	cmp	r0, r3
  402ea6:	d003      	beq.n	402eb0 <_pwm_init_irq_param+0x14>
  402ea8:	4770      	bx	lr
  402eaa:	4b05      	ldr	r3, [pc, #20]	; (402ec0 <_pwm_init_irq_param+0x24>)
  402eac:	6019      	str	r1, [r3, #0]
  402eae:	e7f8      	b.n	402ea2 <_pwm_init_irq_param+0x6>
  402eb0:	4b03      	ldr	r3, [pc, #12]	; (402ec0 <_pwm_init_irq_param+0x24>)
  402eb2:	6059      	str	r1, [r3, #4]
  402eb4:	e7f8      	b.n	402ea8 <_pwm_init_irq_param+0xc>
  402eb6:	bf00      	nop
  402eb8:	40020000 	.word	0x40020000
  402ebc:	4005c000 	.word	0x4005c000
  402ec0:	204003f4 	.word	0x204003f4

00402ec4 <_pwm_interrupt_handler>:
  402ec4:	b508      	push	{r3, lr}
  402ec6:	6903      	ldr	r3, [r0, #16]
  402ec8:	69db      	ldr	r3, [r3, #28]
  402eca:	b113      	cbz	r3, 402ed2 <_pwm_interrupt_handler+0xe>
  402ecc:	6803      	ldr	r3, [r0, #0]
  402ece:	b103      	cbz	r3, 402ed2 <_pwm_interrupt_handler+0xe>
  402ed0:	4798      	blx	r3
  402ed2:	bd08      	pop	{r3, pc}

00402ed4 <PWM0_Handler>:
  402ed4:	b508      	push	{r3, lr}
  402ed6:	4b02      	ldr	r3, [pc, #8]	; (402ee0 <PWM0_Handler+0xc>)
  402ed8:	6818      	ldr	r0, [r3, #0]
  402eda:	4b02      	ldr	r3, [pc, #8]	; (402ee4 <PWM0_Handler+0x10>)
  402edc:	4798      	blx	r3
  402ede:	bd08      	pop	{r3, pc}
  402ee0:	204003f4 	.word	0x204003f4
  402ee4:	00402ec5 	.word	0x00402ec5

00402ee8 <PWM1_Handler>:
  402ee8:	b508      	push	{r3, lr}
  402eea:	4b02      	ldr	r3, [pc, #8]	; (402ef4 <PWM1_Handler+0xc>)
  402eec:	6858      	ldr	r0, [r3, #4]
  402eee:	4b02      	ldr	r3, [pc, #8]	; (402ef8 <PWM1_Handler+0x10>)
  402ef0:	4798      	blx	r3
  402ef2:	bd08      	pop	{r3, pc}
  402ef4:	204003f4 	.word	0x204003f4
  402ef8:	00402ec5 	.word	0x00402ec5

00402efc <_pwm_init>:
  402efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402efe:	4606      	mov	r6, r0
  402f00:	460c      	mov	r4, r1
  402f02:	1c08      	adds	r0, r1, #0
  402f04:	bf18      	it	ne
  402f06:	2001      	movne	r0, #1
  402f08:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  402f0c:	4944      	ldr	r1, [pc, #272]	; (403020 <_pwm_init+0x124>)
  402f0e:	4b45      	ldr	r3, [pc, #276]	; (403024 <_pwm_init+0x128>)
  402f10:	4798      	blx	r3
  402f12:	4620      	mov	r0, r4
  402f14:	4b44      	ldr	r3, [pc, #272]	; (403028 <_pwm_init+0x12c>)
  402f16:	4798      	blx	r3
  402f18:	4605      	mov	r5, r0
  402f1a:	6134      	str	r4, [r6, #16]
  402f1c:	6883      	ldr	r3, [r0, #8]
  402f1e:	6023      	str	r3, [r4, #0]
  402f20:	68c3      	ldr	r3, [r0, #12]
  402f22:	67e3      	str	r3, [r4, #124]	; 0x7c
  402f24:	6903      	ldr	r3, [r0, #16]
  402f26:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  402f2a:	6943      	ldr	r3, [r0, #20]
  402f2c:	65e3      	str	r3, [r4, #92]	; 0x5c
  402f2e:	6983      	ldr	r3, [r0, #24]
  402f30:	66a3      	str	r3, [r4, #104]	; 0x68
  402f32:	69c3      	ldr	r3, [r0, #28]
  402f34:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
  402f38:	6a03      	ldr	r3, [r0, #32]
  402f3a:	66e3      	str	r3, [r4, #108]	; 0x6c
  402f3c:	6a43      	ldr	r3, [r0, #36]	; 0x24
  402f3e:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
  402f42:	6a83      	ldr	r3, [r0, #40]	; 0x28
  402f44:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
  402f48:	2300      	movs	r3, #0
  402f4a:	e019      	b.n	402f80 <_pwm_init+0x84>
  402f4c:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  402f4e:	0118      	lsls	r0, r3, #4
  402f50:	eb07 0e00 	add.w	lr, r7, r0
  402f54:	5c3a      	ldrb	r2, [r7, r0]
  402f56:	f8de 1004 	ldr.w	r1, [lr, #4]
  402f5a:	3210      	adds	r2, #16
  402f5c:	0152      	lsls	r2, r2, #5
  402f5e:	50a1      	str	r1, [r4, r2]
  402f60:	5c3a      	ldrb	r2, [r7, r0]
  402f62:	f8de 100c 	ldr.w	r1, [lr, #12]
  402f66:	3210      	adds	r2, #16
  402f68:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402f6c:	6051      	str	r1, [r2, #4]
  402f6e:	5c3a      	ldrb	r2, [r7, r0]
  402f70:	f8de 1008 	ldr.w	r1, [lr, #8]
  402f74:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402f78:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
  402f7c:	3301      	adds	r3, #1
  402f7e:	b25b      	sxtb	r3, r3
  402f80:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402f82:	4293      	cmp	r3, r2
  402f84:	d3e2      	bcc.n	402f4c <_pwm_init+0x50>
  402f86:	2300      	movs	r3, #0
  402f88:	e014      	b.n	402fb4 <_pwm_init+0xb8>
  402f8a:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  402f8c:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  402f90:	0082      	lsls	r2, r0, #2
  402f92:	eb01 0e02 	add.w	lr, r1, r2
  402f96:	5c88      	ldrb	r0, [r1, r2]
  402f98:	f8de 7004 	ldr.w	r7, [lr, #4]
  402f9c:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  402fa0:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
  402fa4:	5c8a      	ldrb	r2, [r1, r2]
  402fa6:	f8de 1008 	ldr.w	r1, [lr, #8]
  402faa:	3213      	adds	r2, #19
  402fac:	0112      	lsls	r2, r2, #4
  402fae:	50a1      	str	r1, [r4, r2]
  402fb0:	3301      	adds	r3, #1
  402fb2:	b25b      	sxtb	r3, r3
  402fb4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  402fb6:	4293      	cmp	r3, r2
  402fb8:	d3e7      	bcc.n	402f8a <_pwm_init+0x8e>
  402fba:	4631      	mov	r1, r6
  402fbc:	4620      	mov	r0, r4
  402fbe:	4b1b      	ldr	r3, [pc, #108]	; (40302c <_pwm_init+0x130>)
  402fc0:	4798      	blx	r3
  402fc2:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402fc6:	2b00      	cmp	r3, #0
  402fc8:	db0d      	blt.n	402fe6 <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402fca:	095a      	lsrs	r2, r3, #5
  402fcc:	f003 031f 	and.w	r3, r3, #31
  402fd0:	2101      	movs	r1, #1
  402fd2:	fa01 f303 	lsl.w	r3, r1, r3
  402fd6:	3220      	adds	r2, #32
  402fd8:	4915      	ldr	r1, [pc, #84]	; (403030 <_pwm_init+0x134>)
  402fda:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402fde:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402fe2:	f3bf 8f6f 	isb	sy
  402fe6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402fea:	2b00      	cmp	r3, #0
  402fec:	db09      	blt.n	403002 <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402fee:	095a      	lsrs	r2, r3, #5
  402ff0:	f003 031f 	and.w	r3, r3, #31
  402ff4:	2101      	movs	r1, #1
  402ff6:	fa01 f303 	lsl.w	r3, r1, r3
  402ffa:	3260      	adds	r2, #96	; 0x60
  402ffc:	490c      	ldr	r1, [pc, #48]	; (403030 <_pwm_init+0x134>)
  402ffe:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  403002:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  403006:	2b00      	cmp	r3, #0
  403008:	db08      	blt.n	40301c <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40300a:	0959      	lsrs	r1, r3, #5
  40300c:	f003 031f 	and.w	r3, r3, #31
  403010:	2201      	movs	r2, #1
  403012:	fa02 f303 	lsl.w	r3, r2, r3
  403016:	4a06      	ldr	r2, [pc, #24]	; (403030 <_pwm_init+0x134>)
  403018:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  40301c:	2000      	movs	r0, #0
  40301e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403020:	00408610 	.word	0x00408610
  403024:	00402605 	.word	0x00402605
  403028:	00402e6d 	.word	0x00402e6d
  40302c:	00402e9d 	.word	0x00402e9d
  403030:	e000e100 	.word	0xe000e100

00403034 <_pwm_enable>:
  403034:	b538      	push	{r3, r4, r5, lr}
  403036:	4604      	mov	r4, r0
  403038:	f240 12b5 	movw	r2, #437	; 0x1b5
  40303c:	490b      	ldr	r1, [pc, #44]	; (40306c <_pwm_enable+0x38>)
  40303e:	3000      	adds	r0, #0
  403040:	bf18      	it	ne
  403042:	2001      	movne	r0, #1
  403044:	4b0a      	ldr	r3, [pc, #40]	; (403070 <_pwm_enable+0x3c>)
  403046:	4798      	blx	r3
  403048:	6920      	ldr	r0, [r4, #16]
  40304a:	4b0a      	ldr	r3, [pc, #40]	; (403074 <_pwm_enable+0x40>)
  40304c:	4798      	blx	r3
  40304e:	2300      	movs	r3, #0
  403050:	e008      	b.n	403064 <_pwm_enable+0x30>
  403052:	6921      	ldr	r1, [r4, #16]
  403054:	6b05      	ldr	r5, [r0, #48]	; 0x30
  403056:	011a      	lsls	r2, r3, #4
  403058:	5cad      	ldrb	r5, [r5, r2]
  40305a:	2201      	movs	r2, #1
  40305c:	40aa      	lsls	r2, r5
  40305e:	604a      	str	r2, [r1, #4]
  403060:	3301      	adds	r3, #1
  403062:	b25b      	sxtb	r3, r3
  403064:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  403066:	4293      	cmp	r3, r2
  403068:	d3f3      	bcc.n	403052 <_pwm_enable+0x1e>
  40306a:	bd38      	pop	{r3, r4, r5, pc}
  40306c:	00408610 	.word	0x00408610
  403070:	00402605 	.word	0x00402605
  403074:	00402e6d 	.word	0x00402e6d

00403078 <_pwm_set_param>:
  403078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40307a:	460d      	mov	r5, r1
  40307c:	4616      	mov	r6, r2
  40307e:	4604      	mov	r4, r0
  403080:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
  403084:	4911      	ldr	r1, [pc, #68]	; (4030cc <_pwm_set_param+0x54>)
  403086:	2800      	cmp	r0, #0
  403088:	bf18      	it	ne
  40308a:	42ae      	cmpne	r6, r5
  40308c:	bf34      	ite	cc
  40308e:	2001      	movcc	r0, #1
  403090:	2000      	movcs	r0, #0
  403092:	4b0f      	ldr	r3, [pc, #60]	; (4030d0 <_pwm_set_param+0x58>)
  403094:	4798      	blx	r3
  403096:	6920      	ldr	r0, [r4, #16]
  403098:	4b0e      	ldr	r3, [pc, #56]	; (4030d4 <_pwm_set_param+0x5c>)
  40309a:	4798      	blx	r3
  40309c:	2300      	movs	r3, #0
  40309e:	e010      	b.n	4030c2 <_pwm_set_param+0x4a>
  4030a0:	6922      	ldr	r2, [r4, #16]
  4030a2:	6b07      	ldr	r7, [r0, #48]	; 0x30
  4030a4:	0119      	lsls	r1, r3, #4
  4030a6:	5c7f      	ldrb	r7, [r7, r1]
  4030a8:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  4030ac:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
  4030b0:	6922      	ldr	r2, [r4, #16]
  4030b2:	6b07      	ldr	r7, [r0, #48]	; 0x30
  4030b4:	5c79      	ldrb	r1, [r7, r1]
  4030b6:	eb02 1241 	add.w	r2, r2, r1, lsl #5
  4030ba:	f8c2 5210 	str.w	r5, [r2, #528]	; 0x210
  4030be:	3301      	adds	r3, #1
  4030c0:	b2db      	uxtb	r3, r3
  4030c2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4030c4:	4293      	cmp	r3, r2
  4030c6:	d3eb      	bcc.n	4030a0 <_pwm_set_param+0x28>
  4030c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4030ca:	bf00      	nop
  4030cc:	00408610 	.word	0x00408610
  4030d0:	00402605 	.word	0x00402605
  4030d4:	00402e6d 	.word	0x00402e6d

004030d8 <_pwm_is_enabled>:
  4030d8:	b510      	push	{r4, lr}
  4030da:	4604      	mov	r4, r0
  4030dc:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  4030e0:	4907      	ldr	r1, [pc, #28]	; (403100 <_pwm_is_enabled+0x28>)
  4030e2:	3000      	adds	r0, #0
  4030e4:	bf18      	it	ne
  4030e6:	2001      	movne	r0, #1
  4030e8:	4b06      	ldr	r3, [pc, #24]	; (403104 <_pwm_is_enabled+0x2c>)
  4030ea:	4798      	blx	r3
  4030ec:	6923      	ldr	r3, [r4, #16]
  4030ee:	68db      	ldr	r3, [r3, #12]
  4030f0:	f013 0f0f 	tst.w	r3, #15
  4030f4:	d001      	beq.n	4030fa <_pwm_is_enabled+0x22>
  4030f6:	2001      	movs	r0, #1
  4030f8:	bd10      	pop	{r4, pc}
  4030fa:	2000      	movs	r0, #0
  4030fc:	bd10      	pop	{r4, pc}
  4030fe:	bf00      	nop
  403100:	00408610 	.word	0x00408610
  403104:	00402605 	.word	0x00402605

00403108 <_pwm_set_irq_state>:
  403108:	b538      	push	{r3, r4, r5, lr}
  40310a:	460d      	mov	r5, r1
  40310c:	4604      	mov	r4, r0
  40310e:	f44f 7200 	mov.w	r2, #512	; 0x200
  403112:	4912      	ldr	r1, [pc, #72]	; (40315c <_pwm_set_irq_state+0x54>)
  403114:	3000      	adds	r0, #0
  403116:	bf18      	it	ne
  403118:	2001      	movne	r0, #1
  40311a:	4b11      	ldr	r3, [pc, #68]	; (403160 <_pwm_set_irq_state+0x58>)
  40311c:	4798      	blx	r3
  40311e:	6920      	ldr	r0, [r4, #16]
  403120:	4b10      	ldr	r3, [pc, #64]	; (403164 <_pwm_set_irq_state+0x5c>)
  403122:	4798      	blx	r3
  403124:	b18d      	cbz	r5, 40314a <_pwm_set_irq_state+0x42>
  403126:	2d01      	cmp	r5, #1
  403128:	d011      	beq.n	40314e <_pwm_set_irq_state+0x46>
  40312a:	bd38      	pop	{r3, r4, r5, pc}
  40312c:	6921      	ldr	r1, [r4, #16]
  40312e:	6b05      	ldr	r5, [r0, #48]	; 0x30
  403130:	0113      	lsls	r3, r2, #4
  403132:	5ced      	ldrb	r5, [r5, r3]
  403134:	2301      	movs	r3, #1
  403136:	40ab      	lsls	r3, r5
  403138:	610b      	str	r3, [r1, #16]
  40313a:	43db      	mvns	r3, r3
  40313c:	614b      	str	r3, [r1, #20]
  40313e:	3201      	adds	r2, #1
  403140:	b2d2      	uxtb	r2, r2
  403142:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  403144:	429a      	cmp	r2, r3
  403146:	d3f1      	bcc.n	40312c <_pwm_set_irq_state+0x24>
  403148:	bd38      	pop	{r3, r4, r5, pc}
  40314a:	2200      	movs	r2, #0
  40314c:	e7f9      	b.n	403142 <_pwm_set_irq_state+0x3a>
  40314e:	f240 2209 	movw	r2, #521	; 0x209
  403152:	4902      	ldr	r1, [pc, #8]	; (40315c <_pwm_set_irq_state+0x54>)
  403154:	2000      	movs	r0, #0
  403156:	4b02      	ldr	r3, [pc, #8]	; (403160 <_pwm_set_irq_state+0x58>)
  403158:	4798      	blx	r3
  40315a:	e7e6      	b.n	40312a <_pwm_set_irq_state+0x22>
  40315c:	00408610 	.word	0x00408610
  403160:	00402605 	.word	0x00402605
  403164:	00402e6d 	.word	0x00402e6d

00403168 <_pwm_get_pwm>:
  403168:	2000      	movs	r0, #0
  40316a:	4770      	bx	lr

0040316c <_system_time_init>:
  40316c:	4b03      	ldr	r3, [pc, #12]	; (40317c <_system_time_init+0x10>)
  40316e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  403172:	605a      	str	r2, [r3, #4]
  403174:	2205      	movs	r2, #5
  403176:	601a      	str	r2, [r3, #0]
  403178:	4770      	bx	lr
  40317a:	bf00      	nop
  40317c:	e000e010 	.word	0xe000e010

00403180 <_delay_init>:
  403180:	b508      	push	{r3, lr}
  403182:	4b01      	ldr	r3, [pc, #4]	; (403188 <_delay_init+0x8>)
  403184:	4798      	blx	r3
  403186:	bd08      	pop	{r3, pc}
  403188:	0040316d 	.word	0x0040316d

0040318c <_delay_cycles>:
  40318c:	0e08      	lsrs	r0, r1, #24
  40318e:	e00d      	b.n	4031ac <_delay_cycles+0x20>
  403190:	4b0d      	ldr	r3, [pc, #52]	; (4031c8 <_delay_cycles+0x3c>)
  403192:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  403196:	6058      	str	r0, [r3, #4]
  403198:	6098      	str	r0, [r3, #8]
  40319a:	4b0b      	ldr	r3, [pc, #44]	; (4031c8 <_delay_cycles+0x3c>)
  40319c:	681b      	ldr	r3, [r3, #0]
  40319e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4031a2:	d0fa      	beq.n	40319a <_delay_cycles+0xe>
  4031a4:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  4031a8:	3101      	adds	r1, #1
  4031aa:	4610      	mov	r0, r2
  4031ac:	1e43      	subs	r3, r0, #1
  4031ae:	b2da      	uxtb	r2, r3
  4031b0:	2800      	cmp	r0, #0
  4031b2:	d1ed      	bne.n	403190 <_delay_cycles+0x4>
  4031b4:	4b04      	ldr	r3, [pc, #16]	; (4031c8 <_delay_cycles+0x3c>)
  4031b6:	6059      	str	r1, [r3, #4]
  4031b8:	6099      	str	r1, [r3, #8]
  4031ba:	4b03      	ldr	r3, [pc, #12]	; (4031c8 <_delay_cycles+0x3c>)
  4031bc:	681b      	ldr	r3, [r3, #0]
  4031be:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4031c2:	d0fa      	beq.n	4031ba <_delay_cycles+0x2e>
  4031c4:	4770      	bx	lr
  4031c6:	bf00      	nop
  4031c8:	e000e010 	.word	0xe000e010

004031cc <get_cfg>:
  4031cc:	2300      	movs	r3, #0
  4031ce:	2b01      	cmp	r3, #1
  4031d0:	d815      	bhi.n	4031fe <get_cfg+0x32>
  4031d2:	b410      	push	{r4}
  4031d4:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  4031d8:	008a      	lsls	r2, r1, #2
  4031da:	490a      	ldr	r1, [pc, #40]	; (403204 <get_cfg+0x38>)
  4031dc:	588a      	ldr	r2, [r1, r2]
  4031de:	4282      	cmp	r2, r0
  4031e0:	d007      	beq.n	4031f2 <get_cfg+0x26>
  4031e2:	3301      	adds	r3, #1
  4031e4:	b2db      	uxtb	r3, r3
  4031e6:	2b01      	cmp	r3, #1
  4031e8:	d9f4      	bls.n	4031d4 <get_cfg+0x8>
  4031ea:	2000      	movs	r0, #0
  4031ec:	f85d 4b04 	ldr.w	r4, [sp], #4
  4031f0:	4770      	bx	lr
  4031f2:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  4031f6:	00a3      	lsls	r3, r4, #2
  4031f8:	4608      	mov	r0, r1
  4031fa:	4418      	add	r0, r3
  4031fc:	e7f6      	b.n	4031ec <get_cfg+0x20>
  4031fe:	2000      	movs	r0, #0
  403200:	4770      	bx	lr
  403202:	bf00      	nop
  403204:	20400000 	.word	0x20400000

00403208 <_tc_init_irq_param>:
  403208:	4b06      	ldr	r3, [pc, #24]	; (403224 <_tc_init_irq_param+0x1c>)
  40320a:	4298      	cmp	r0, r3
  40320c:	d003      	beq.n	403216 <_tc_init_irq_param+0xe>
  40320e:	4b06      	ldr	r3, [pc, #24]	; (403228 <_tc_init_irq_param+0x20>)
  403210:	4298      	cmp	r0, r3
  403212:	d003      	beq.n	40321c <_tc_init_irq_param+0x14>
  403214:	4770      	bx	lr
  403216:	4b05      	ldr	r3, [pc, #20]	; (40322c <_tc_init_irq_param+0x24>)
  403218:	6019      	str	r1, [r3, #0]
  40321a:	e7f8      	b.n	40320e <_tc_init_irq_param+0x6>
  40321c:	4b03      	ldr	r3, [pc, #12]	; (40322c <_tc_init_irq_param+0x24>)
  40321e:	6059      	str	r1, [r3, #4]
  403220:	e7f8      	b.n	403214 <_tc_init_irq_param+0xc>
  403222:	bf00      	nop
  403224:	4000c000 	.word	0x4000c000
  403228:	40054000 	.word	0x40054000
  40322c:	20400414 	.word	0x20400414

00403230 <tc_interrupt_handler>:
  403230:	b508      	push	{r3, lr}
  403232:	68c3      	ldr	r3, [r0, #12]
  403234:	6a1b      	ldr	r3, [r3, #32]
  403236:	f013 0f10 	tst.w	r3, #16
  40323a:	d100      	bne.n	40323e <tc_interrupt_handler+0xe>
  40323c:	bd08      	pop	{r3, pc}
  40323e:	6803      	ldr	r3, [r0, #0]
  403240:	4798      	blx	r3
  403242:	e7fb      	b.n	40323c <tc_interrupt_handler+0xc>

00403244 <_timer_init>:
  403244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403248:	4606      	mov	r6, r0
  40324a:	460c      	mov	r4, r1
  40324c:	4608      	mov	r0, r1
  40324e:	4b2f      	ldr	r3, [pc, #188]	; (40330c <_timer_init+0xc8>)
  403250:	4798      	blx	r3
  403252:	4605      	mov	r5, r0
  403254:	f8d0 a014 	ldr.w	sl, [r0, #20]
  403258:	f8d0 9018 	ldr.w	r9, [r0, #24]
  40325c:	69c7      	ldr	r7, [r0, #28]
  40325e:	f8d0 800c 	ldr.w	r8, [r0, #12]
  403262:	60f4      	str	r4, [r6, #12]
  403264:	22c3      	movs	r2, #195	; 0xc3
  403266:	492a      	ldr	r1, [pc, #168]	; (403310 <_timer_init+0xcc>)
  403268:	2001      	movs	r0, #1
  40326a:	4b2a      	ldr	r3, [pc, #168]	; (403314 <_timer_init+0xd0>)
  40326c:	4798      	blx	r3
  40326e:	f248 0307 	movw	r3, #32775	; 0x8007
  403272:	6063      	str	r3, [r4, #4]
  403274:	f8c4 a014 	str.w	sl, [r4, #20]
  403278:	f8c4 9018 	str.w	r9, [r4, #24]
  40327c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  403280:	61e7      	str	r7, [r4, #28]
  403282:	2300      	movs	r3, #0
  403284:	6263      	str	r3, [r4, #36]	; 0x24
  403286:	f248 020f 	movw	r2, #32783	; 0x800f
  40328a:	6462      	str	r2, [r4, #68]	; 0x44
  40328c:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
  403290:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
  403294:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
  403298:	65e7      	str	r7, [r4, #92]	; 0x5c
  40329a:	6663      	str	r3, [r4, #100]	; 0x64
  40329c:	692b      	ldr	r3, [r5, #16]
  40329e:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
  4032a2:	4631      	mov	r1, r6
  4032a4:	4620      	mov	r0, r4
  4032a6:	4b1c      	ldr	r3, [pc, #112]	; (403318 <_timer_init+0xd4>)
  4032a8:	4798      	blx	r3
  4032aa:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4032ae:	2b00      	cmp	r3, #0
  4032b0:	db0d      	blt.n	4032ce <_timer_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4032b2:	095a      	lsrs	r2, r3, #5
  4032b4:	f003 031f 	and.w	r3, r3, #31
  4032b8:	2101      	movs	r1, #1
  4032ba:	fa01 f303 	lsl.w	r3, r1, r3
  4032be:	3220      	adds	r2, #32
  4032c0:	4916      	ldr	r1, [pc, #88]	; (40331c <_timer_init+0xd8>)
  4032c2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4032c6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4032ca:	f3bf 8f6f 	isb	sy
  4032ce:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4032d2:	2b00      	cmp	r3, #0
  4032d4:	db09      	blt.n	4032ea <_timer_init+0xa6>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4032d6:	095a      	lsrs	r2, r3, #5
  4032d8:	f003 031f 	and.w	r3, r3, #31
  4032dc:	2101      	movs	r1, #1
  4032de:	fa01 f303 	lsl.w	r3, r1, r3
  4032e2:	3260      	adds	r2, #96	; 0x60
  4032e4:	490d      	ldr	r1, [pc, #52]	; (40331c <_timer_init+0xd8>)
  4032e6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4032ea:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4032ee:	2b00      	cmp	r3, #0
  4032f0:	db08      	blt.n	403304 <_timer_init+0xc0>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4032f2:	0959      	lsrs	r1, r3, #5
  4032f4:	f003 031f 	and.w	r3, r3, #31
  4032f8:	2201      	movs	r2, #1
  4032fa:	fa02 f303 	lsl.w	r3, r2, r3
  4032fe:	4a07      	ldr	r2, [pc, #28]	; (40331c <_timer_init+0xd8>)
  403300:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  403304:	2000      	movs	r0, #0
  403306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40330a:	bf00      	nop
  40330c:	004031cd 	.word	0x004031cd
  403310:	00408628 	.word	0x00408628
  403314:	00402605 	.word	0x00402605
  403318:	00403209 	.word	0x00403209
  40331c:	e000e100 	.word	0xe000e100

00403320 <_timer_start>:
  403320:	68c2      	ldr	r2, [r0, #12]
  403322:	2305      	movs	r3, #5
  403324:	6013      	str	r3, [r2, #0]
  403326:	68c2      	ldr	r2, [r0, #12]
  403328:	6413      	str	r3, [r2, #64]	; 0x40
  40332a:	4770      	bx	lr

0040332c <_timer_is_started>:
  40332c:	68c2      	ldr	r2, [r0, #12]
  40332e:	6a13      	ldr	r3, [r2, #32]
  403330:	f3c3 4300 	ubfx	r3, r3, #16, #1
  403334:	6e10      	ldr	r0, [r2, #96]	; 0x60
  403336:	f3c0 4000 	ubfx	r0, r0, #16, #1
  40333a:	4318      	orrs	r0, r3
  40333c:	4770      	bx	lr

0040333e <_tc_get_timer>:
  40333e:	2000      	movs	r0, #0
  403340:	4770      	bx	lr
	...

00403344 <TC0_Handler>:
  403344:	b508      	push	{r3, lr}
  403346:	4b02      	ldr	r3, [pc, #8]	; (403350 <TC0_Handler+0xc>)
  403348:	6818      	ldr	r0, [r3, #0]
  40334a:	4b02      	ldr	r3, [pc, #8]	; (403354 <TC0_Handler+0x10>)
  40334c:	4798      	blx	r3
  40334e:	bd08      	pop	{r3, pc}
  403350:	20400414 	.word	0x20400414
  403354:	00403231 	.word	0x00403231

00403358 <TC9_Handler>:
  403358:	b508      	push	{r3, lr}
  40335a:	4b02      	ldr	r3, [pc, #8]	; (403364 <TC9_Handler+0xc>)
  40335c:	6858      	ldr	r0, [r3, #4]
  40335e:	4b02      	ldr	r3, [pc, #8]	; (403368 <TC9_Handler+0x10>)
  403360:	4798      	blx	r3
  403362:	bd08      	pop	{r3, pc}
  403364:	20400414 	.word	0x20400414
  403368:	00403231 	.word	0x00403231

0040336c <_usart_get_hardware_index>:
  40336c:	b510      	push	{r4, lr}
  40336e:	4604      	mov	r4, r0
  403370:	f240 222b 	movw	r2, #555	; 0x22b
  403374:	4905      	ldr	r1, [pc, #20]	; (40338c <_usart_get_hardware_index+0x20>)
  403376:	3000      	adds	r0, #0
  403378:	bf18      	it	ne
  40337a:	2001      	movne	r0, #1
  40337c:	4b04      	ldr	r3, [pc, #16]	; (403390 <_usart_get_hardware_index+0x24>)
  40337e:	4798      	blx	r3
  403380:	4804      	ldr	r0, [pc, #16]	; (403394 <_usart_get_hardware_index+0x28>)
  403382:	4420      	add	r0, r4
  403384:	f3c0 3087 	ubfx	r0, r0, #14, #8
  403388:	bd10      	pop	{r4, pc}
  40338a:	bf00      	nop
  40338c:	00408648 	.word	0x00408648
  403390:	00402605 	.word	0x00402605
  403394:	bffdc000 	.word	0xbffdc000

00403398 <_get_usart_index>:
  403398:	b510      	push	{r4, lr}
  40339a:	4604      	mov	r4, r0
  40339c:	f240 2287 	movw	r2, #647	; 0x287
  4033a0:	490e      	ldr	r1, [pc, #56]	; (4033dc <_get_usart_index+0x44>)
  4033a2:	3000      	adds	r0, #0
  4033a4:	bf18      	it	ne
  4033a6:	2001      	movne	r0, #1
  4033a8:	4b0d      	ldr	r3, [pc, #52]	; (4033e0 <_get_usart_index+0x48>)
  4033aa:	4798      	blx	r3
  4033ac:	4620      	mov	r0, r4
  4033ae:	4b0d      	ldr	r3, [pc, #52]	; (4033e4 <_get_usart_index+0x4c>)
  4033b0:	4798      	blx	r3
  4033b2:	2300      	movs	r3, #0
  4033b4:	b143      	cbz	r3, 4033c8 <_get_usart_index+0x30>
  4033b6:	f240 2291 	movw	r2, #657	; 0x291
  4033ba:	4908      	ldr	r1, [pc, #32]	; (4033dc <_get_usart_index+0x44>)
  4033bc:	2000      	movs	r0, #0
  4033be:	4b08      	ldr	r3, [pc, #32]	; (4033e0 <_get_usart_index+0x48>)
  4033c0:	4798      	blx	r3
  4033c2:	2300      	movs	r3, #0
  4033c4:	4618      	mov	r0, r3
  4033c6:	bd10      	pop	{r4, pc}
  4033c8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  4033cc:	008a      	lsls	r2, r1, #2
  4033ce:	4906      	ldr	r1, [pc, #24]	; (4033e8 <_get_usart_index+0x50>)
  4033d0:	5c8a      	ldrb	r2, [r1, r2]
  4033d2:	4290      	cmp	r0, r2
  4033d4:	d0f6      	beq.n	4033c4 <_get_usart_index+0x2c>
  4033d6:	3301      	adds	r3, #1
  4033d8:	b2db      	uxtb	r3, r3
  4033da:	e7eb      	b.n	4033b4 <_get_usart_index+0x1c>
  4033dc:	00408648 	.word	0x00408648
  4033e0:	00402605 	.word	0x00402605
  4033e4:	0040336d 	.word	0x0040336d
  4033e8:	0040863c 	.word	0x0040863c

004033ec <_usart_init>:
  4033ec:	b510      	push	{r4, lr}
  4033ee:	4604      	mov	r4, r0
  4033f0:	f240 229e 	movw	r2, #670	; 0x29e
  4033f4:	4911      	ldr	r1, [pc, #68]	; (40343c <_usart_init+0x50>)
  4033f6:	3000      	adds	r0, #0
  4033f8:	bf18      	it	ne
  4033fa:	2001      	movne	r0, #1
  4033fc:	4b10      	ldr	r3, [pc, #64]	; (403440 <_usart_init+0x54>)
  4033fe:	4798      	blx	r3
  403400:	4620      	mov	r0, r4
  403402:	4b10      	ldr	r3, [pc, #64]	; (403444 <_usart_init+0x58>)
  403404:	4798      	blx	r3
  403406:	4b10      	ldr	r3, [pc, #64]	; (403448 <_usart_init+0x5c>)
  403408:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
  40340c:	2300      	movs	r3, #0
  40340e:	6063      	str	r3, [r4, #4]
  403410:	6263      	str	r3, [r4, #36]	; 0x24
  403412:	62a3      	str	r3, [r4, #40]	; 0x28
  403414:	22ac      	movs	r2, #172	; 0xac
  403416:	6022      	str	r2, [r4, #0]
  403418:	f44f 7280 	mov.w	r2, #256	; 0x100
  40341c:	6022      	str	r2, [r4, #0]
  40341e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403422:	6022      	str	r2, [r4, #0]
  403424:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  403428:	0081      	lsls	r1, r0, #2
  40342a:	4a08      	ldr	r2, [pc, #32]	; (40344c <_usart_init+0x60>)
  40342c:	440a      	add	r2, r1
  40342e:	6852      	ldr	r2, [r2, #4]
  403430:	6062      	str	r2, [r4, #4]
  403432:	4a07      	ldr	r2, [pc, #28]	; (403450 <_usart_init+0x64>)
  403434:	6222      	str	r2, [r4, #32]
  403436:	4618      	mov	r0, r3
  403438:	bd10      	pop	{r4, pc}
  40343a:	bf00      	nop
  40343c:	00408648 	.word	0x00408648
  403440:	00402605 	.word	0x00402605
  403444:	00403399 	.word	0x00403399
  403448:	55534100 	.word	0x55534100
  40344c:	0040863c 	.word	0x0040863c
  403450:	000100f4 	.word	0x000100f4

00403454 <_usart_sync_init>:
  403454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403456:	460c      	mov	r4, r1
  403458:	4e09      	ldr	r6, [pc, #36]	; (403480 <_usart_sync_init+0x2c>)
  40345a:	4607      	mov	r7, r0
  40345c:	22bd      	movs	r2, #189	; 0xbd
  40345e:	4631      	mov	r1, r6
  403460:	3000      	adds	r0, #0
  403462:	bf18      	it	ne
  403464:	2001      	movne	r0, #1
  403466:	4d07      	ldr	r5, [pc, #28]	; (403484 <_usart_sync_init+0x30>)
  403468:	47a8      	blx	r5
  40346a:	22be      	movs	r2, #190	; 0xbe
  40346c:	4631      	mov	r1, r6
  40346e:	1c20      	adds	r0, r4, #0
  403470:	bf18      	it	ne
  403472:	2001      	movne	r0, #1
  403474:	47a8      	blx	r5
  403476:	603c      	str	r4, [r7, #0]
  403478:	4620      	mov	r0, r4
  40347a:	4b03      	ldr	r3, [pc, #12]	; (403488 <_usart_sync_init+0x34>)
  40347c:	4798      	blx	r3
  40347e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403480:	00408648 	.word	0x00408648
  403484:	00402605 	.word	0x00402605
  403488:	004033ed 	.word	0x004033ed

0040348c <_usart_sync_enable>:
  40348c:	b570      	push	{r4, r5, r6, lr}
  40348e:	4e0a      	ldr	r6, [pc, #40]	; (4034b8 <_usart_sync_enable+0x2c>)
  403490:	4604      	mov	r4, r0
  403492:	f240 1205 	movw	r2, #261	; 0x105
  403496:	4631      	mov	r1, r6
  403498:	3000      	adds	r0, #0
  40349a:	bf18      	it	ne
  40349c:	2001      	movne	r0, #1
  40349e:	4d07      	ldr	r5, [pc, #28]	; (4034bc <_usart_sync_enable+0x30>)
  4034a0:	47a8      	blx	r5
  4034a2:	6824      	ldr	r4, [r4, #0]
  4034a4:	f240 22c7 	movw	r2, #711	; 0x2c7
  4034a8:	4631      	mov	r1, r6
  4034aa:	1c20      	adds	r0, r4, #0
  4034ac:	bf18      	it	ne
  4034ae:	2001      	movne	r0, #1
  4034b0:	47a8      	blx	r5
  4034b2:	2350      	movs	r3, #80	; 0x50
  4034b4:	6023      	str	r3, [r4, #0]
  4034b6:	bd70      	pop	{r4, r5, r6, pc}
  4034b8:	00408648 	.word	0x00408648
  4034bc:	00402605 	.word	0x00402605

004034c0 <_usart_sync_write_byte>:
  4034c0:	b538      	push	{r3, r4, r5, lr}
  4034c2:	460c      	mov	r4, r1
  4034c4:	4605      	mov	r5, r0
  4034c6:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  4034ca:	4904      	ldr	r1, [pc, #16]	; (4034dc <_usart_sync_write_byte+0x1c>)
  4034cc:	3000      	adds	r0, #0
  4034ce:	bf18      	it	ne
  4034d0:	2001      	movne	r0, #1
  4034d2:	4b03      	ldr	r3, [pc, #12]	; (4034e0 <_usart_sync_write_byte+0x20>)
  4034d4:	4798      	blx	r3
  4034d6:	682b      	ldr	r3, [r5, #0]
  4034d8:	61dc      	str	r4, [r3, #28]
  4034da:	bd38      	pop	{r3, r4, r5, pc}
  4034dc:	00408648 	.word	0x00408648
  4034e0:	00402605 	.word	0x00402605

004034e4 <_usart_sync_read_byte>:
  4034e4:	b510      	push	{r4, lr}
  4034e6:	4604      	mov	r4, r0
  4034e8:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  4034ec:	4904      	ldr	r1, [pc, #16]	; (403500 <_usart_sync_read_byte+0x1c>)
  4034ee:	3000      	adds	r0, #0
  4034f0:	bf18      	it	ne
  4034f2:	2001      	movne	r0, #1
  4034f4:	4b03      	ldr	r3, [pc, #12]	; (403504 <_usart_sync_read_byte+0x20>)
  4034f6:	4798      	blx	r3
  4034f8:	6823      	ldr	r3, [r4, #0]
  4034fa:	6998      	ldr	r0, [r3, #24]
  4034fc:	b2c0      	uxtb	r0, r0
  4034fe:	bd10      	pop	{r4, pc}
  403500:	00408648 	.word	0x00408648
  403504:	00402605 	.word	0x00402605

00403508 <_usart_sync_is_ready_to_send>:
  403508:	b510      	push	{r4, lr}
  40350a:	4604      	mov	r4, r0
  40350c:	f240 12c3 	movw	r2, #451	; 0x1c3
  403510:	4905      	ldr	r1, [pc, #20]	; (403528 <_usart_sync_is_ready_to_send+0x20>)
  403512:	3000      	adds	r0, #0
  403514:	bf18      	it	ne
  403516:	2001      	movne	r0, #1
  403518:	4b04      	ldr	r3, [pc, #16]	; (40352c <_usart_sync_is_ready_to_send+0x24>)
  40351a:	4798      	blx	r3
  40351c:	6823      	ldr	r3, [r4, #0]
  40351e:	6958      	ldr	r0, [r3, #20]
  403520:	f3c0 0040 	ubfx	r0, r0, #1, #1
  403524:	bd10      	pop	{r4, pc}
  403526:	bf00      	nop
  403528:	00408648 	.word	0x00408648
  40352c:	00402605 	.word	0x00402605

00403530 <_usart_sync_is_transmit_done>:
  403530:	b510      	push	{r4, lr}
  403532:	4604      	mov	r4, r0
  403534:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  403538:	4905      	ldr	r1, [pc, #20]	; (403550 <_usart_sync_is_transmit_done+0x20>)
  40353a:	3000      	adds	r0, #0
  40353c:	bf18      	it	ne
  40353e:	2001      	movne	r0, #1
  403540:	4b04      	ldr	r3, [pc, #16]	; (403554 <_usart_sync_is_transmit_done+0x24>)
  403542:	4798      	blx	r3
  403544:	6823      	ldr	r3, [r4, #0]
  403546:	6958      	ldr	r0, [r3, #20]
  403548:	f3c0 2040 	ubfx	r0, r0, #9, #1
  40354c:	bd10      	pop	{r4, pc}
  40354e:	bf00      	nop
  403550:	00408648 	.word	0x00408648
  403554:	00402605 	.word	0x00402605

00403558 <_usart_sync_is_byte_received>:
  403558:	b510      	push	{r4, lr}
  40355a:	4604      	mov	r4, r0
  40355c:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  403560:	4905      	ldr	r1, [pc, #20]	; (403578 <_usart_sync_is_byte_received+0x20>)
  403562:	3000      	adds	r0, #0
  403564:	bf18      	it	ne
  403566:	2001      	movne	r0, #1
  403568:	4b04      	ldr	r3, [pc, #16]	; (40357c <_usart_sync_is_byte_received+0x24>)
  40356a:	4798      	blx	r3
  40356c:	6823      	ldr	r3, [r4, #0]
  40356e:	6958      	ldr	r0, [r3, #20]
  403570:	f000 0001 	and.w	r0, r0, #1
  403574:	bd10      	pop	{r4, pc}
  403576:	bf00      	nop
  403578:	00408648 	.word	0x00408648
  40357c:	00402605 	.word	0x00402605

00403580 <_usart_get_usart_sync>:
  403580:	2000      	movs	r0, #0
  403582:	4770      	bx	lr

00403584 <_dma_init>:
  403584:	b430      	push	{r4, r5}
  403586:	2300      	movs	r3, #0
  403588:	e004      	b.n	403594 <_dma_init+0x10>
  40358a:	0199      	lsls	r1, r3, #6
  40358c:	4a16      	ldr	r2, [pc, #88]	; (4035e8 <_dma_init+0x64>)
  40358e:	5852      	ldr	r2, [r2, r1]
  403590:	3301      	adds	r3, #1
  403592:	b2db      	uxtb	r3, r3
  403594:	2b17      	cmp	r3, #23
  403596:	d9f8      	bls.n	40358a <_dma_init+0x6>
  403598:	2300      	movs	r3, #0
  40359a:	e014      	b.n	4035c6 <_dma_init+0x42>
  40359c:	4c13      	ldr	r4, [pc, #76]	; (4035ec <_dma_init+0x68>)
  40359e:	eb04 1283 	add.w	r2, r4, r3, lsl #6
  4035a2:	2100      	movs	r1, #0
  4035a4:	66d1      	str	r1, [r2, #108]	; 0x6c
  4035a6:	6751      	str	r1, [r2, #116]	; 0x74
  4035a8:	1c98      	adds	r0, r3, #2
  4035aa:	0180      	lsls	r0, r0, #6
  4035ac:	1825      	adds	r5, r4, r0
  4035ae:	5021      	str	r1, [r4, r0]
  4035b0:	6069      	str	r1, [r5, #4]
  4035b2:	490f      	ldr	r1, [pc, #60]	; (4035f0 <_dma_init+0x6c>)
  4035b4:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
  4035b8:	6790      	str	r0, [r2, #120]	; 0x78
  4035ba:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4035be:	6849      	ldr	r1, [r1, #4]
  4035c0:	67d1      	str	r1, [r2, #124]	; 0x7c
  4035c2:	3301      	adds	r3, #1
  4035c4:	b2db      	uxtb	r3, r3
  4035c6:	2b17      	cmp	r3, #23
  4035c8:	d9e8      	bls.n	40359c <_dma_init+0x18>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4035ca:	4b0a      	ldr	r3, [pc, #40]	; (4035f4 <_dma_init+0x70>)
  4035cc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4035d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4035d4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4035d8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4035dc:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4035e0:	605a      	str	r2, [r3, #4]
  4035e2:	2000      	movs	r0, #0
  4035e4:	bc30      	pop	{r4, r5}
  4035e6:	4770      	bx	lr
  4035e8:	4007805c 	.word	0x4007805c
  4035ec:	40078000 	.word	0x40078000
  4035f0:	00408664 	.word	0x00408664
  4035f4:	e000e100 	.word	0xe000e100

004035f8 <_dma_set_destination_address>:
  4035f8:	0180      	lsls	r0, r0, #6
  4035fa:	4b02      	ldr	r3, [pc, #8]	; (403604 <_dma_set_destination_address+0xc>)
  4035fc:	5019      	str	r1, [r3, r0]
  4035fe:	2000      	movs	r0, #0
  403600:	4770      	bx	lr
  403602:	bf00      	nop
  403604:	40078064 	.word	0x40078064

00403608 <_dma_set_source_address>:
  403608:	0180      	lsls	r0, r0, #6
  40360a:	4b02      	ldr	r3, [pc, #8]	; (403614 <_dma_set_source_address+0xc>)
  40360c:	5019      	str	r1, [r3, r0]
  40360e:	2000      	movs	r0, #0
  403610:	4770      	bx	lr
  403612:	bf00      	nop
  403614:	40078060 	.word	0x40078060

00403618 <_dma_set_data_amount>:
  403618:	0180      	lsls	r0, r0, #6
  40361a:	4a04      	ldr	r2, [pc, #16]	; (40362c <_dma_set_data_amount+0x14>)
  40361c:	4402      	add	r2, r0
  40361e:	6f93      	ldr	r3, [r2, #120]	; 0x78
  403620:	f3c3 23c1 	ubfx	r3, r3, #11, #2
  403624:	40d9      	lsrs	r1, r3
  403626:	6711      	str	r1, [r2, #112]	; 0x70
  403628:	2000      	movs	r0, #0
  40362a:	4770      	bx	lr
  40362c:	40078000 	.word	0x40078000

00403630 <_dma_enable_transaction>:
  403630:	2301      	movs	r3, #1
  403632:	fa03 f000 	lsl.w	r0, r3, r0
  403636:	4b03      	ldr	r3, [pc, #12]	; (403644 <_dma_enable_transaction+0x14>)
  403638:	61d8      	str	r0, [r3, #28]
  40363a:	b101      	cbz	r1, 40363e <_dma_enable_transaction+0xe>
  40363c:	6398      	str	r0, [r3, #56]	; 0x38
  40363e:	2000      	movs	r0, #0
  403640:	4770      	bx	lr
  403642:	bf00      	nop
  403644:	40078000 	.word	0x40078000

00403648 <_dma_get_channel_resource>:
  403648:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  40364c:	008a      	lsls	r2, r1, #2
  40364e:	4b02      	ldr	r3, [pc, #8]	; (403658 <_dma_get_channel_resource+0x10>)
  403650:	4413      	add	r3, r2
  403652:	6003      	str	r3, [r0, #0]
  403654:	2000      	movs	r0, #0
  403656:	4770      	bx	lr
  403658:	2040041c 	.word	0x2040041c

0040365c <_dma_set_irq_state>:
  40365c:	b19a      	cbz	r2, 403686 <_dma_set_irq_state+0x2a>
  40365e:	b951      	cbnz	r1, 403676 <_dma_set_irq_state+0x1a>
  403660:	0182      	lsls	r2, r0, #6
  403662:	4b13      	ldr	r3, [pc, #76]	; (4036b0 <_dma_set_irq_state+0x54>)
  403664:	4413      	add	r3, r2
  403666:	2201      	movs	r2, #1
  403668:	651a      	str	r2, [r3, #80]	; 0x50
  40366a:	2301      	movs	r3, #1
  40366c:	fa03 f000 	lsl.w	r0, r3, r0
  403670:	4b0f      	ldr	r3, [pc, #60]	; (4036b0 <_dma_set_irq_state+0x54>)
  403672:	60d8      	str	r0, [r3, #12]
  403674:	4770      	bx	lr
  403676:	2901      	cmp	r1, #1
  403678:	d1f7      	bne.n	40366a <_dma_set_irq_state+0xe>
  40367a:	0182      	lsls	r2, r0, #6
  40367c:	4b0c      	ldr	r3, [pc, #48]	; (4036b0 <_dma_set_irq_state+0x54>)
  40367e:	4413      	add	r3, r2
  403680:	2270      	movs	r2, #112	; 0x70
  403682:	651a      	str	r2, [r3, #80]	; 0x50
  403684:	e7f1      	b.n	40366a <_dma_set_irq_state+0xe>
  403686:	b951      	cbnz	r1, 40369e <_dma_set_irq_state+0x42>
  403688:	0182      	lsls	r2, r0, #6
  40368a:	4b09      	ldr	r3, [pc, #36]	; (4036b0 <_dma_set_irq_state+0x54>)
  40368c:	4413      	add	r3, r2
  40368e:	2201      	movs	r2, #1
  403690:	655a      	str	r2, [r3, #84]	; 0x54
  403692:	2301      	movs	r3, #1
  403694:	fa03 f000 	lsl.w	r0, r3, r0
  403698:	4b05      	ldr	r3, [pc, #20]	; (4036b0 <_dma_set_irq_state+0x54>)
  40369a:	6118      	str	r0, [r3, #16]
  40369c:	4770      	bx	lr
  40369e:	2901      	cmp	r1, #1
  4036a0:	d1f7      	bne.n	403692 <_dma_set_irq_state+0x36>
  4036a2:	0182      	lsls	r2, r0, #6
  4036a4:	4b02      	ldr	r3, [pc, #8]	; (4036b0 <_dma_set_irq_state+0x54>)
  4036a6:	4413      	add	r3, r2
  4036a8:	2270      	movs	r2, #112	; 0x70
  4036aa:	655a      	str	r2, [r3, #84]	; 0x54
  4036ac:	e7f1      	b.n	403692 <_dma_set_irq_state+0x36>
  4036ae:	bf00      	nop
  4036b0:	40078000 	.word	0x40078000

004036b4 <XDMAC_Handler>:
  4036b4:	4b17      	ldr	r3, [pc, #92]	; (403714 <XDMAC_Handler+0x60>)
  4036b6:	6999      	ldr	r1, [r3, #24]
  4036b8:	2300      	movs	r3, #0
  4036ba:	2b17      	cmp	r3, #23
  4036bc:	d81b      	bhi.n	4036f6 <XDMAC_Handler+0x42>
  4036be:	fa21 f203 	lsr.w	r2, r1, r3
  4036c2:	f012 0f01 	tst.w	r2, #1
  4036c6:	d102      	bne.n	4036ce <XDMAC_Handler+0x1a>
  4036c8:	3301      	adds	r3, #1
  4036ca:	b2db      	uxtb	r3, r3
  4036cc:	e7f5      	b.n	4036ba <XDMAC_Handler+0x6>
  4036ce:	b25b      	sxtb	r3, r3
  4036d0:	2b00      	cmp	r3, #0
  4036d2:	db1d      	blt.n	403710 <XDMAC_Handler+0x5c>
  4036d4:	b510      	push	{r4, lr}
  4036d6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  4036da:	0090      	lsls	r0, r2, #2
  4036dc:	4a0e      	ldr	r2, [pc, #56]	; (403718 <XDMAC_Handler+0x64>)
  4036de:	4410      	add	r0, r2
  4036e0:	b2d9      	uxtb	r1, r3
  4036e2:	0189      	lsls	r1, r1, #6
  4036e4:	4a0d      	ldr	r2, [pc, #52]	; (40371c <XDMAC_Handler+0x68>)
  4036e6:	5852      	ldr	r2, [r2, r1]
  4036e8:	f012 0f70 	tst.w	r2, #112	; 0x70
  4036ec:	d106      	bne.n	4036fc <XDMAC_Handler+0x48>
  4036ee:	f012 0f01 	tst.w	r2, #1
  4036f2:	d106      	bne.n	403702 <XDMAC_Handler+0x4e>
  4036f4:	bd10      	pop	{r4, pc}
  4036f6:	f04f 33ff 	mov.w	r3, #4294967295
  4036fa:	e7e9      	b.n	4036d0 <XDMAC_Handler+0x1c>
  4036fc:	6843      	ldr	r3, [r0, #4]
  4036fe:	4798      	blx	r3
  403700:	bd10      	pop	{r4, pc}
  403702:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  403706:	00a3      	lsls	r3, r4, #2
  403708:	4a03      	ldr	r2, [pc, #12]	; (403718 <XDMAC_Handler+0x64>)
  40370a:	58d3      	ldr	r3, [r2, r3]
  40370c:	4798      	blx	r3
  40370e:	e7f1      	b.n	4036f4 <XDMAC_Handler+0x40>
  403710:	4770      	bx	lr
  403712:	bf00      	nop
  403714:	40078000 	.word	0x40078000
  403718:	2040041c 	.word	0x2040041c
  40371c:	4007805c 	.word	0x4007805c

00403720 <main>:
	// (reenabling it will halt the system)
	return;
}
*/
int main(void)
{
  403720:	b580      	push	{r7, lr}
  403722:	b084      	sub	sp, #16
	
	
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  403724:	4b72      	ldr	r3, [pc, #456]	; (4038f0 <main+0x1d0>)
  403726:	4798      	blx	r3
	REG_CPACR |= (0xFu << 20);
  403728:	4a72      	ldr	r2, [pc, #456]	; (4038f4 <main+0x1d4>)
  40372a:	6813      	ldr	r3, [r2, #0]
  40372c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  403730:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  403732:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  403736:	f3bf 8f6f 	isb	sy
	//CAN is currently disabled
	//Temp 3 currently disabled as pin is shared with edbg com
	
	//enable performance optimising features
	fpu_enable();
	if(SCB->CCR & (uint32_t)SCB_CCR_DC_Msk){
  40373a:	4b6f      	ldr	r3, [pc, #444]	; (4038f8 <main+0x1d8>)
  40373c:	695b      	ldr	r3, [r3, #20]
  40373e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  403742:	f000 80ab 	beq.w	40389c <main+0x17c>
  __ASM volatile ("dsb 0xF":::"memory");
  403746:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40374a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  40374e:	4b6a      	ldr	r3, [pc, #424]	; (4038f8 <main+0x1d8>)
  403750:	2700      	movs	r7, #0
  403752:	f8c3 7250 	str.w	r7, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
  403756:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40375a:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  40375e:	695a      	ldr	r2, [r3, #20]
  403760:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  403764:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  403766:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40376a:	f3bf 8f6f 	isb	sy
	SCB_EnableICache();
	
	
	
	/* Additional User initialisation */
	dma_adc_init();
  40376e:	4b63      	ldr	r3, [pc, #396]	; (4038fc <main+0x1dc>)
  403770:	4798      	blx	r3
	pwm_init_user();
  403772:	4b63      	ldr	r3, [pc, #396]	; (403900 <main+0x1e0>)
  403774:	4798      	blx	r3
	encoder_init();
  403776:	4b63      	ldr	r3, [pc, #396]	; (403904 <main+0x1e4>)
  403778:	4798      	blx	r3
	pos_sens_init();
  40377a:	4b63      	ldr	r3, [pc, #396]	; (403908 <main+0x1e8>)
  40377c:	4798      	blx	r3
	
	/* Enable all devices */
	pwm_enable_all();
  40377e:	4b63      	ldr	r3, [pc, #396]	; (40390c <main+0x1ec>)
  403780:	4798      	blx	r3
	adc_enable_all();
  403782:	4b63      	ldr	r3, [pc, #396]	; (403910 <main+0x1f0>)
  403784:	4798      	blx	r3
	

	calibrate_curr_sensors(10);	//both PWM and ADC need to be enabled to calibrate the current sensors
  403786:	200a      	movs	r0, #10
  403788:	4b62      	ldr	r3, [pc, #392]	; (403914 <main+0x1f4>)
  40378a:	4798      	blx	r3
	//enable the dma to get the offset. It will re enable itself for the other data points
	dma_adc_0_enable_for_one_transaction();
  40378c:	4b62      	ldr	r3, [pc, #392]	; (403918 <main+0x1f8>)
  40378e:	4798      	blx	r3
	//dma_adc_1_enable_for_one_transaction();
	delay_ms(100);		//some time to get the data
  403790:	2064      	movs	r0, #100	; 0x64
  403792:	4c62      	ldr	r4, [pc, #392]	; (40391c <main+0x1fc>)
  403794:	47a0      	blx	r4
	curr_A_offset = curr_A_offset/10;
  403796:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 403978 <main+0x258>
  40379a:	ed98 7a00 	vldr	s14, [r8]
  40379e:	eeb2 8a04 	vmov.f32	s16, #36	; 0x41200000  10.0
  4037a2:	eec7 7a08 	vdiv.f32	s15, s14, s16
  4037a6:	edc8 7a00 	vstr	s15, [r8]
	curr_B_offset = curr_B_offset/10;
  4037aa:	4e5d      	ldr	r6, [pc, #372]	; (403920 <main+0x200>)
  4037ac:	ed96 7a00 	vldr	s14, [r6]
  4037b0:	eec7 7a08 	vdiv.f32	s15, s14, s16
  4037b4:	edc6 7a00 	vstr	s15, [r6]
	
	dma_adc_1_enable_for_one_transaction();
  4037b8:	4d5a      	ldr	r5, [pc, #360]	; (403924 <main+0x204>)
  4037ba:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037bc:	2001      	movs	r0, #1
  4037be:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037c0:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037c2:	2001      	movs	r0, #1
  4037c4:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037c6:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037c8:	2001      	movs	r0, #1
  4037ca:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037cc:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037ce:	2001      	movs	r0, #1
  4037d0:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037d2:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037d4:	2001      	movs	r0, #1
  4037d6:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037d8:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037da:	2001      	movs	r0, #1
  4037dc:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037de:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037e0:	2001      	movs	r0, #1
  4037e2:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037e4:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037e6:	2001      	movs	r0, #1
  4037e8:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037ea:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037ec:	2001      	movs	r0, #1
  4037ee:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037f0:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037f2:	2001      	movs	r0, #1
  4037f4:	47a0      	blx	r4
	
	
	curr_C_offset = curr_C_offset/10;
  4037f6:	4b4c      	ldr	r3, [pc, #304]	; (403928 <main+0x208>)
  4037f8:	edd3 7a00 	vldr	s15, [r3]
  4037fc:	eec7 8a88 	vdiv.f32	s17, s15, s16
  403800:	edc3 8a00 	vstr	s17, [r3]
	printf("offset A %f \t B %f \t C %f \n",curr_A_offset,curr_B_offset,curr_C_offset);
  403804:	4d49      	ldr	r5, [pc, #292]	; (40392c <main+0x20c>)
  403806:	f8d8 0000 	ldr.w	r0, [r8]
  40380a:	47a8      	blx	r5
  40380c:	4680      	mov	r8, r0
  40380e:	4689      	mov	r9, r1
  403810:	ee18 0a90 	vmov	r0, s17
  403814:	47a8      	blx	r5
  403816:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40381a:	6830      	ldr	r0, [r6, #0]
  40381c:	47a8      	blx	r5
  40381e:	e9cd 0100 	strd	r0, r1, [sp]
  403822:	4642      	mov	r2, r8
  403824:	464b      	mov	r3, r9
  403826:	4842      	ldr	r0, [pc, #264]	; (403930 <main+0x210>)
  403828:	4d42      	ldr	r5, [pc, #264]	; (403934 <main+0x214>)
  40382a:	47a8      	blx	r5
	((Pio *)hw)->PIO_SODR = mask;
  40382c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  403830:	4b41      	ldr	r3, [pc, #260]	; (403938 <main+0x218>)
  403832:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(PIN_GPIO_DCDC_ON_OFF, true);		//enables the DC-DC converter for the HV side
	
	timer_start(&ENCODER_A);
  403834:	4841      	ldr	r0, [pc, #260]	; (40393c <main+0x21c>)
  403836:	4e42      	ldr	r6, [pc, #264]	; (403940 <main+0x220>)
  403838:	47b0      	blx	r6
	timer_start(&ENCODER_B);
  40383a:	4842      	ldr	r0, [pc, #264]	; (403944 <main+0x224>)
  40383c:	47b0      	blx	r6
	
	dma_adc_0_enable_continuously();
  40383e:	4b42      	ldr	r3, [pc, #264]	; (403948 <main+0x228>)
  403840:	4798      	blx	r3
	dma_adc_1_enable_continuously();
  403842:	4b42      	ldr	r3, [pc, #264]	; (40394c <main+0x22c>)
  403844:	4798      	blx	r3
	
	delay_ms(100);
  403846:	2064      	movs	r0, #100	; 0x64
  403848:	47a0      	blx	r4
	printf("asdf\n");
  40384a:	4841      	ldr	r0, [pc, #260]	; (403950 <main+0x230>)
  40384c:	47a8      	blx	r5
	
	Init_Control();
  40384e:	4b41      	ldr	r3, [pc, #260]	; (403954 <main+0x234>)
  403850:	4798      	blx	r3
	init_LPF();
  403852:	4b41      	ldr	r3, [pc, #260]	; (403958 <main+0x238>)
  403854:	4798      	blx	r3
	//enable_control();
	//----------------------------------------End of Startup Code--------------------------------------------------
	
	//Current_Offset_And_Timing_Test();
	
	delay_ms(500);
  403856:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40385a:	47a0      	blx	r4
	printf("Initiated \n");
  40385c:	483f      	ldr	r0, [pc, #252]	; (40395c <main+0x23c>)
  40385e:	47a8      	blx	r5
	//first_slow_spin();
	//while(1){}
		
	printf("Starting D axis alignment \n");
  403860:	483f      	ldr	r0, [pc, #252]	; (403960 <main+0x240>)
  403862:	47a8      	blx	r5
	
	pwm_set_duty(PWM_PHASE_A, 500);
  403864:	f8df 8114 	ldr.w	r8, [pc, #276]	; 40397c <main+0x25c>
  403868:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  40386c:	4639      	mov	r1, r7
  40386e:	4640      	mov	r0, r8
  403870:	4e3c      	ldr	r6, [pc, #240]	; (403964 <main+0x244>)
  403872:	47b0      	blx	r6
	pwm_set_duty(PWM_PHASE_B, (PWM_PERIOD-1));
  403874:	f240 32e7 	movw	r2, #999	; 0x3e7
  403878:	2102      	movs	r1, #2
  40387a:	4640      	mov	r0, r8
  40387c:	47b0      	blx	r6
	pwm_set_duty(PWM_PHASE_C, (PWM_PERIOD-1));
  40387e:	f240 32e7 	movw	r2, #999	; 0x3e7
  403882:	4639      	mov	r1, r7
  403884:	4838      	ldr	r0, [pc, #224]	; (403968 <main+0x248>)
  403886:	47b0      	blx	r6
	delay_ms(2000);
  403888:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  40388c:	47a0      	blx	r4

	
	
	
	
	encoder_record_Daxis_offset();
  40388e:	4b37      	ldr	r3, [pc, #220]	; (40396c <main+0x24c>)
  403890:	4798      	blx	r3
	printf("Finished D axis alignment \n");
  403892:	4837      	ldr	r0, [pc, #220]	; (403970 <main+0x250>)
  403894:	47a8      	blx	r5
		Vq_aim +=0.1;
		delay_us(100);
	}
	printf("Vq aim - %f \n",Vq_aim);
	*/
	enable_control();
  403896:	4b37      	ldr	r3, [pc, #220]	; (403974 <main+0x254>)
  403898:	4798      	blx	r3
  40389a:	e7fe      	b.n	40389a <main+0x17a>
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
  40389c:	4b16      	ldr	r3, [pc, #88]	; (4038f8 <main+0x1d8>)
  40389e:	2200      	movs	r2, #0
  4038a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4038a4:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
  4038a8:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  4038ac:	f3c4 314e 	ubfx	r1, r4, #13, #15
  4038b0:	e00f      	b.n	4038d2 <main+0x1b2>
      } while (ways-- != 0U);
  4038b2:	461a      	mov	r2, r3
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  4038b4:	f643 73e0 	movw	r3, #16352	; 0x3fe0
  4038b8:	ea03 1341 	and.w	r3, r3, r1, lsl #5
  4038bc:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
  4038c0:	480d      	ldr	r0, [pc, #52]	; (4038f8 <main+0x1d8>)
  4038c2:	f8c0 3260 	str.w	r3, [r0, #608]	; 0x260
      } while (ways-- != 0U);
  4038c6:	1e53      	subs	r3, r2, #1
  4038c8:	2a00      	cmp	r2, #0
  4038ca:	d1f2      	bne.n	4038b2 <main+0x192>
    } while(sets-- != 0U);
  4038cc:	1e4b      	subs	r3, r1, #1
  4038ce:	b119      	cbz	r1, 4038d8 <main+0x1b8>
  4038d0:	4619      	mov	r1, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  4038d2:	f3c4 02c9 	ubfx	r2, r4, #3, #10
  4038d6:	e7ed      	b.n	4038b4 <main+0x194>
  4038d8:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  4038dc:	6943      	ldr	r3, [r0, #20]
  4038de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4038e2:	6143      	str	r3, [r0, #20]
  4038e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4038e8:	f3bf 8f6f 	isb	sy
  4038ec:	e72b      	b.n	403746 <main+0x26>
  4038ee:	bf00      	nop
  4038f0:	004001d5 	.word	0x004001d5
  4038f4:	e000ed88 	.word	0xe000ed88
  4038f8:	e000ed00 	.word	0xe000ed00
  4038fc:	004015a1 	.word	0x004015a1
  403900:	004016f5 	.word	0x004016f5
  403904:	00400d3d 	.word	0x00400d3d
  403908:	00401151 	.word	0x00401151
  40390c:	004017c9 	.word	0x004017c9
  403910:	0040168d 	.word	0x0040168d
  403914:	00400bd5 	.word	0x00400bd5
  403918:	0040128d 	.word	0x0040128d
  40391c:	004020bd 	.word	0x004020bd
  403920:	204006c4 	.word	0x204006c4
  403924:	00401401 	.word	0x00401401
  403928:	20400684 	.word	0x20400684
  40392c:	00405345 	.word	0x00405345
  403930:	00408724 	.word	0x00408724
  403934:	004064e1 	.word	0x004064e1
  403938:	400e0e00 	.word	0x400e0e00
  40393c:	20400e0c 	.word	0x20400e0c
  403940:	00402485 	.word	0x00402485
  403944:	20400d5c 	.word	0x20400d5c
  403948:	00401559 	.word	0x00401559
  40394c:	00401571 	.word	0x00401571
  403950:	00408740 	.word	0x00408740
  403954:	004001e9 	.word	0x004001e9
  403958:	00400685 	.word	0x00400685
  40395c:	00408748 	.word	0x00408748
  403960:	00408754 	.word	0x00408754
  403964:	00401829 	.word	0x00401829
  403968:	20400ee4 	.word	0x20400ee4
  40396c:	00400f69 	.word	0x00400f69
  403970:	00408770 	.word	0x00408770
  403974:	00401281 	.word	0x00401281
  403978:	204006b0 	.word	0x204006b0
  40397c:	20400d40 	.word	0x20400d40

00403980 <_read>:
  403980:	b958      	cbnz	r0, 40399a <_read+0x1a>
  403982:	b508      	push	{r3, lr}
  403984:	460b      	mov	r3, r1
  403986:	4611      	mov	r1, r2
  403988:	4618      	mov	r0, r3
  40398a:	4b05      	ldr	r3, [pc, #20]	; (4039a0 <_read+0x20>)
  40398c:	4798      	blx	r3
  40398e:	2800      	cmp	r0, #0
  403990:	db00      	blt.n	403994 <_read+0x14>
  403992:	bd08      	pop	{r3, pc}
  403994:	f04f 30ff 	mov.w	r0, #4294967295
  403998:	bd08      	pop	{r3, pc}
  40399a:	f04f 30ff 	mov.w	r0, #4294967295
  40399e:	4770      	bx	lr
  4039a0:	004039f9 	.word	0x004039f9

004039a4 <_write>:
  4039a4:	3801      	subs	r0, #1
  4039a6:	2802      	cmp	r0, #2
  4039a8:	d80b      	bhi.n	4039c2 <_write+0x1e>
  4039aa:	b508      	push	{r3, lr}
  4039ac:	460b      	mov	r3, r1
  4039ae:	4611      	mov	r1, r2
  4039b0:	4618      	mov	r0, r3
  4039b2:	4b05      	ldr	r3, [pc, #20]	; (4039c8 <_write+0x24>)
  4039b4:	4798      	blx	r3
  4039b6:	2800      	cmp	r0, #0
  4039b8:	db00      	blt.n	4039bc <_write+0x18>
  4039ba:	bd08      	pop	{r3, pc}
  4039bc:	f04f 30ff 	mov.w	r0, #4294967295
  4039c0:	bd08      	pop	{r3, pc}
  4039c2:	f04f 30ff 	mov.w	r0, #4294967295
  4039c6:	4770      	bx	lr
  4039c8:	00403a1d 	.word	0x00403a1d

004039cc <stdio_io_init>:
  4039cc:	b570      	push	{r4, r5, r6, lr}
  4039ce:	4606      	mov	r6, r0
  4039d0:	4d06      	ldr	r5, [pc, #24]	; (4039ec <stdio_io_init+0x20>)
  4039d2:	682b      	ldr	r3, [r5, #0]
  4039d4:	2100      	movs	r1, #0
  4039d6:	6898      	ldr	r0, [r3, #8]
  4039d8:	4c05      	ldr	r4, [pc, #20]	; (4039f0 <stdio_io_init+0x24>)
  4039da:	47a0      	blx	r4
  4039dc:	682b      	ldr	r3, [r5, #0]
  4039de:	2100      	movs	r1, #0
  4039e0:	6858      	ldr	r0, [r3, #4]
  4039e2:	47a0      	blx	r4
  4039e4:	4b03      	ldr	r3, [pc, #12]	; (4039f4 <stdio_io_init+0x28>)
  4039e6:	601e      	str	r6, [r3, #0]
  4039e8:	bd70      	pop	{r4, r5, r6, pc}
  4039ea:	bf00      	nop
  4039ec:	2040004c 	.word	0x2040004c
  4039f0:	00406531 	.word	0x00406531
  4039f4:	2040053c 	.word	0x2040053c

004039f8 <stdio_io_read>:
  4039f8:	b508      	push	{r3, lr}
  4039fa:	4b06      	ldr	r3, [pc, #24]	; (403a14 <stdio_io_read+0x1c>)
  4039fc:	681b      	ldr	r3, [r3, #0]
  4039fe:	b133      	cbz	r3, 403a0e <stdio_io_read+0x16>
  403a00:	460a      	mov	r2, r1
  403a02:	4601      	mov	r1, r0
  403a04:	b292      	uxth	r2, r2
  403a06:	4618      	mov	r0, r3
  403a08:	4b03      	ldr	r3, [pc, #12]	; (403a18 <stdio_io_read+0x20>)
  403a0a:	4798      	blx	r3
  403a0c:	bd08      	pop	{r3, pc}
  403a0e:	2000      	movs	r0, #0
  403a10:	bd08      	pop	{r3, pc}
  403a12:	bf00      	nop
  403a14:	2040053c 	.word	0x2040053c
  403a18:	00402255 	.word	0x00402255

00403a1c <stdio_io_write>:
  403a1c:	b508      	push	{r3, lr}
  403a1e:	4b06      	ldr	r3, [pc, #24]	; (403a38 <stdio_io_write+0x1c>)
  403a20:	681b      	ldr	r3, [r3, #0]
  403a22:	b133      	cbz	r3, 403a32 <stdio_io_write+0x16>
  403a24:	460a      	mov	r2, r1
  403a26:	4601      	mov	r1, r0
  403a28:	b292      	uxth	r2, r2
  403a2a:	4618      	mov	r0, r3
  403a2c:	4b03      	ldr	r3, [pc, #12]	; (403a3c <stdio_io_write+0x20>)
  403a2e:	4798      	blx	r3
  403a30:	bd08      	pop	{r3, pc}
  403a32:	2000      	movs	r0, #0
  403a34:	bd08      	pop	{r3, pc}
  403a36:	bf00      	nop
  403a38:	2040053c 	.word	0x2040053c
  403a3c:	00402225 	.word	0x00402225

00403a40 <stdio_redirect_init>:
  403a40:	b510      	push	{r4, lr}
  403a42:	4c04      	ldr	r4, [pc, #16]	; (403a54 <stdio_redirect_init+0x14>)
  403a44:	4620      	mov	r0, r4
  403a46:	4b04      	ldr	r3, [pc, #16]	; (403a58 <stdio_redirect_init+0x18>)
  403a48:	4798      	blx	r3
  403a4a:	4620      	mov	r0, r4
  403a4c:	4b03      	ldr	r3, [pc, #12]	; (403a5c <stdio_redirect_init+0x1c>)
  403a4e:	4798      	blx	r3
  403a50:	bd10      	pop	{r4, pc}
  403a52:	bf00      	nop
  403a54:	20400e00 	.word	0x20400e00
  403a58:	004025d9 	.word	0x004025d9
  403a5c:	004039cd 	.word	0x004039cd

00403a60 <cos>:
  403a60:	b530      	push	{r4, r5, lr}
  403a62:	4a22      	ldr	r2, [pc, #136]	; (403aec <cos+0x8c>)
  403a64:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403a68:	4293      	cmp	r3, r2
  403a6a:	b087      	sub	sp, #28
  403a6c:	dd1b      	ble.n	403aa6 <cos+0x46>
  403a6e:	4a20      	ldr	r2, [pc, #128]	; (403af0 <cos+0x90>)
  403a70:	4293      	cmp	r3, r2
  403a72:	dd05      	ble.n	403a80 <cos+0x20>
  403a74:	4602      	mov	r2, r0
  403a76:	460b      	mov	r3, r1
  403a78:	f001 fb04 	bl	405084 <__aeabi_dsub>
  403a7c:	b007      	add	sp, #28
  403a7e:	bd30      	pop	{r4, r5, pc}
  403a80:	aa02      	add	r2, sp, #8
  403a82:	f000 f8d9 	bl	403c38 <__ieee754_rem_pio2>
  403a86:	f000 0303 	and.w	r3, r0, #3
  403a8a:	2b01      	cmp	r3, #1
  403a8c:	d01a      	beq.n	403ac4 <cos+0x64>
  403a8e:	2b02      	cmp	r3, #2
  403a90:	d00f      	beq.n	403ab2 <cos+0x52>
  403a92:	b31b      	cbz	r3, 403adc <cos+0x7c>
  403a94:	2401      	movs	r4, #1
  403a96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403a9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403a9e:	9400      	str	r4, [sp, #0]
  403aa0:	f001 f916 	bl	404cd0 <__kernel_sin>
  403aa4:	e7ea      	b.n	403a7c <cos+0x1c>
  403aa6:	2200      	movs	r2, #0
  403aa8:	2300      	movs	r3, #0
  403aaa:	f000 fba5 	bl	4041f8 <__kernel_cos>
  403aae:	b007      	add	sp, #28
  403ab0:	bd30      	pop	{r4, r5, pc}
  403ab2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403ab6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403aba:	f000 fb9d 	bl	4041f8 <__kernel_cos>
  403abe:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403ac2:	e7db      	b.n	403a7c <cos+0x1c>
  403ac4:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  403ac8:	9300      	str	r3, [sp, #0]
  403aca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ace:	4622      	mov	r2, r4
  403ad0:	462b      	mov	r3, r5
  403ad2:	f001 f8fd 	bl	404cd0 <__kernel_sin>
  403ad6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403ada:	e7cf      	b.n	403a7c <cos+0x1c>
  403adc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403ae0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ae4:	f000 fb88 	bl	4041f8 <__kernel_cos>
  403ae8:	e7c8      	b.n	403a7c <cos+0x1c>
  403aea:	bf00      	nop
  403aec:	3fe921fb 	.word	0x3fe921fb
  403af0:	7fefffff 	.word	0x7fefffff

00403af4 <sin>:
  403af4:	b530      	push	{r4, r5, lr}
  403af6:	4a1f      	ldr	r2, [pc, #124]	; (403b74 <sin+0x80>)
  403af8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403afc:	4293      	cmp	r3, r2
  403afe:	b087      	sub	sp, #28
  403b00:	dd1b      	ble.n	403b3a <sin+0x46>
  403b02:	4a1d      	ldr	r2, [pc, #116]	; (403b78 <sin+0x84>)
  403b04:	4293      	cmp	r3, r2
  403b06:	dd05      	ble.n	403b14 <sin+0x20>
  403b08:	4602      	mov	r2, r0
  403b0a:	460b      	mov	r3, r1
  403b0c:	f001 faba 	bl	405084 <__aeabi_dsub>
  403b10:	b007      	add	sp, #28
  403b12:	bd30      	pop	{r4, r5, pc}
  403b14:	aa02      	add	r2, sp, #8
  403b16:	f000 f88f 	bl	403c38 <__ieee754_rem_pio2>
  403b1a:	f000 0003 	and.w	r0, r0, #3
  403b1e:	2801      	cmp	r0, #1
  403b20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403b24:	d01a      	beq.n	403b5c <sin+0x68>
  403b26:	2802      	cmp	r0, #2
  403b28:	d00f      	beq.n	403b4a <sin+0x56>
  403b2a:	b1e0      	cbz	r0, 403b66 <sin+0x72>
  403b2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b30:	f000 fb62 	bl	4041f8 <__kernel_cos>
  403b34:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403b38:	e7ea      	b.n	403b10 <sin+0x1c>
  403b3a:	2300      	movs	r3, #0
  403b3c:	9300      	str	r3, [sp, #0]
  403b3e:	2200      	movs	r2, #0
  403b40:	2300      	movs	r3, #0
  403b42:	f001 f8c5 	bl	404cd0 <__kernel_sin>
  403b46:	b007      	add	sp, #28
  403b48:	bd30      	pop	{r4, r5, pc}
  403b4a:	2401      	movs	r4, #1
  403b4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b50:	9400      	str	r4, [sp, #0]
  403b52:	f001 f8bd 	bl	404cd0 <__kernel_sin>
  403b56:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403b5a:	e7d9      	b.n	403b10 <sin+0x1c>
  403b5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b60:	f000 fb4a 	bl	4041f8 <__kernel_cos>
  403b64:	e7d4      	b.n	403b10 <sin+0x1c>
  403b66:	2401      	movs	r4, #1
  403b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b6c:	9400      	str	r4, [sp, #0]
  403b6e:	f001 f8af 	bl	404cd0 <__kernel_sin>
  403b72:	e7cd      	b.n	403b10 <sin+0x1c>
  403b74:	3fe921fb 	.word	0x3fe921fb
  403b78:	7fefffff 	.word	0x7fefffff

00403b7c <sqrt>:
  403b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b80:	b08b      	sub	sp, #44	; 0x2c
  403b82:	4604      	mov	r4, r0
  403b84:	460d      	mov	r5, r1
  403b86:	f000 fa79 	bl	40407c <__ieee754_sqrt>
  403b8a:	4b29      	ldr	r3, [pc, #164]	; (403c30 <sqrt+0xb4>)
  403b8c:	f993 a000 	ldrsb.w	sl, [r3]
  403b90:	f1ba 3fff 	cmp.w	sl, #4294967295
  403b94:	4606      	mov	r6, r0
  403b96:	460f      	mov	r7, r1
  403b98:	d012      	beq.n	403bc0 <sqrt+0x44>
  403b9a:	4622      	mov	r2, r4
  403b9c:	462b      	mov	r3, r5
  403b9e:	4620      	mov	r0, r4
  403ba0:	4629      	mov	r1, r5
  403ba2:	f001 febd 	bl	405920 <__aeabi_dcmpun>
  403ba6:	4683      	mov	fp, r0
  403ba8:	b950      	cbnz	r0, 403bc0 <sqrt+0x44>
  403baa:	f04f 0800 	mov.w	r8, #0
  403bae:	f04f 0900 	mov.w	r9, #0
  403bb2:	4642      	mov	r2, r8
  403bb4:	464b      	mov	r3, r9
  403bb6:	4620      	mov	r0, r4
  403bb8:	4629      	mov	r1, r5
  403bba:	f001 fe89 	bl	4058d0 <__aeabi_dcmplt>
  403bbe:	b920      	cbnz	r0, 403bca <sqrt+0x4e>
  403bc0:	4630      	mov	r0, r6
  403bc2:	4639      	mov	r1, r7
  403bc4:	b00b      	add	sp, #44	; 0x2c
  403bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bca:	4b1a      	ldr	r3, [pc, #104]	; (403c34 <sqrt+0xb8>)
  403bcc:	f8cd b020 	str.w	fp, [sp, #32]
  403bd0:	2201      	movs	r2, #1
  403bd2:	e9cd 4504 	strd	r4, r5, [sp, #16]
  403bd6:	e9cd 4502 	strd	r4, r5, [sp, #8]
  403bda:	e88d 000c 	stmia.w	sp, {r2, r3}
  403bde:	f1ba 0f00 	cmp.w	sl, #0
  403be2:	d017      	beq.n	403c14 <sqrt+0x98>
  403be4:	4642      	mov	r2, r8
  403be6:	464b      	mov	r3, r9
  403be8:	4640      	mov	r0, r8
  403bea:	4649      	mov	r1, r9
  403bec:	f001 fd28 	bl	405640 <__aeabi_ddiv>
  403bf0:	f1ba 0f02 	cmp.w	sl, #2
  403bf4:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403bf8:	d10e      	bne.n	403c18 <sqrt+0x9c>
  403bfa:	f001 ff1f 	bl	405a3c <__errno>
  403bfe:	2321      	movs	r3, #33	; 0x21
  403c00:	6003      	str	r3, [r0, #0]
  403c02:	9b08      	ldr	r3, [sp, #32]
  403c04:	b973      	cbnz	r3, 403c24 <sqrt+0xa8>
  403c06:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
  403c0a:	4630      	mov	r0, r6
  403c0c:	4639      	mov	r1, r7
  403c0e:	b00b      	add	sp, #44	; 0x2c
  403c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c14:	e9cd 8906 	strd	r8, r9, [sp, #24]
  403c18:	4668      	mov	r0, sp
  403c1a:	f001 f9a1 	bl	404f60 <matherr>
  403c1e:	2800      	cmp	r0, #0
  403c20:	d1ef      	bne.n	403c02 <sqrt+0x86>
  403c22:	e7ea      	b.n	403bfa <sqrt+0x7e>
  403c24:	f001 ff0a 	bl	405a3c <__errno>
  403c28:	9b08      	ldr	r3, [sp, #32]
  403c2a:	6003      	str	r3, [r0, #0]
  403c2c:	e7eb      	b.n	403c06 <sqrt+0x8a>
  403c2e:	bf00      	nop
  403c30:	20400048 	.word	0x20400048
  403c34:	0040878c 	.word	0x0040878c

00403c38 <__ieee754_rem_pio2>:
  403c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c3c:	4e9a      	ldr	r6, [pc, #616]	; (403ea8 <__ieee754_rem_pio2+0x270>)
  403c3e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  403c42:	42b7      	cmp	r7, r6
  403c44:	b091      	sub	sp, #68	; 0x44
  403c46:	f340 808e 	ble.w	403d66 <__ieee754_rem_pio2+0x12e>
  403c4a:	4692      	mov	sl, r2
  403c4c:	4a97      	ldr	r2, [pc, #604]	; (403eac <__ieee754_rem_pio2+0x274>)
  403c4e:	4297      	cmp	r7, r2
  403c50:	460c      	mov	r4, r1
  403c52:	dc26      	bgt.n	403ca2 <__ieee754_rem_pio2+0x6a>
  403c54:	2900      	cmp	r1, #0
  403c56:	a38a      	add	r3, pc, #552	; (adr r3, 403e80 <__ieee754_rem_pio2+0x248>)
  403c58:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c5c:	f340 81b4 	ble.w	403fc8 <__ieee754_rem_pio2+0x390>
  403c60:	f001 fa10 	bl	405084 <__aeabi_dsub>
  403c64:	4b92      	ldr	r3, [pc, #584]	; (403eb0 <__ieee754_rem_pio2+0x278>)
  403c66:	429f      	cmp	r7, r3
  403c68:	4604      	mov	r4, r0
  403c6a:	460d      	mov	r5, r1
  403c6c:	f000 8090 	beq.w	403d90 <__ieee754_rem_pio2+0x158>
  403c70:	a385      	add	r3, pc, #532	; (adr r3, 403e88 <__ieee754_rem_pio2+0x250>)
  403c72:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c76:	f001 fa05 	bl	405084 <__aeabi_dsub>
  403c7a:	4602      	mov	r2, r0
  403c7c:	460b      	mov	r3, r1
  403c7e:	e9ca 2300 	strd	r2, r3, [sl]
  403c82:	4620      	mov	r0, r4
  403c84:	4629      	mov	r1, r5
  403c86:	f001 f9fd 	bl	405084 <__aeabi_dsub>
  403c8a:	a37f      	add	r3, pc, #508	; (adr r3, 403e88 <__ieee754_rem_pio2+0x250>)
  403c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c90:	f001 f9f8 	bl	405084 <__aeabi_dsub>
  403c94:	2501      	movs	r5, #1
  403c96:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403c9a:	4628      	mov	r0, r5
  403c9c:	b011      	add	sp, #68	; 0x44
  403c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ca2:	4a84      	ldr	r2, [pc, #528]	; (403eb4 <__ieee754_rem_pio2+0x27c>)
  403ca4:	4297      	cmp	r7, r2
  403ca6:	f340 8090 	ble.w	403dca <__ieee754_rem_pio2+0x192>
  403caa:	4a83      	ldr	r2, [pc, #524]	; (403eb8 <__ieee754_rem_pio2+0x280>)
  403cac:	4297      	cmp	r7, r2
  403cae:	dc65      	bgt.n	403d7c <__ieee754_rem_pio2+0x144>
  403cb0:	153d      	asrs	r5, r7, #20
  403cb2:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  403cb6:	eba7 5305 	sub.w	r3, r7, r5, lsl #20
  403cba:	4619      	mov	r1, r3
  403cbc:	461f      	mov	r7, r3
  403cbe:	4606      	mov	r6, r0
  403cc0:	f001 fe44 	bl	40594c <__aeabi_d2iz>
  403cc4:	f001 fb2c 	bl	405320 <__aeabi_i2d>
  403cc8:	4680      	mov	r8, r0
  403cca:	4689      	mov	r9, r1
  403ccc:	4602      	mov	r2, r0
  403cce:	460b      	mov	r3, r1
  403cd0:	4630      	mov	r0, r6
  403cd2:	4639      	mov	r1, r7
  403cd4:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  403cd8:	f001 f9d4 	bl	405084 <__aeabi_dsub>
  403cdc:	2200      	movs	r2, #0
  403cde:	4b77      	ldr	r3, [pc, #476]	; (403ebc <__ieee754_rem_pio2+0x284>)
  403ce0:	f001 fb84 	bl	4053ec <__aeabi_dmul>
  403ce4:	4689      	mov	r9, r1
  403ce6:	4680      	mov	r8, r0
  403ce8:	f001 fe30 	bl	40594c <__aeabi_d2iz>
  403cec:	f001 fb18 	bl	405320 <__aeabi_i2d>
  403cf0:	4602      	mov	r2, r0
  403cf2:	460b      	mov	r3, r1
  403cf4:	4606      	mov	r6, r0
  403cf6:	460f      	mov	r7, r1
  403cf8:	4640      	mov	r0, r8
  403cfa:	4649      	mov	r1, r9
  403cfc:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  403d00:	f001 f9c0 	bl	405084 <__aeabi_dsub>
  403d04:	2200      	movs	r2, #0
  403d06:	4b6d      	ldr	r3, [pc, #436]	; (403ebc <__ieee754_rem_pio2+0x284>)
  403d08:	f001 fb70 	bl	4053ec <__aeabi_dmul>
  403d0c:	2200      	movs	r2, #0
  403d0e:	2300      	movs	r3, #0
  403d10:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  403d14:	f001 fdd2 	bl	4058bc <__aeabi_dcmpeq>
  403d18:	2800      	cmp	r0, #0
  403d1a:	f000 8173 	beq.w	404004 <__ieee754_rem_pio2+0x3cc>
  403d1e:	2300      	movs	r3, #0
  403d20:	4630      	mov	r0, r6
  403d22:	4639      	mov	r1, r7
  403d24:	2200      	movs	r2, #0
  403d26:	f001 fdc9 	bl	4058bc <__aeabi_dcmpeq>
  403d2a:	2800      	cmp	r0, #0
  403d2c:	bf14      	ite	ne
  403d2e:	2301      	movne	r3, #1
  403d30:	2302      	moveq	r3, #2
  403d32:	4a63      	ldr	r2, [pc, #396]	; (403ec0 <__ieee754_rem_pio2+0x288>)
  403d34:	9201      	str	r2, [sp, #4]
  403d36:	2102      	movs	r1, #2
  403d38:	462a      	mov	r2, r5
  403d3a:	9100      	str	r1, [sp, #0]
  403d3c:	a80a      	add	r0, sp, #40	; 0x28
  403d3e:	4651      	mov	r1, sl
  403d40:	f000 fb7e 	bl	404440 <__kernel_rem_pio2>
  403d44:	2c00      	cmp	r4, #0
  403d46:	4605      	mov	r5, r0
  403d48:	da14      	bge.n	403d74 <__ieee754_rem_pio2+0x13c>
  403d4a:	f8da 2004 	ldr.w	r2, [sl, #4]
  403d4e:	f8da 300c 	ldr.w	r3, [sl, #12]
  403d52:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  403d56:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403d5a:	4245      	negs	r5, r0
  403d5c:	f8ca 2004 	str.w	r2, [sl, #4]
  403d60:	f8ca 300c 	str.w	r3, [sl, #12]
  403d64:	e006      	b.n	403d74 <__ieee754_rem_pio2+0x13c>
  403d66:	e9c2 0100 	strd	r0, r1, [r2]
  403d6a:	2500      	movs	r5, #0
  403d6c:	2400      	movs	r4, #0
  403d6e:	e9c2 4502 	strd	r4, r5, [r2, #8]
  403d72:	2500      	movs	r5, #0
  403d74:	4628      	mov	r0, r5
  403d76:	b011      	add	sp, #68	; 0x44
  403d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d7c:	4602      	mov	r2, r0
  403d7e:	460b      	mov	r3, r1
  403d80:	f001 f980 	bl	405084 <__aeabi_dsub>
  403d84:	2500      	movs	r5, #0
  403d86:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403d8a:	e9ca 0100 	strd	r0, r1, [sl]
  403d8e:	e7f1      	b.n	403d74 <__ieee754_rem_pio2+0x13c>
  403d90:	a33f      	add	r3, pc, #252	; (adr r3, 403e90 <__ieee754_rem_pio2+0x258>)
  403d92:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d96:	f001 f975 	bl	405084 <__aeabi_dsub>
  403d9a:	a33f      	add	r3, pc, #252	; (adr r3, 403e98 <__ieee754_rem_pio2+0x260>)
  403d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403da0:	460d      	mov	r5, r1
  403da2:	4604      	mov	r4, r0
  403da4:	f001 f96e 	bl	405084 <__aeabi_dsub>
  403da8:	4602      	mov	r2, r0
  403daa:	460b      	mov	r3, r1
  403dac:	e9ca 2300 	strd	r2, r3, [sl]
  403db0:	4629      	mov	r1, r5
  403db2:	4620      	mov	r0, r4
  403db4:	f001 f966 	bl	405084 <__aeabi_dsub>
  403db8:	a337      	add	r3, pc, #220	; (adr r3, 403e98 <__ieee754_rem_pio2+0x260>)
  403dba:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dbe:	f001 f961 	bl	405084 <__aeabi_dsub>
  403dc2:	2501      	movs	r5, #1
  403dc4:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403dc8:	e7d4      	b.n	403d74 <__ieee754_rem_pio2+0x13c>
  403dca:	f001 f837 	bl	404e3c <fabs>
  403dce:	a334      	add	r3, pc, #208	; (adr r3, 403ea0 <__ieee754_rem_pio2+0x268>)
  403dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dd4:	4680      	mov	r8, r0
  403dd6:	4689      	mov	r9, r1
  403dd8:	f001 fb08 	bl	4053ec <__aeabi_dmul>
  403ddc:	2200      	movs	r2, #0
  403dde:	4b39      	ldr	r3, [pc, #228]	; (403ec4 <__ieee754_rem_pio2+0x28c>)
  403de0:	f001 f952 	bl	405088 <__adddf3>
  403de4:	f001 fdb2 	bl	40594c <__aeabi_d2iz>
  403de8:	4605      	mov	r5, r0
  403dea:	f001 fa99 	bl	405320 <__aeabi_i2d>
  403dee:	a324      	add	r3, pc, #144	; (adr r3, 403e80 <__ieee754_rem_pio2+0x248>)
  403df0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403df4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403df8:	f001 faf8 	bl	4053ec <__aeabi_dmul>
  403dfc:	4602      	mov	r2, r0
  403dfe:	460b      	mov	r3, r1
  403e00:	4640      	mov	r0, r8
  403e02:	4649      	mov	r1, r9
  403e04:	f001 f93e 	bl	405084 <__aeabi_dsub>
  403e08:	a31f      	add	r3, pc, #124	; (adr r3, 403e88 <__ieee754_rem_pio2+0x250>)
  403e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e0e:	4680      	mov	r8, r0
  403e10:	4689      	mov	r9, r1
  403e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403e16:	f001 fae9 	bl	4053ec <__aeabi_dmul>
  403e1a:	2d1f      	cmp	r5, #31
  403e1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e20:	dc54      	bgt.n	403ecc <__ieee754_rem_pio2+0x294>
  403e22:	4b29      	ldr	r3, [pc, #164]	; (403ec8 <__ieee754_rem_pio2+0x290>)
  403e24:	1e6a      	subs	r2, r5, #1
  403e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403e2a:	429f      	cmp	r7, r3
  403e2c:	d04e      	beq.n	403ecc <__ieee754_rem_pio2+0x294>
  403e2e:	4602      	mov	r2, r0
  403e30:	460b      	mov	r3, r1
  403e32:	4640      	mov	r0, r8
  403e34:	4649      	mov	r1, r9
  403e36:	f001 f925 	bl	405084 <__aeabi_dsub>
  403e3a:	4602      	mov	r2, r0
  403e3c:	460b      	mov	r3, r1
  403e3e:	e9ca 2300 	strd	r2, r3, [sl]
  403e42:	4683      	mov	fp, r0
  403e44:	460e      	mov	r6, r1
  403e46:	465a      	mov	r2, fp
  403e48:	4633      	mov	r3, r6
  403e4a:	4640      	mov	r0, r8
  403e4c:	4649      	mov	r1, r9
  403e4e:	f001 f919 	bl	405084 <__aeabi_dsub>
  403e52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e56:	f001 f915 	bl	405084 <__aeabi_dsub>
  403e5a:	2c00      	cmp	r4, #0
  403e5c:	4602      	mov	r2, r0
  403e5e:	460b      	mov	r3, r1
  403e60:	e9ca 2302 	strd	r2, r3, [sl, #8]
  403e64:	da86      	bge.n	403d74 <__ieee754_rem_pio2+0x13c>
  403e66:	465b      	mov	r3, fp
  403e68:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  403e6c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403e70:	e88a 0048 	stmia.w	sl, {r3, r6}
  403e74:	f8ca 100c 	str.w	r1, [sl, #12]
  403e78:	f8ca 0008 	str.w	r0, [sl, #8]
  403e7c:	426d      	negs	r5, r5
  403e7e:	e779      	b.n	403d74 <__ieee754_rem_pio2+0x13c>
  403e80:	54400000 	.word	0x54400000
  403e84:	3ff921fb 	.word	0x3ff921fb
  403e88:	1a626331 	.word	0x1a626331
  403e8c:	3dd0b461 	.word	0x3dd0b461
  403e90:	1a600000 	.word	0x1a600000
  403e94:	3dd0b461 	.word	0x3dd0b461
  403e98:	2e037073 	.word	0x2e037073
  403e9c:	3ba3198a 	.word	0x3ba3198a
  403ea0:	6dc9c883 	.word	0x6dc9c883
  403ea4:	3fe45f30 	.word	0x3fe45f30
  403ea8:	3fe921fb 	.word	0x3fe921fb
  403eac:	4002d97b 	.word	0x4002d97b
  403eb0:	3ff921fb 	.word	0x3ff921fb
  403eb4:	413921fb 	.word	0x413921fb
  403eb8:	7fefffff 	.word	0x7fefffff
  403ebc:	41700000 	.word	0x41700000
  403ec0:	00408814 	.word	0x00408814
  403ec4:	3fe00000 	.word	0x3fe00000
  403ec8:	00408794 	.word	0x00408794
  403ecc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403ed0:	4640      	mov	r0, r8
  403ed2:	4649      	mov	r1, r9
  403ed4:	f001 f8d6 	bl	405084 <__aeabi_dsub>
  403ed8:	153a      	asrs	r2, r7, #20
  403eda:	f3c1 530a 	ubfx	r3, r1, #20, #11
  403ede:	1ad3      	subs	r3, r2, r3
  403ee0:	2b10      	cmp	r3, #16
  403ee2:	4683      	mov	fp, r0
  403ee4:	460e      	mov	r6, r1
  403ee6:	9209      	str	r2, [sp, #36]	; 0x24
  403ee8:	e9ca 0100 	strd	r0, r1, [sl]
  403eec:	ddab      	ble.n	403e46 <__ieee754_rem_pio2+0x20e>
  403eee:	a358      	add	r3, pc, #352	; (adr r3, 404050 <__ieee754_rem_pio2+0x418>)
  403ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ef4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403ef8:	f001 fa78 	bl	4053ec <__aeabi_dmul>
  403efc:	4606      	mov	r6, r0
  403efe:	460f      	mov	r7, r1
  403f00:	4602      	mov	r2, r0
  403f02:	460b      	mov	r3, r1
  403f04:	4640      	mov	r0, r8
  403f06:	4649      	mov	r1, r9
  403f08:	f001 f8bc 	bl	405084 <__aeabi_dsub>
  403f0c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403f10:	4602      	mov	r2, r0
  403f12:	460b      	mov	r3, r1
  403f14:	4640      	mov	r0, r8
  403f16:	4649      	mov	r1, r9
  403f18:	f001 f8b4 	bl	405084 <__aeabi_dsub>
  403f1c:	4632      	mov	r2, r6
  403f1e:	463b      	mov	r3, r7
  403f20:	f001 f8b0 	bl	405084 <__aeabi_dsub>
  403f24:	a34c      	add	r3, pc, #304	; (adr r3, 404058 <__ieee754_rem_pio2+0x420>)
  403f26:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f2a:	4606      	mov	r6, r0
  403f2c:	460f      	mov	r7, r1
  403f2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403f32:	f001 fa5b 	bl	4053ec <__aeabi_dmul>
  403f36:	4632      	mov	r2, r6
  403f38:	463b      	mov	r3, r7
  403f3a:	f001 f8a3 	bl	405084 <__aeabi_dsub>
  403f3e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  403f42:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f46:	4602      	mov	r2, r0
  403f48:	460b      	mov	r3, r1
  403f4a:	4640      	mov	r0, r8
  403f4c:	4649      	mov	r1, r9
  403f4e:	f001 f899 	bl	405084 <__aeabi_dsub>
  403f52:	460b      	mov	r3, r1
  403f54:	f3c1 570a 	ubfx	r7, r1, #20, #11
  403f58:	460e      	mov	r6, r1
  403f5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  403f5c:	1bcf      	subs	r7, r1, r7
  403f5e:	4602      	mov	r2, r0
  403f60:	2f31      	cmp	r7, #49	; 0x31
  403f62:	4683      	mov	fp, r0
  403f64:	e9ca 2300 	strd	r2, r3, [sl]
  403f68:	dd6c      	ble.n	404044 <__ieee754_rem_pio2+0x40c>
  403f6a:	a33d      	add	r3, pc, #244	; (adr r3, 404060 <__ieee754_rem_pio2+0x428>)
  403f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403f74:	f001 fa3a 	bl	4053ec <__aeabi_dmul>
  403f78:	4606      	mov	r6, r0
  403f7a:	460f      	mov	r7, r1
  403f7c:	4602      	mov	r2, r0
  403f7e:	460b      	mov	r3, r1
  403f80:	4640      	mov	r0, r8
  403f82:	4649      	mov	r1, r9
  403f84:	e9cd 8906 	strd	r8, r9, [sp, #24]
  403f88:	f001 f87c 	bl	405084 <__aeabi_dsub>
  403f8c:	4602      	mov	r2, r0
  403f8e:	460b      	mov	r3, r1
  403f90:	4680      	mov	r8, r0
  403f92:	4689      	mov	r9, r1
  403f94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403f98:	f001 f874 	bl	405084 <__aeabi_dsub>
  403f9c:	4632      	mov	r2, r6
  403f9e:	463b      	mov	r3, r7
  403fa0:	f001 f870 	bl	405084 <__aeabi_dsub>
  403fa4:	a330      	add	r3, pc, #192	; (adr r3, 404068 <__ieee754_rem_pio2+0x430>)
  403fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
  403faa:	4606      	mov	r6, r0
  403fac:	460f      	mov	r7, r1
  403fae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403fb2:	f001 fa1b 	bl	4053ec <__aeabi_dmul>
  403fb6:	4632      	mov	r2, r6
  403fb8:	463b      	mov	r3, r7
  403fba:	f001 f863 	bl	405084 <__aeabi_dsub>
  403fbe:	4602      	mov	r2, r0
  403fc0:	460b      	mov	r3, r1
  403fc2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403fc6:	e734      	b.n	403e32 <__ieee754_rem_pio2+0x1fa>
  403fc8:	f001 f85e 	bl	405088 <__adddf3>
  403fcc:	4b2a      	ldr	r3, [pc, #168]	; (404078 <__ieee754_rem_pio2+0x440>)
  403fce:	429f      	cmp	r7, r3
  403fd0:	4604      	mov	r4, r0
  403fd2:	460d      	mov	r5, r1
  403fd4:	d018      	beq.n	404008 <__ieee754_rem_pio2+0x3d0>
  403fd6:	a326      	add	r3, pc, #152	; (adr r3, 404070 <__ieee754_rem_pio2+0x438>)
  403fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fdc:	f001 f854 	bl	405088 <__adddf3>
  403fe0:	4602      	mov	r2, r0
  403fe2:	460b      	mov	r3, r1
  403fe4:	e9ca 2300 	strd	r2, r3, [sl]
  403fe8:	4629      	mov	r1, r5
  403fea:	4620      	mov	r0, r4
  403fec:	f001 f84a 	bl	405084 <__aeabi_dsub>
  403ff0:	a31f      	add	r3, pc, #124	; (adr r3, 404070 <__ieee754_rem_pio2+0x438>)
  403ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ff6:	f001 f847 	bl	405088 <__adddf3>
  403ffa:	f04f 35ff 	mov.w	r5, #4294967295
  403ffe:	e9ca 0102 	strd	r0, r1, [sl, #8]
  404002:	e6b7      	b.n	403d74 <__ieee754_rem_pio2+0x13c>
  404004:	2303      	movs	r3, #3
  404006:	e694      	b.n	403d32 <__ieee754_rem_pio2+0xfa>
  404008:	a311      	add	r3, pc, #68	; (adr r3, 404050 <__ieee754_rem_pio2+0x418>)
  40400a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40400e:	f001 f83b 	bl	405088 <__adddf3>
  404012:	a311      	add	r3, pc, #68	; (adr r3, 404058 <__ieee754_rem_pio2+0x420>)
  404014:	e9d3 2300 	ldrd	r2, r3, [r3]
  404018:	460d      	mov	r5, r1
  40401a:	4604      	mov	r4, r0
  40401c:	f001 f834 	bl	405088 <__adddf3>
  404020:	4602      	mov	r2, r0
  404022:	460b      	mov	r3, r1
  404024:	e9ca 2300 	strd	r2, r3, [sl]
  404028:	4629      	mov	r1, r5
  40402a:	4620      	mov	r0, r4
  40402c:	f001 f82a 	bl	405084 <__aeabi_dsub>
  404030:	a309      	add	r3, pc, #36	; (adr r3, 404058 <__ieee754_rem_pio2+0x420>)
  404032:	e9d3 2300 	ldrd	r2, r3, [r3]
  404036:	f001 f827 	bl	405088 <__adddf3>
  40403a:	f04f 35ff 	mov.w	r5, #4294967295
  40403e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  404042:	e697      	b.n	403d74 <__ieee754_rem_pio2+0x13c>
  404044:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  404048:	e6fd      	b.n	403e46 <__ieee754_rem_pio2+0x20e>
  40404a:	bf00      	nop
  40404c:	f3af 8000 	nop.w
  404050:	1a600000 	.word	0x1a600000
  404054:	3dd0b461 	.word	0x3dd0b461
  404058:	2e037073 	.word	0x2e037073
  40405c:	3ba3198a 	.word	0x3ba3198a
  404060:	2e000000 	.word	0x2e000000
  404064:	3ba3198a 	.word	0x3ba3198a
  404068:	252049c1 	.word	0x252049c1
  40406c:	397b839a 	.word	0x397b839a
  404070:	1a626331 	.word	0x1a626331
  404074:	3dd0b461 	.word	0x3dd0b461
  404078:	3ff921fb 	.word	0x3ff921fb

0040407c <__ieee754_sqrt>:
  40407c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404080:	4f5b      	ldr	r7, [pc, #364]	; (4041f0 <__ieee754_sqrt+0x174>)
  404082:	438f      	bics	r7, r1
  404084:	4605      	mov	r5, r0
  404086:	460c      	mov	r4, r1
  404088:	f000 8092 	beq.w	4041b0 <__ieee754_sqrt+0x134>
  40408c:	2900      	cmp	r1, #0
  40408e:	460b      	mov	r3, r1
  404090:	4602      	mov	r2, r0
  404092:	dd6f      	ble.n	404174 <__ieee754_sqrt+0xf8>
  404094:	150f      	asrs	r7, r1, #20
  404096:	d07b      	beq.n	404190 <__ieee754_sqrt+0x114>
  404098:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  40409c:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4040a0:	07f8      	lsls	r0, r7, #31
  4040a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4040a6:	d45c      	bmi.n	404162 <__ieee754_sqrt+0xe6>
  4040a8:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  4040ac:	2600      	movs	r6, #0
  4040ae:	440b      	add	r3, r1
  4040b0:	107f      	asrs	r7, r7, #1
  4040b2:	0052      	lsls	r2, r2, #1
  4040b4:	46b6      	mov	lr, r6
  4040b6:	2016      	movs	r0, #22
  4040b8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4040bc:	eb0e 0401 	add.w	r4, lr, r1
  4040c0:	429c      	cmp	r4, r3
  4040c2:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  4040c6:	ea4f 0242 	mov.w	r2, r2, lsl #1
  4040ca:	dc03      	bgt.n	4040d4 <__ieee754_sqrt+0x58>
  4040cc:	1b1b      	subs	r3, r3, r4
  4040ce:	eb04 0e01 	add.w	lr, r4, r1
  4040d2:	440e      	add	r6, r1
  4040d4:	3801      	subs	r0, #1
  4040d6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  4040da:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4040de:	d1ed      	bne.n	4040bc <__ieee754_sqrt+0x40>
  4040e0:	4684      	mov	ip, r0
  4040e2:	2420      	movs	r4, #32
  4040e4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4040e8:	e009      	b.n	4040fe <__ieee754_sqrt+0x82>
  4040ea:	d020      	beq.n	40412e <__ieee754_sqrt+0xb2>
  4040ec:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  4040f0:	3c01      	subs	r4, #1
  4040f2:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4040f6:	442b      	add	r3, r5
  4040f8:	ea4f 0242 	mov.w	r2, r2, lsl #1
  4040fc:	d020      	beq.n	404140 <__ieee754_sqrt+0xc4>
  4040fe:	4573      	cmp	r3, lr
  404100:	eb01 050c 	add.w	r5, r1, ip
  404104:	ddf1      	ble.n	4040ea <__ieee754_sqrt+0x6e>
  404106:	2d00      	cmp	r5, #0
  404108:	eb05 0c01 	add.w	ip, r5, r1
  40410c:	db09      	blt.n	404122 <__ieee754_sqrt+0xa6>
  40410e:	46f0      	mov	r8, lr
  404110:	4295      	cmp	r5, r2
  404112:	eba3 030e 	sub.w	r3, r3, lr
  404116:	d900      	bls.n	40411a <__ieee754_sqrt+0x9e>
  404118:	3b01      	subs	r3, #1
  40411a:	1b52      	subs	r2, r2, r5
  40411c:	4408      	add	r0, r1
  40411e:	46c6      	mov	lr, r8
  404120:	e7e4      	b.n	4040ec <__ieee754_sqrt+0x70>
  404122:	f1bc 0f00 	cmp.w	ip, #0
  404126:	dbf2      	blt.n	40410e <__ieee754_sqrt+0x92>
  404128:	f10e 0801 	add.w	r8, lr, #1
  40412c:	e7f0      	b.n	404110 <__ieee754_sqrt+0x94>
  40412e:	4295      	cmp	r5, r2
  404130:	d8dc      	bhi.n	4040ec <__ieee754_sqrt+0x70>
  404132:	2d00      	cmp	r5, #0
  404134:	eb05 0c01 	add.w	ip, r5, r1
  404138:	db44      	blt.n	4041c4 <__ieee754_sqrt+0x148>
  40413a:	4698      	mov	r8, r3
  40413c:	2300      	movs	r3, #0
  40413e:	e7ec      	b.n	40411a <__ieee754_sqrt+0x9e>
  404140:	4313      	orrs	r3, r2
  404142:	d113      	bne.n	40416c <__ieee754_sqrt+0xf0>
  404144:	0840      	lsrs	r0, r0, #1
  404146:	1073      	asrs	r3, r6, #1
  404148:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  40414c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404150:	07f2      	lsls	r2, r6, #31
  404152:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  404156:	bf48      	it	mi
  404158:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  40415c:	4649      	mov	r1, r9
  40415e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404162:	005b      	lsls	r3, r3, #1
  404164:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  404168:	0052      	lsls	r2, r2, #1
  40416a:	e79d      	b.n	4040a8 <__ieee754_sqrt+0x2c>
  40416c:	1c41      	adds	r1, r0, #1
  40416e:	d02d      	beq.n	4041cc <__ieee754_sqrt+0x150>
  404170:	3001      	adds	r0, #1
  404172:	e7e7      	b.n	404144 <__ieee754_sqrt+0xc8>
  404174:	4606      	mov	r6, r0
  404176:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  40417a:	433e      	orrs	r6, r7
  40417c:	d0ef      	beq.n	40415e <__ieee754_sqrt+0xe2>
  40417e:	bb69      	cbnz	r1, 4041dc <__ieee754_sqrt+0x160>
  404180:	460f      	mov	r7, r1
  404182:	0ad3      	lsrs	r3, r2, #11
  404184:	3f15      	subs	r7, #21
  404186:	0552      	lsls	r2, r2, #21
  404188:	2b00      	cmp	r3, #0
  40418a:	d0fa      	beq.n	404182 <__ieee754_sqrt+0x106>
  40418c:	02de      	lsls	r6, r3, #11
  40418e:	d420      	bmi.n	4041d2 <__ieee754_sqrt+0x156>
  404190:	2400      	movs	r4, #0
  404192:	e000      	b.n	404196 <__ieee754_sqrt+0x11a>
  404194:	4604      	mov	r4, r0
  404196:	005b      	lsls	r3, r3, #1
  404198:	02dd      	lsls	r5, r3, #11
  40419a:	f104 0001 	add.w	r0, r4, #1
  40419e:	d5f9      	bpl.n	404194 <__ieee754_sqrt+0x118>
  4041a0:	f1c0 0120 	rsb	r1, r0, #32
  4041a4:	fa22 f101 	lsr.w	r1, r2, r1
  4041a8:	430b      	orrs	r3, r1
  4041aa:	1b3f      	subs	r7, r7, r4
  4041ac:	4082      	lsls	r2, r0
  4041ae:	e773      	b.n	404098 <__ieee754_sqrt+0x1c>
  4041b0:	4602      	mov	r2, r0
  4041b2:	460b      	mov	r3, r1
  4041b4:	f001 f91a 	bl	4053ec <__aeabi_dmul>
  4041b8:	462a      	mov	r2, r5
  4041ba:	4623      	mov	r3, r4
  4041bc:	f000 ff64 	bl	405088 <__adddf3>
  4041c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4041c4:	f1bc 0f00 	cmp.w	ip, #0
  4041c8:	daae      	bge.n	404128 <__ieee754_sqrt+0xac>
  4041ca:	e7b6      	b.n	40413a <__ieee754_sqrt+0xbe>
  4041cc:	3601      	adds	r6, #1
  4041ce:	4620      	mov	r0, r4
  4041d0:	e7b9      	b.n	404146 <__ieee754_sqrt+0xca>
  4041d2:	2000      	movs	r0, #0
  4041d4:	2120      	movs	r1, #32
  4041d6:	f04f 34ff 	mov.w	r4, #4294967295
  4041da:	e7e3      	b.n	4041a4 <__ieee754_sqrt+0x128>
  4041dc:	4602      	mov	r2, r0
  4041de:	460b      	mov	r3, r1
  4041e0:	f000 ff50 	bl	405084 <__aeabi_dsub>
  4041e4:	4602      	mov	r2, r0
  4041e6:	460b      	mov	r3, r1
  4041e8:	f001 fa2a 	bl	405640 <__aeabi_ddiv>
  4041ec:	e7b7      	b.n	40415e <__ieee754_sqrt+0xe2>
  4041ee:	bf00      	nop
  4041f0:	7ff00000 	.word	0x7ff00000
  4041f4:	00000000 	.word	0x00000000

004041f8 <__kernel_cos>:
  4041f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4041fc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  404200:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  404204:	b085      	sub	sp, #20
  404206:	460c      	mov	r4, r1
  404208:	4692      	mov	sl, r2
  40420a:	469b      	mov	fp, r3
  40420c:	4605      	mov	r5, r0
  40420e:	da6b      	bge.n	4042e8 <__kernel_cos+0xf0>
  404210:	f001 fb9c 	bl	40594c <__aeabi_d2iz>
  404214:	2800      	cmp	r0, #0
  404216:	f000 80e8 	beq.w	4043ea <__kernel_cos+0x1f2>
  40421a:	462a      	mov	r2, r5
  40421c:	4623      	mov	r3, r4
  40421e:	4628      	mov	r0, r5
  404220:	4621      	mov	r1, r4
  404222:	f001 f8e3 	bl	4053ec <__aeabi_dmul>
  404226:	a374      	add	r3, pc, #464	; (adr r3, 4043f8 <__kernel_cos+0x200>)
  404228:	e9d3 2300 	ldrd	r2, r3, [r3]
  40422c:	4680      	mov	r8, r0
  40422e:	4689      	mov	r9, r1
  404230:	f001 f8dc 	bl	4053ec <__aeabi_dmul>
  404234:	a372      	add	r3, pc, #456	; (adr r3, 404400 <__kernel_cos+0x208>)
  404236:	e9d3 2300 	ldrd	r2, r3, [r3]
  40423a:	f000 ff25 	bl	405088 <__adddf3>
  40423e:	4642      	mov	r2, r8
  404240:	464b      	mov	r3, r9
  404242:	f001 f8d3 	bl	4053ec <__aeabi_dmul>
  404246:	a370      	add	r3, pc, #448	; (adr r3, 404408 <__kernel_cos+0x210>)
  404248:	e9d3 2300 	ldrd	r2, r3, [r3]
  40424c:	f000 ff1a 	bl	405084 <__aeabi_dsub>
  404250:	4642      	mov	r2, r8
  404252:	464b      	mov	r3, r9
  404254:	f001 f8ca 	bl	4053ec <__aeabi_dmul>
  404258:	a36d      	add	r3, pc, #436	; (adr r3, 404410 <__kernel_cos+0x218>)
  40425a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40425e:	f000 ff13 	bl	405088 <__adddf3>
  404262:	4642      	mov	r2, r8
  404264:	464b      	mov	r3, r9
  404266:	f001 f8c1 	bl	4053ec <__aeabi_dmul>
  40426a:	a36b      	add	r3, pc, #428	; (adr r3, 404418 <__kernel_cos+0x220>)
  40426c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404270:	f000 ff08 	bl	405084 <__aeabi_dsub>
  404274:	4642      	mov	r2, r8
  404276:	464b      	mov	r3, r9
  404278:	f001 f8b8 	bl	4053ec <__aeabi_dmul>
  40427c:	a368      	add	r3, pc, #416	; (adr r3, 404420 <__kernel_cos+0x228>)
  40427e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404282:	f000 ff01 	bl	405088 <__adddf3>
  404286:	4642      	mov	r2, r8
  404288:	464b      	mov	r3, r9
  40428a:	f001 f8af 	bl	4053ec <__aeabi_dmul>
  40428e:	e9cd 0100 	strd	r0, r1, [sp]
  404292:	2200      	movs	r2, #0
  404294:	4b64      	ldr	r3, [pc, #400]	; (404428 <__kernel_cos+0x230>)
  404296:	4640      	mov	r0, r8
  404298:	4649      	mov	r1, r9
  40429a:	f001 f8a7 	bl	4053ec <__aeabi_dmul>
  40429e:	e9dd 2300 	ldrd	r2, r3, [sp]
  4042a2:	4606      	mov	r6, r0
  4042a4:	460f      	mov	r7, r1
  4042a6:	4640      	mov	r0, r8
  4042a8:	4649      	mov	r1, r9
  4042aa:	f001 f89f 	bl	4053ec <__aeabi_dmul>
  4042ae:	4652      	mov	r2, sl
  4042b0:	4680      	mov	r8, r0
  4042b2:	4689      	mov	r9, r1
  4042b4:	465b      	mov	r3, fp
  4042b6:	4628      	mov	r0, r5
  4042b8:	4621      	mov	r1, r4
  4042ba:	f001 f897 	bl	4053ec <__aeabi_dmul>
  4042be:	4602      	mov	r2, r0
  4042c0:	460b      	mov	r3, r1
  4042c2:	4640      	mov	r0, r8
  4042c4:	4649      	mov	r1, r9
  4042c6:	f000 fedd 	bl	405084 <__aeabi_dsub>
  4042ca:	4602      	mov	r2, r0
  4042cc:	460b      	mov	r3, r1
  4042ce:	4630      	mov	r0, r6
  4042d0:	4639      	mov	r1, r7
  4042d2:	f000 fed7 	bl	405084 <__aeabi_dsub>
  4042d6:	4602      	mov	r2, r0
  4042d8:	460b      	mov	r3, r1
  4042da:	2000      	movs	r0, #0
  4042dc:	4953      	ldr	r1, [pc, #332]	; (40442c <__kernel_cos+0x234>)
  4042de:	f000 fed1 	bl	405084 <__aeabi_dsub>
  4042e2:	b005      	add	sp, #20
  4042e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042e8:	4602      	mov	r2, r0
  4042ea:	460b      	mov	r3, r1
  4042ec:	f001 f87e 	bl	4053ec <__aeabi_dmul>
  4042f0:	a341      	add	r3, pc, #260	; (adr r3, 4043f8 <__kernel_cos+0x200>)
  4042f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042f6:	4680      	mov	r8, r0
  4042f8:	4689      	mov	r9, r1
  4042fa:	f001 f877 	bl	4053ec <__aeabi_dmul>
  4042fe:	a340      	add	r3, pc, #256	; (adr r3, 404400 <__kernel_cos+0x208>)
  404300:	e9d3 2300 	ldrd	r2, r3, [r3]
  404304:	f000 fec0 	bl	405088 <__adddf3>
  404308:	4642      	mov	r2, r8
  40430a:	464b      	mov	r3, r9
  40430c:	f001 f86e 	bl	4053ec <__aeabi_dmul>
  404310:	a33d      	add	r3, pc, #244	; (adr r3, 404408 <__kernel_cos+0x210>)
  404312:	e9d3 2300 	ldrd	r2, r3, [r3]
  404316:	f000 feb5 	bl	405084 <__aeabi_dsub>
  40431a:	4642      	mov	r2, r8
  40431c:	464b      	mov	r3, r9
  40431e:	f001 f865 	bl	4053ec <__aeabi_dmul>
  404322:	a33b      	add	r3, pc, #236	; (adr r3, 404410 <__kernel_cos+0x218>)
  404324:	e9d3 2300 	ldrd	r2, r3, [r3]
  404328:	f000 feae 	bl	405088 <__adddf3>
  40432c:	4642      	mov	r2, r8
  40432e:	464b      	mov	r3, r9
  404330:	f001 f85c 	bl	4053ec <__aeabi_dmul>
  404334:	a338      	add	r3, pc, #224	; (adr r3, 404418 <__kernel_cos+0x220>)
  404336:	e9d3 2300 	ldrd	r2, r3, [r3]
  40433a:	f000 fea3 	bl	405084 <__aeabi_dsub>
  40433e:	4642      	mov	r2, r8
  404340:	464b      	mov	r3, r9
  404342:	f001 f853 	bl	4053ec <__aeabi_dmul>
  404346:	a336      	add	r3, pc, #216	; (adr r3, 404420 <__kernel_cos+0x228>)
  404348:	e9d3 2300 	ldrd	r2, r3, [r3]
  40434c:	f000 fe9c 	bl	405088 <__adddf3>
  404350:	464b      	mov	r3, r9
  404352:	4642      	mov	r2, r8
  404354:	f001 f84a 	bl	4053ec <__aeabi_dmul>
  404358:	4b35      	ldr	r3, [pc, #212]	; (404430 <__kernel_cos+0x238>)
  40435a:	429e      	cmp	r6, r3
  40435c:	e9cd 0100 	strd	r0, r1, [sp]
  404360:	dd97      	ble.n	404292 <__kernel_cos+0x9a>
  404362:	4b34      	ldr	r3, [pc, #208]	; (404434 <__kernel_cos+0x23c>)
  404364:	429e      	cmp	r6, r3
  404366:	f04f 0200 	mov.w	r2, #0
  40436a:	dc38      	bgt.n	4043de <__kernel_cos+0x1e6>
  40436c:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
  404370:	2000      	movs	r0, #0
  404372:	492e      	ldr	r1, [pc, #184]	; (40442c <__kernel_cos+0x234>)
  404374:	4616      	mov	r6, r2
  404376:	461f      	mov	r7, r3
  404378:	f000 fe84 	bl	405084 <__aeabi_dsub>
  40437c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404380:	2200      	movs	r2, #0
  404382:	4b29      	ldr	r3, [pc, #164]	; (404428 <__kernel_cos+0x230>)
  404384:	4640      	mov	r0, r8
  404386:	4649      	mov	r1, r9
  404388:	f001 f830 	bl	4053ec <__aeabi_dmul>
  40438c:	4632      	mov	r2, r6
  40438e:	463b      	mov	r3, r7
  404390:	f000 fe78 	bl	405084 <__aeabi_dsub>
  404394:	e9dd 2300 	ldrd	r2, r3, [sp]
  404398:	4606      	mov	r6, r0
  40439a:	460f      	mov	r7, r1
  40439c:	4640      	mov	r0, r8
  40439e:	4649      	mov	r1, r9
  4043a0:	f001 f824 	bl	4053ec <__aeabi_dmul>
  4043a4:	4652      	mov	r2, sl
  4043a6:	4680      	mov	r8, r0
  4043a8:	4689      	mov	r9, r1
  4043aa:	465b      	mov	r3, fp
  4043ac:	4628      	mov	r0, r5
  4043ae:	4621      	mov	r1, r4
  4043b0:	f001 f81c 	bl	4053ec <__aeabi_dmul>
  4043b4:	4602      	mov	r2, r0
  4043b6:	460b      	mov	r3, r1
  4043b8:	4640      	mov	r0, r8
  4043ba:	4649      	mov	r1, r9
  4043bc:	f000 fe62 	bl	405084 <__aeabi_dsub>
  4043c0:	4602      	mov	r2, r0
  4043c2:	460b      	mov	r3, r1
  4043c4:	4630      	mov	r0, r6
  4043c6:	4639      	mov	r1, r7
  4043c8:	f000 fe5c 	bl	405084 <__aeabi_dsub>
  4043cc:	4602      	mov	r2, r0
  4043ce:	460b      	mov	r3, r1
  4043d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043d4:	f000 fe56 	bl	405084 <__aeabi_dsub>
  4043d8:	b005      	add	sp, #20
  4043da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043de:	4b16      	ldr	r3, [pc, #88]	; (404438 <__kernel_cos+0x240>)
  4043e0:	4f16      	ldr	r7, [pc, #88]	; (40443c <__kernel_cos+0x244>)
  4043e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4043e6:	2600      	movs	r6, #0
  4043e8:	e7ca      	b.n	404380 <__kernel_cos+0x188>
  4043ea:	4910      	ldr	r1, [pc, #64]	; (40442c <__kernel_cos+0x234>)
  4043ec:	2000      	movs	r0, #0
  4043ee:	b005      	add	sp, #20
  4043f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043f4:	f3af 8000 	nop.w
  4043f8:	be8838d4 	.word	0xbe8838d4
  4043fc:	bda8fae9 	.word	0xbda8fae9
  404400:	bdb4b1c4 	.word	0xbdb4b1c4
  404404:	3e21ee9e 	.word	0x3e21ee9e
  404408:	809c52ad 	.word	0x809c52ad
  40440c:	3e927e4f 	.word	0x3e927e4f
  404410:	19cb1590 	.word	0x19cb1590
  404414:	3efa01a0 	.word	0x3efa01a0
  404418:	16c15177 	.word	0x16c15177
  40441c:	3f56c16c 	.word	0x3f56c16c
  404420:	5555554c 	.word	0x5555554c
  404424:	3fa55555 	.word	0x3fa55555
  404428:	3fe00000 	.word	0x3fe00000
  40442c:	3ff00000 	.word	0x3ff00000
  404430:	3fd33332 	.word	0x3fd33332
  404434:	3fe90000 	.word	0x3fe90000
  404438:	3fe70000 	.word	0x3fe70000
  40443c:	3fd20000 	.word	0x3fd20000

00404440 <__kernel_rem_pio2>:
  404440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404444:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
  404448:	4c9c      	ldr	r4, [pc, #624]	; (4046bc <__kernel_rem_pio2+0x27c>)
  40444a:	9ea2      	ldr	r6, [sp, #648]	; 0x288
  40444c:	4d9c      	ldr	r5, [pc, #624]	; (4046c0 <__kernel_rem_pio2+0x280>)
  40444e:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  404452:	9405      	str	r4, [sp, #20]
  404454:	4626      	mov	r6, r4
  404456:	1ed4      	subs	r4, r2, #3
  404458:	fb85 7504 	smull	r7, r5, r5, r4
  40445c:	17e4      	asrs	r4, r4, #31
  40445e:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  404462:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  404466:	461d      	mov	r5, r3
  404468:	9308      	str	r3, [sp, #32]
  40446a:	1c63      	adds	r3, r4, #1
  40446c:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
  404470:	3d01      	subs	r5, #1
  404472:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404476:	9304      	str	r3, [sp, #16]
  404478:	462b      	mov	r3, r5
  40447a:	9409      	str	r4, [sp, #36]	; 0x24
  40447c:	9502      	str	r5, [sp, #8]
  40447e:	1b65      	subs	r5, r4, r5
  404480:	18f4      	adds	r4, r6, r3
  404482:	9003      	str	r0, [sp, #12]
  404484:	9106      	str	r1, [sp, #24]
  404486:	d41a      	bmi.n	4044be <__kernel_rem_pio2+0x7e>
  404488:	442c      	add	r4, r5
  40448a:	3401      	adds	r4, #1
  40448c:	f10d 0878 	add.w	r8, sp, #120	; 0x78
  404490:	2600      	movs	r6, #0
  404492:	2700      	movs	r7, #0
  404494:	f8dd 928c 	ldr.w	r9, [sp, #652]	; 0x28c
  404498:	e008      	b.n	4044ac <__kernel_rem_pio2+0x6c>
  40449a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
  40449e:	f000 ff3f 	bl	405320 <__aeabi_i2d>
  4044a2:	3501      	adds	r5, #1
  4044a4:	42a5      	cmp	r5, r4
  4044a6:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  4044aa:	d008      	beq.n	4044be <__kernel_rem_pio2+0x7e>
  4044ac:	2d00      	cmp	r5, #0
  4044ae:	daf4      	bge.n	40449a <__kernel_rem_pio2+0x5a>
  4044b0:	3501      	adds	r5, #1
  4044b2:	4630      	mov	r0, r6
  4044b4:	4639      	mov	r1, r7
  4044b6:	42a5      	cmp	r5, r4
  4044b8:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  4044bc:	d1f6      	bne.n	4044ac <__kernel_rem_pio2+0x6c>
  4044be:	9b05      	ldr	r3, [sp, #20]
  4044c0:	2b00      	cmp	r3, #0
  4044c2:	db2e      	blt.n	404522 <__kernel_rem_pio2+0xe2>
  4044c4:	9b08      	ldr	r3, [sp, #32]
  4044c6:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  4044ca:	9b03      	ldr	r3, [sp, #12]
  4044cc:	f1a9 0808 	sub.w	r8, r9, #8
  4044d0:	4498      	add	r8, r3
  4044d2:	ab20      	add	r3, sp, #128	; 0x80
  4044d4:	4499      	add	r9, r3
  4044d6:	9b05      	ldr	r3, [sp, #20]
  4044d8:	aa70      	add	r2, sp, #448	; 0x1c0
  4044da:	eb02 0bc3 	add.w	fp, r2, r3, lsl #3
  4044de:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  4044e2:	9b02      	ldr	r3, [sp, #8]
  4044e4:	2b00      	cmp	r3, #0
  4044e6:	f2c0 830f 	blt.w	404b08 <__kernel_rem_pio2+0x6c8>
  4044ea:	9b03      	ldr	r3, [sp, #12]
  4044ec:	464d      	mov	r5, r9
  4044ee:	f1a3 0408 	sub.w	r4, r3, #8
  4044f2:	2600      	movs	r6, #0
  4044f4:	2700      	movs	r7, #0
  4044f6:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  4044fa:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  4044fe:	f000 ff75 	bl	4053ec <__aeabi_dmul>
  404502:	4602      	mov	r2, r0
  404504:	460b      	mov	r3, r1
  404506:	4630      	mov	r0, r6
  404508:	4639      	mov	r1, r7
  40450a:	f000 fdbd 	bl	405088 <__adddf3>
  40450e:	4544      	cmp	r4, r8
  404510:	4606      	mov	r6, r0
  404512:	460f      	mov	r7, r1
  404514:	d1ef      	bne.n	4044f6 <__kernel_rem_pio2+0xb6>
  404516:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  40451a:	45da      	cmp	sl, fp
  40451c:	f109 0908 	add.w	r9, r9, #8
  404520:	d1df      	bne.n	4044e2 <__kernel_rem_pio2+0xa2>
  404522:	9805      	ldr	r0, [sp, #20]
  404524:	9a08      	ldr	r2, [sp, #32]
  404526:	9000      	str	r0, [sp, #0]
  404528:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  40452c:	3b01      	subs	r3, #1
  40452e:	009b      	lsls	r3, r3, #2
  404530:	ac0c      	add	r4, sp, #48	; 0x30
  404532:	1f19      	subs	r1, r3, #4
  404534:	4423      	add	r3, r4
  404536:	f102 5200 	add.w	r2, r2, #536870912	; 0x20000000
  40453a:	930b      	str	r3, [sp, #44]	; 0x2c
  40453c:	9b03      	ldr	r3, [sp, #12]
  40453e:	3a01      	subs	r2, #1
  404540:	4421      	add	r1, r4
  404542:	910a      	str	r1, [sp, #40]	; 0x28
  404544:	eb03 0bc2 	add.w	fp, r3, r2, lsl #3
  404548:	9a00      	ldr	r2, [sp, #0]
  40454a:	a998      	add	r1, sp, #608	; 0x260
  40454c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  404550:	2a00      	cmp	r2, #0
  404552:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  404556:	4613      	mov	r3, r2
  404558:	dd2b      	ble.n	4045b2 <__kernel_rem_pio2+0x172>
  40455a:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  40455e:	f1a8 08a8 	sub.w	r8, r8, #168	; 0xa8
  404562:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
  404566:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  40456a:	2200      	movs	r2, #0
  40456c:	4b55      	ldr	r3, [pc, #340]	; (4046c4 <__kernel_rem_pio2+0x284>)
  40456e:	4620      	mov	r0, r4
  404570:	4629      	mov	r1, r5
  404572:	f000 ff3b 	bl	4053ec <__aeabi_dmul>
  404576:	f001 f9e9 	bl	40594c <__aeabi_d2iz>
  40457a:	f000 fed1 	bl	405320 <__aeabi_i2d>
  40457e:	2200      	movs	r2, #0
  404580:	4b51      	ldr	r3, [pc, #324]	; (4046c8 <__kernel_rem_pio2+0x288>)
  404582:	4606      	mov	r6, r0
  404584:	460f      	mov	r7, r1
  404586:	f000 ff31 	bl	4053ec <__aeabi_dmul>
  40458a:	4602      	mov	r2, r0
  40458c:	460b      	mov	r3, r1
  40458e:	4620      	mov	r0, r4
  404590:	4629      	mov	r1, r5
  404592:	f000 fd77 	bl	405084 <__aeabi_dsub>
  404596:	f001 f9d9 	bl	40594c <__aeabi_d2iz>
  40459a:	e878 2302 	ldrd	r2, r3, [r8], #-8
  40459e:	f849 0f04 	str.w	r0, [r9, #4]!
  4045a2:	4639      	mov	r1, r7
  4045a4:	4630      	mov	r0, r6
  4045a6:	f000 fd6f 	bl	405088 <__adddf3>
  4045aa:	45d0      	cmp	r8, sl
  4045ac:	4604      	mov	r4, r0
  4045ae:	460d      	mov	r5, r1
  4045b0:	d1db      	bne.n	40456a <__kernel_rem_pio2+0x12a>
  4045b2:	f8dd 9010 	ldr.w	r9, [sp, #16]
  4045b6:	4620      	mov	r0, r4
  4045b8:	4629      	mov	r1, r5
  4045ba:	464a      	mov	r2, r9
  4045bc:	f000 fcd4 	bl	404f68 <scalbn>
  4045c0:	2200      	movs	r2, #0
  4045c2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  4045c6:	4604      	mov	r4, r0
  4045c8:	460d      	mov	r5, r1
  4045ca:	f000 ff0f 	bl	4053ec <__aeabi_dmul>
  4045ce:	f000 fc3b 	bl	404e48 <floor>
  4045d2:	2200      	movs	r2, #0
  4045d4:	4b3d      	ldr	r3, [pc, #244]	; (4046cc <__kernel_rem_pio2+0x28c>)
  4045d6:	f000 ff09 	bl	4053ec <__aeabi_dmul>
  4045da:	4602      	mov	r2, r0
  4045dc:	460b      	mov	r3, r1
  4045de:	4620      	mov	r0, r4
  4045e0:	4629      	mov	r1, r5
  4045e2:	f000 fd4f 	bl	405084 <__aeabi_dsub>
  4045e6:	460d      	mov	r5, r1
  4045e8:	4604      	mov	r4, r0
  4045ea:	f001 f9af 	bl	40594c <__aeabi_d2iz>
  4045ee:	4680      	mov	r8, r0
  4045f0:	f000 fe96 	bl	405320 <__aeabi_i2d>
  4045f4:	460b      	mov	r3, r1
  4045f6:	4602      	mov	r2, r0
  4045f8:	4629      	mov	r1, r5
  4045fa:	4620      	mov	r0, r4
  4045fc:	f000 fd42 	bl	405084 <__aeabi_dsub>
  404600:	464b      	mov	r3, r9
  404602:	2b00      	cmp	r3, #0
  404604:	4606      	mov	r6, r0
  404606:	460f      	mov	r7, r1
  404608:	f340 80f7 	ble.w	4047fa <__kernel_rem_pio2+0x3ba>
  40460c:	9a00      	ldr	r2, [sp, #0]
  40460e:	a90c      	add	r1, sp, #48	; 0x30
  404610:	3a01      	subs	r2, #1
  404612:	f1c9 0318 	rsb	r3, r9, #24
  404616:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
  40461a:	fa45 f103 	asr.w	r1, r5, r3
  40461e:	fa01 f303 	lsl.w	r3, r1, r3
  404622:	a80c      	add	r0, sp, #48	; 0x30
  404624:	1aeb      	subs	r3, r5, r3
  404626:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  40462a:	f1c9 0517 	rsb	r5, r9, #23
  40462e:	4488      	add	r8, r1
  404630:	fa43 f505 	asr.w	r5, r3, r5
  404634:	2d00      	cmp	r5, #0
  404636:	dd63      	ble.n	404700 <__kernel_rem_pio2+0x2c0>
  404638:	9b00      	ldr	r3, [sp, #0]
  40463a:	2b00      	cmp	r3, #0
  40463c:	f108 0801 	add.w	r8, r8, #1
  404640:	f340 8281 	ble.w	404b46 <__kernel_rem_pio2+0x706>
  404644:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404646:	2c00      	cmp	r4, #0
  404648:	f000 8318 	beq.w	404c7c <__kernel_rem_pio2+0x83c>
  40464c:	2001      	movs	r0, #1
  40464e:	2300      	movs	r3, #0
  404650:	aa0c      	add	r2, sp, #48	; 0x30
  404652:	f1c4 7480 	rsb	r4, r4, #16777216	; 0x1000000
  404656:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
  40465a:	9a00      	ldr	r2, [sp, #0]
  40465c:	4282      	cmp	r2, r0
  40465e:	dd19      	ble.n	404694 <__kernel_rem_pio2+0x254>
  404660:	aa0c      	add	r2, sp, #48	; 0x30
  404662:	ac0c      	add	r4, sp, #48	; 0x30
  404664:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
  404668:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40466c:	1a51      	subs	r1, r2, r1
  40466e:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
  404672:	9900      	ldr	r1, [sp, #0]
  404674:	3302      	adds	r3, #2
  404676:	4299      	cmp	r1, r3
  404678:	dd0c      	ble.n	404694 <__kernel_rem_pio2+0x254>
  40467a:	4610      	mov	r0, r2
  40467c:	9a00      	ldr	r2, [sp, #0]
  40467e:	a90c      	add	r1, sp, #48	; 0x30
  404680:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  404684:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  404688:	681a      	ldr	r2, [r3, #0]
  40468a:	1a82      	subs	r2, r0, r2
  40468c:	f843 2b04 	str.w	r2, [r3], #4
  404690:	428b      	cmp	r3, r1
  404692:	d1f9      	bne.n	404688 <__kernel_rem_pio2+0x248>
  404694:	9b04      	ldr	r3, [sp, #16]
  404696:	2b00      	cmp	r3, #0
  404698:	dd1a      	ble.n	4046d0 <__kernel_rem_pio2+0x290>
  40469a:	9b04      	ldr	r3, [sp, #16]
  40469c:	2b01      	cmp	r3, #1
  40469e:	f04f 0401 	mov.w	r4, #1
  4046a2:	f040 8258 	bne.w	404b56 <__kernel_rem_pio2+0x716>
  4046a6:	9b00      	ldr	r3, [sp, #0]
  4046a8:	1e5a      	subs	r2, r3, #1
  4046aa:	ab0c      	add	r3, sp, #48	; 0x30
  4046ac:	a90c      	add	r1, sp, #48	; 0x30
  4046ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4046b2:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4046b6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4046ba:	e258      	b.n	404b6e <__kernel_rem_pio2+0x72e>
  4046bc:	00408960 	.word	0x00408960
  4046c0:	2aaaaaab 	.word	0x2aaaaaab
  4046c4:	3e700000 	.word	0x3e700000
  4046c8:	41700000 	.word	0x41700000
  4046cc:	40200000 	.word	0x40200000
  4046d0:	2d02      	cmp	r5, #2
  4046d2:	d115      	bne.n	404700 <__kernel_rem_pio2+0x2c0>
  4046d4:	4632      	mov	r2, r6
  4046d6:	463b      	mov	r3, r7
  4046d8:	2000      	movs	r0, #0
  4046da:	4997      	ldr	r1, [pc, #604]	; (404938 <__kernel_rem_pio2+0x4f8>)
  4046dc:	f000 fcd2 	bl	405084 <__aeabi_dsub>
  4046e0:	4606      	mov	r6, r0
  4046e2:	460f      	mov	r7, r1
  4046e4:	9a04      	ldr	r2, [sp, #16]
  4046e6:	4994      	ldr	r1, [pc, #592]	; (404938 <__kernel_rem_pio2+0x4f8>)
  4046e8:	2000      	movs	r0, #0
  4046ea:	f000 fc3d 	bl	404f68 <scalbn>
  4046ee:	4602      	mov	r2, r0
  4046f0:	460b      	mov	r3, r1
  4046f2:	4630      	mov	r0, r6
  4046f4:	4639      	mov	r1, r7
  4046f6:	f000 fcc5 	bl	405084 <__aeabi_dsub>
  4046fa:	2502      	movs	r5, #2
  4046fc:	4606      	mov	r6, r0
  4046fe:	460f      	mov	r7, r1
  404700:	2200      	movs	r2, #0
  404702:	2300      	movs	r3, #0
  404704:	4630      	mov	r0, r6
  404706:	4639      	mov	r1, r7
  404708:	f001 f8d8 	bl	4058bc <__aeabi_dcmpeq>
  40470c:	2800      	cmp	r0, #0
  40470e:	f000 8252 	beq.w	404bb6 <__kernel_rem_pio2+0x776>
  404712:	9a00      	ldr	r2, [sp, #0]
  404714:	9b05      	ldr	r3, [sp, #20]
  404716:	1e50      	subs	r0, r2, #1
  404718:	4283      	cmp	r3, r0
  40471a:	dc0f      	bgt.n	40473c <__kernel_rem_pio2+0x2fc>
  40471c:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
  404720:	3b01      	subs	r3, #1
  404722:	aa0c      	add	r2, sp, #48	; 0x30
  404724:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404726:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40472a:	2200      	movs	r2, #0
  40472c:	f853 1904 	ldr.w	r1, [r3], #-4
  404730:	42a3      	cmp	r3, r4
  404732:	ea42 0201 	orr.w	r2, r2, r1
  404736:	d1f9      	bne.n	40472c <__kernel_rem_pio2+0x2ec>
  404738:	2a00      	cmp	r2, #0
  40473a:	d16f      	bne.n	40481c <__kernel_rem_pio2+0x3dc>
  40473c:	9b05      	ldr	r3, [sp, #20]
  40473e:	aa0c      	add	r2, sp, #48	; 0x30
  404740:	3b01      	subs	r3, #1
  404742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  404746:	2b00      	cmp	r3, #0
  404748:	f040 8233 	bne.w	404bb2 <__kernel_rem_pio2+0x772>
  40474c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40474e:	2301      	movs	r3, #1
  404750:	f852 1904 	ldr.w	r1, [r2], #-4
  404754:	3301      	adds	r3, #1
  404756:	2900      	cmp	r1, #0
  404758:	d0fa      	beq.n	404750 <__kernel_rem_pio2+0x310>
  40475a:	9a00      	ldr	r2, [sp, #0]
  40475c:	18d3      	adds	r3, r2, r3
  40475e:	f102 0a01 	add.w	sl, r2, #1
  404762:	459a      	cmp	sl, r3
  404764:	9307      	str	r3, [sp, #28]
  404766:	dc3d      	bgt.n	4047e4 <__kernel_rem_pio2+0x3a4>
  404768:	9b00      	ldr	r3, [sp, #0]
  40476a:	9908      	ldr	r1, [sp, #32]
  40476c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40476e:	440b      	add	r3, r1
  404770:	9907      	ldr	r1, [sp, #28]
  404772:	eb0a 0802 	add.w	r8, sl, r2
  404776:	4699      	mov	r9, r3
  404778:	ab20      	add	r3, sp, #128	; 0x80
  40477a:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
  40477e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
  404782:	188b      	adds	r3, r1, r2
  404784:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  404786:	f108 38ff 	add.w	r8, r8, #4294967295
  40478a:	eb02 0888 	add.w	r8, r2, r8, lsl #2
  40478e:	aa70      	add	r2, sp, #448	; 0x1c0
  404790:	eb02 0aca 	add.w	sl, r2, sl, lsl #3
  404794:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  404796:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40479a:	9300      	str	r3, [sp, #0]
  40479c:	f858 0f04 	ldr.w	r0, [r8, #4]!
  4047a0:	f000 fdbe 	bl	405320 <__aeabi_i2d>
  4047a4:	9b02      	ldr	r3, [sp, #8]
  4047a6:	2b00      	cmp	r3, #0
  4047a8:	e8e9 0102 	strd	r0, r1, [r9], #8
  4047ac:	db1d      	blt.n	4047ea <__kernel_rem_pio2+0x3aa>
  4047ae:	9b03      	ldr	r3, [sp, #12]
  4047b0:	464d      	mov	r5, r9
  4047b2:	f1a3 0408 	sub.w	r4, r3, #8
  4047b6:	2600      	movs	r6, #0
  4047b8:	2700      	movs	r7, #0
  4047ba:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  4047be:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  4047c2:	f000 fe13 	bl	4053ec <__aeabi_dmul>
  4047c6:	4602      	mov	r2, r0
  4047c8:	460b      	mov	r3, r1
  4047ca:	4630      	mov	r0, r6
  4047cc:	4639      	mov	r1, r7
  4047ce:	f000 fc5b 	bl	405088 <__adddf3>
  4047d2:	455c      	cmp	r4, fp
  4047d4:	4606      	mov	r6, r0
  4047d6:	460f      	mov	r7, r1
  4047d8:	d1ef      	bne.n	4047ba <__kernel_rem_pio2+0x37a>
  4047da:	9b00      	ldr	r3, [sp, #0]
  4047dc:	4598      	cmp	r8, r3
  4047de:	e8ea 6702 	strd	r6, r7, [sl], #8
  4047e2:	d1db      	bne.n	40479c <__kernel_rem_pio2+0x35c>
  4047e4:	9b07      	ldr	r3, [sp, #28]
  4047e6:	9300      	str	r3, [sp, #0]
  4047e8:	e6ae      	b.n	404548 <__kernel_rem_pio2+0x108>
  4047ea:	9b00      	ldr	r3, [sp, #0]
  4047ec:	2600      	movs	r6, #0
  4047ee:	2700      	movs	r7, #0
  4047f0:	4598      	cmp	r8, r3
  4047f2:	e8ea 6702 	strd	r6, r7, [sl], #8
  4047f6:	d1d1      	bne.n	40479c <__kernel_rem_pio2+0x35c>
  4047f8:	e7f4      	b.n	4047e4 <__kernel_rem_pio2+0x3a4>
  4047fa:	d106      	bne.n	40480a <__kernel_rem_pio2+0x3ca>
  4047fc:	9b00      	ldr	r3, [sp, #0]
  4047fe:	aa0c      	add	r2, sp, #48	; 0x30
  404800:	3b01      	subs	r3, #1
  404802:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  404806:	15ed      	asrs	r5, r5, #23
  404808:	e714      	b.n	404634 <__kernel_rem_pio2+0x1f4>
  40480a:	2200      	movs	r2, #0
  40480c:	4b4b      	ldr	r3, [pc, #300]	; (40493c <__kernel_rem_pio2+0x4fc>)
  40480e:	f001 f873 	bl	4058f8 <__aeabi_dcmpge>
  404812:	2800      	cmp	r0, #0
  404814:	f040 8182 	bne.w	404b1c <__kernel_rem_pio2+0x6dc>
  404818:	4605      	mov	r5, r0
  40481a:	e771      	b.n	404700 <__kernel_rem_pio2+0x2c0>
  40481c:	a90c      	add	r1, sp, #48	; 0x30
  40481e:	9502      	str	r5, [sp, #8]
  404820:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  404824:	9904      	ldr	r1, [sp, #16]
  404826:	f8cd 801c 	str.w	r8, [sp, #28]
  40482a:	3918      	subs	r1, #24
  40482c:	4602      	mov	r2, r0
  40482e:	9000      	str	r0, [sp, #0]
  404830:	9104      	str	r1, [sp, #16]
  404832:	b96b      	cbnz	r3, 404850 <__kernel_rem_pio2+0x410>
  404834:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  404838:	3b01      	subs	r3, #1
  40483a:	a80c      	add	r0, sp, #48	; 0x30
  40483c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  404840:	f853 0904 	ldr.w	r0, [r3], #-4
  404844:	3a01      	subs	r2, #1
  404846:	3918      	subs	r1, #24
  404848:	2800      	cmp	r0, #0
  40484a:	d0f9      	beq.n	404840 <__kernel_rem_pio2+0x400>
  40484c:	9200      	str	r2, [sp, #0]
  40484e:	9104      	str	r1, [sp, #16]
  404850:	9a04      	ldr	r2, [sp, #16]
  404852:	4939      	ldr	r1, [pc, #228]	; (404938 <__kernel_rem_pio2+0x4f8>)
  404854:	2000      	movs	r0, #0
  404856:	f000 fb87 	bl	404f68 <scalbn>
  40485a:	9b00      	ldr	r3, [sp, #0]
  40485c:	2b00      	cmp	r3, #0
  40485e:	4604      	mov	r4, r0
  404860:	460d      	mov	r5, r1
  404862:	f2c0 8203 	blt.w	404c6c <__kernel_rem_pio2+0x82c>
  404866:	00da      	lsls	r2, r3, #3
  404868:	a970      	add	r1, sp, #448	; 0x1c0
  40486a:	eb01 0b02 	add.w	fp, r1, r2
  40486e:	9204      	str	r2, [sp, #16]
  404870:	aa0c      	add	r2, sp, #48	; 0x30
  404872:	eb02 0683 	add.w	r6, r2, r3, lsl #2
  404876:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 404940 <__kernel_rem_pio2+0x500>
  40487a:	f10b 0708 	add.w	r7, fp, #8
  40487e:	3604      	adds	r6, #4
  404880:	f04f 0800 	mov.w	r8, #0
  404884:	f856 0d04 	ldr.w	r0, [r6, #-4]!
  404888:	f000 fd4a 	bl	405320 <__aeabi_i2d>
  40488c:	4622      	mov	r2, r4
  40488e:	462b      	mov	r3, r5
  404890:	f000 fdac 	bl	4053ec <__aeabi_dmul>
  404894:	464b      	mov	r3, r9
  404896:	e967 0102 	strd	r0, r1, [r7, #-8]!
  40489a:	4642      	mov	r2, r8
  40489c:	4620      	mov	r0, r4
  40489e:	4629      	mov	r1, r5
  4048a0:	f000 fda4 	bl	4053ec <__aeabi_dmul>
  4048a4:	ab0c      	add	r3, sp, #48	; 0x30
  4048a6:	429e      	cmp	r6, r3
  4048a8:	4604      	mov	r4, r0
  4048aa:	460d      	mov	r5, r1
  4048ac:	d1ea      	bne.n	404884 <__kernel_rem_pio2+0x444>
  4048ae:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  4048b2:	f8cd a00c 	str.w	sl, [sp, #12]
  4048b6:	f8dd a014 	ldr.w	sl, [sp, #20]
  4048ba:	f04f 0900 	mov.w	r9, #0
  4048be:	f1ba 0f00 	cmp.w	sl, #0
  4048c2:	f2c0 813d 	blt.w	404b40 <__kernel_rem_pio2+0x700>
  4048c6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 404944 <__kernel_rem_pio2+0x504>
  4048ca:	465d      	mov	r5, fp
  4048cc:	a118      	add	r1, pc, #96	; (adr r1, 404930 <__kernel_rem_pio2+0x4f0>)
  4048ce:	e9d1 0100 	ldrd	r0, r1, [r1]
  4048d2:	2600      	movs	r6, #0
  4048d4:	2700      	movs	r7, #0
  4048d6:	2400      	movs	r4, #0
  4048d8:	e003      	b.n	4048e2 <__kernel_rem_pio2+0x4a2>
  4048da:	454c      	cmp	r4, r9
  4048dc:	dc10      	bgt.n	404900 <__kernel_rem_pio2+0x4c0>
  4048de:	e8f8 0102 	ldrd	r0, r1, [r8], #8
  4048e2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
  4048e6:	f000 fd81 	bl	4053ec <__aeabi_dmul>
  4048ea:	4602      	mov	r2, r0
  4048ec:	460b      	mov	r3, r1
  4048ee:	4630      	mov	r0, r6
  4048f0:	4639      	mov	r1, r7
  4048f2:	f000 fbc9 	bl	405088 <__adddf3>
  4048f6:	3401      	adds	r4, #1
  4048f8:	45a2      	cmp	sl, r4
  4048fa:	4606      	mov	r6, r0
  4048fc:	460f      	mov	r7, r1
  4048fe:	daec      	bge.n	4048da <__kernel_rem_pio2+0x49a>
  404900:	9b03      	ldr	r3, [sp, #12]
  404902:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404906:	f1ab 0b08 	sub.w	fp, fp, #8
  40490a:	e9c3 6700 	strd	r6, r7, [r3]
  40490e:	ab6e      	add	r3, sp, #440	; 0x1b8
  404910:	455b      	cmp	r3, fp
  404912:	f109 0901 	add.w	r9, r9, #1
  404916:	d1d2      	bne.n	4048be <__kernel_rem_pio2+0x47e>
  404918:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  40491a:	f8dd a00c 	ldr.w	sl, [sp, #12]
  40491e:	2b03      	cmp	r3, #3
  404920:	f200 808b 	bhi.w	404a3a <__kernel_rem_pio2+0x5fa>
  404924:	e8df f013 	tbh	[pc, r3, lsl #1]
  404928:	009000d1 	.word	0x009000d1
  40492c:	00100090 	.word	0x00100090
  404930:	40000000 	.word	0x40000000
  404934:	3ff921fb 	.word	0x3ff921fb
  404938:	3ff00000 	.word	0x3ff00000
  40493c:	3fe00000 	.word	0x3fe00000
  404940:	3e700000 	.word	0x3e700000
  404944:	00408928 	.word	0x00408928
  404948:	9b00      	ldr	r3, [sp, #0]
  40494a:	2b00      	cmp	r3, #0
  40494c:	f340 81a4 	ble.w	404c98 <__kernel_rem_pio2+0x858>
  404950:	9b04      	ldr	r3, [sp, #16]
  404952:	eb0a 0803 	add.w	r8, sl, r3
  404956:	e9d8 6700 	ldrd	r6, r7, [r8]
  40495a:	46d3      	mov	fp, sl
  40495c:	e958 9a02 	ldrd	r9, sl, [r8, #-8]
  404960:	4632      	mov	r2, r6
  404962:	463b      	mov	r3, r7
  404964:	4648      	mov	r0, r9
  404966:	4651      	mov	r1, sl
  404968:	f000 fb8e 	bl	405088 <__adddf3>
  40496c:	4604      	mov	r4, r0
  40496e:	460d      	mov	r5, r1
  404970:	4602      	mov	r2, r0
  404972:	460b      	mov	r3, r1
  404974:	4648      	mov	r0, r9
  404976:	4651      	mov	r1, sl
  404978:	f000 fb84 	bl	405084 <__aeabi_dsub>
  40497c:	4632      	mov	r2, r6
  40497e:	463b      	mov	r3, r7
  404980:	f000 fb82 	bl	405088 <__adddf3>
  404984:	e9c8 0100 	strd	r0, r1, [r8]
  404988:	e968 4502 	strd	r4, r5, [r8, #-8]!
  40498c:	45c3      	cmp	fp, r8
  40498e:	4626      	mov	r6, r4
  404990:	462f      	mov	r7, r5
  404992:	d1e3      	bne.n	40495c <__kernel_rem_pio2+0x51c>
  404994:	9b00      	ldr	r3, [sp, #0]
  404996:	2b01      	cmp	r3, #1
  404998:	46da      	mov	sl, fp
  40499a:	f340 817d 	ble.w	404c98 <__kernel_rem_pio2+0x858>
  40499e:	9b04      	ldr	r3, [sp, #16]
  4049a0:	445b      	add	r3, fp
  4049a2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4049a6:	4698      	mov	r8, r3
  4049a8:	4699      	mov	r9, r3
  4049aa:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
  4049ae:	e959 3402 	ldrd	r3, r4, [r9, #-8]
  4049b2:	4632      	mov	r2, r6
  4049b4:	4618      	mov	r0, r3
  4049b6:	4621      	mov	r1, r4
  4049b8:	463b      	mov	r3, r7
  4049ba:	e9cd 0100 	strd	r0, r1, [sp]
  4049be:	f000 fb63 	bl	405088 <__adddf3>
  4049c2:	4604      	mov	r4, r0
  4049c4:	460d      	mov	r5, r1
  4049c6:	4602      	mov	r2, r0
  4049c8:	460b      	mov	r3, r1
  4049ca:	e9dd 0100 	ldrd	r0, r1, [sp]
  4049ce:	f000 fb59 	bl	405084 <__aeabi_dsub>
  4049d2:	4632      	mov	r2, r6
  4049d4:	463b      	mov	r3, r7
  4049d6:	f000 fb57 	bl	405088 <__adddf3>
  4049da:	e9c9 0100 	strd	r0, r1, [r9]
  4049de:	e969 4502 	strd	r4, r5, [r9, #-8]!
  4049e2:	45cb      	cmp	fp, r9
  4049e4:	4626      	mov	r6, r4
  4049e6:	462f      	mov	r7, r5
  4049e8:	d1e1      	bne.n	4049ae <__kernel_rem_pio2+0x56e>
  4049ea:	2300      	movs	r3, #0
  4049ec:	f108 0808 	add.w	r8, r8, #8
  4049f0:	461d      	mov	r5, r3
  4049f2:	ac4c      	add	r4, sp, #304	; 0x130
  4049f4:	4618      	mov	r0, r3
  4049f6:	4629      	mov	r1, r5
  4049f8:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
  4049fc:	f000 fb44 	bl	405088 <__adddf3>
  404a00:	4544      	cmp	r4, r8
  404a02:	4603      	mov	r3, r0
  404a04:	460d      	mov	r5, r1
  404a06:	d1f5      	bne.n	4049f4 <__kernel_rem_pio2+0x5b4>
  404a08:	9a02      	ldr	r2, [sp, #8]
  404a0a:	2a00      	cmp	r2, #0
  404a0c:	f000 8120 	beq.w	404c50 <__kernel_rem_pio2+0x810>
  404a10:	f8da 4004 	ldr.w	r4, [sl, #4]
  404a14:	f8da 200c 	ldr.w	r2, [sl, #12]
  404a18:	9f06      	ldr	r7, [sp, #24]
  404a1a:	f8da 1000 	ldr.w	r1, [sl]
  404a1e:	f8da 0008 	ldr.w	r0, [sl, #8]
  404a22:	613b      	str	r3, [r7, #16]
  404a24:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  404a28:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  404a2c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  404a30:	617d      	str	r5, [r7, #20]
  404a32:	607c      	str	r4, [r7, #4]
  404a34:	60fa      	str	r2, [r7, #12]
  404a36:	6039      	str	r1, [r7, #0]
  404a38:	60b8      	str	r0, [r7, #8]
  404a3a:	9b07      	ldr	r3, [sp, #28]
  404a3c:	f003 0007 	and.w	r0, r3, #7
  404a40:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  404a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a48:	9c04      	ldr	r4, [sp, #16]
  404a4a:	2600      	movs	r6, #0
  404a4c:	3408      	adds	r4, #8
  404a4e:	4454      	add	r4, sl
  404a50:	4633      	mov	r3, r6
  404a52:	4630      	mov	r0, r6
  404a54:	4619      	mov	r1, r3
  404a56:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  404a5a:	f000 fb15 	bl	405088 <__adddf3>
  404a5e:	4554      	cmp	r4, sl
  404a60:	4606      	mov	r6, r0
  404a62:	460b      	mov	r3, r1
  404a64:	d1f5      	bne.n	404a52 <__kernel_rem_pio2+0x612>
  404a66:	9a02      	ldr	r2, [sp, #8]
  404a68:	4630      	mov	r0, r6
  404a6a:	4619      	mov	r1, r3
  404a6c:	2a00      	cmp	r2, #0
  404a6e:	f000 80da 	beq.w	404c26 <__kernel_rem_pio2+0x7e6>
  404a72:	9806      	ldr	r0, [sp, #24]
  404a74:	f103 4400 	add.w	r4, r3, #2147483648	; 0x80000000
  404a78:	4632      	mov	r2, r6
  404a7a:	6044      	str	r4, [r0, #4]
  404a7c:	6006      	str	r6, [r0, #0]
  404a7e:	e9da 0100 	ldrd	r0, r1, [sl]
  404a82:	f000 faff 	bl	405084 <__aeabi_dsub>
  404a86:	460b      	mov	r3, r1
  404a88:	9900      	ldr	r1, [sp, #0]
  404a8a:	2900      	cmp	r1, #0
  404a8c:	4602      	mov	r2, r0
  404a8e:	dd0e      	ble.n	404aae <__kernel_rem_pio2+0x66e>
  404a90:	2401      	movs	r4, #1
  404a92:	4610      	mov	r0, r2
  404a94:	4619      	mov	r1, r3
  404a96:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  404a9a:	f000 faf5 	bl	405088 <__adddf3>
  404a9e:	460b      	mov	r3, r1
  404aa0:	9900      	ldr	r1, [sp, #0]
  404aa2:	3401      	adds	r4, #1
  404aa4:	42a1      	cmp	r1, r4
  404aa6:	4602      	mov	r2, r0
  404aa8:	daf3      	bge.n	404a92 <__kernel_rem_pio2+0x652>
  404aaa:	9902      	ldr	r1, [sp, #8]
  404aac:	b109      	cbz	r1, 404ab2 <__kernel_rem_pio2+0x672>
  404aae:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  404ab2:	4619      	mov	r1, r3
  404ab4:	9b06      	ldr	r3, [sp, #24]
  404ab6:	4610      	mov	r0, r2
  404ab8:	e9c3 0102 	strd	r0, r1, [r3, #8]
  404abc:	9b07      	ldr	r3, [sp, #28]
  404abe:	f003 0007 	and.w	r0, r3, #7
  404ac2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  404ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404aca:	9c04      	ldr	r4, [sp, #16]
  404acc:	2200      	movs	r2, #0
  404ace:	3408      	adds	r4, #8
  404ad0:	4454      	add	r4, sl
  404ad2:	4613      	mov	r3, r2
  404ad4:	4610      	mov	r0, r2
  404ad6:	4619      	mov	r1, r3
  404ad8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  404adc:	f000 fad4 	bl	405088 <__adddf3>
  404ae0:	45a2      	cmp	sl, r4
  404ae2:	4602      	mov	r2, r0
  404ae4:	460b      	mov	r3, r1
  404ae6:	d1f5      	bne.n	404ad4 <__kernel_rem_pio2+0x694>
  404ae8:	9902      	ldr	r1, [sp, #8]
  404aea:	b109      	cbz	r1, 404af0 <__kernel_rem_pio2+0x6b0>
  404aec:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  404af0:	4619      	mov	r1, r3
  404af2:	9b06      	ldr	r3, [sp, #24]
  404af4:	4610      	mov	r0, r2
  404af6:	e9c3 0100 	strd	r0, r1, [r3]
  404afa:	9b07      	ldr	r3, [sp, #28]
  404afc:	f003 0007 	and.w	r0, r3, #7
  404b00:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  404b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b08:	2600      	movs	r6, #0
  404b0a:	2700      	movs	r7, #0
  404b0c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  404b10:	45da      	cmp	sl, fp
  404b12:	f109 0908 	add.w	r9, r9, #8
  404b16:	f47f ace4 	bne.w	4044e2 <__kernel_rem_pio2+0xa2>
  404b1a:	e502      	b.n	404522 <__kernel_rem_pio2+0xe2>
  404b1c:	9b00      	ldr	r3, [sp, #0]
  404b1e:	2b00      	cmp	r3, #0
  404b20:	f108 0801 	add.w	r8, r8, #1
  404b24:	bfc8      	it	gt
  404b26:	2502      	movgt	r5, #2
  404b28:	f73f ad8c 	bgt.w	404644 <__kernel_rem_pio2+0x204>
  404b2c:	4632      	mov	r2, r6
  404b2e:	463b      	mov	r3, r7
  404b30:	2000      	movs	r0, #0
  404b32:	4963      	ldr	r1, [pc, #396]	; (404cc0 <__kernel_rem_pio2+0x880>)
  404b34:	f000 faa6 	bl	405084 <__aeabi_dsub>
  404b38:	2502      	movs	r5, #2
  404b3a:	4606      	mov	r6, r0
  404b3c:	460f      	mov	r7, r1
  404b3e:	e5df      	b.n	404700 <__kernel_rem_pio2+0x2c0>
  404b40:	2600      	movs	r6, #0
  404b42:	2700      	movs	r7, #0
  404b44:	e6dc      	b.n	404900 <__kernel_rem_pio2+0x4c0>
  404b46:	9b04      	ldr	r3, [sp, #16]
  404b48:	2b00      	cmp	r3, #0
  404b4a:	dd26      	ble.n	404b9a <__kernel_rem_pio2+0x75a>
  404b4c:	2400      	movs	r4, #0
  404b4e:	9b04      	ldr	r3, [sp, #16]
  404b50:	2b01      	cmp	r3, #1
  404b52:	f43f ada8 	beq.w	4046a6 <__kernel_rem_pio2+0x266>
  404b56:	2b02      	cmp	r3, #2
  404b58:	d109      	bne.n	404b6e <__kernel_rem_pio2+0x72e>
  404b5a:	9b00      	ldr	r3, [sp, #0]
  404b5c:	1e5a      	subs	r2, r3, #1
  404b5e:	ab0c      	add	r3, sp, #48	; 0x30
  404b60:	a90c      	add	r1, sp, #48	; 0x30
  404b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404b66:	f3c3 0315 	ubfx	r3, r3, #0, #22
  404b6a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  404b6e:	2d02      	cmp	r5, #2
  404b70:	f47f adc6 	bne.w	404700 <__kernel_rem_pio2+0x2c0>
  404b74:	4632      	mov	r2, r6
  404b76:	463b      	mov	r3, r7
  404b78:	2000      	movs	r0, #0
  404b7a:	4951      	ldr	r1, [pc, #324]	; (404cc0 <__kernel_rem_pio2+0x880>)
  404b7c:	f000 fa82 	bl	405084 <__aeabi_dsub>
  404b80:	4606      	mov	r6, r0
  404b82:	460f      	mov	r7, r1
  404b84:	2c00      	cmp	r4, #0
  404b86:	f43f adbb 	beq.w	404700 <__kernel_rem_pio2+0x2c0>
  404b8a:	e5ab      	b.n	4046e4 <__kernel_rem_pio2+0x2a4>
  404b8c:	9900      	ldr	r1, [sp, #0]
  404b8e:	3301      	adds	r3, #1
  404b90:	4299      	cmp	r1, r3
  404b92:	d178      	bne.n	404c86 <__kernel_rem_pio2+0x846>
  404b94:	9b04      	ldr	r3, [sp, #16]
  404b96:	2b00      	cmp	r3, #0
  404b98:	dcd9      	bgt.n	404b4e <__kernel_rem_pio2+0x70e>
  404b9a:	2d02      	cmp	r5, #2
  404b9c:	f47f adb0 	bne.w	404700 <__kernel_rem_pio2+0x2c0>
  404ba0:	4632      	mov	r2, r6
  404ba2:	463b      	mov	r3, r7
  404ba4:	2000      	movs	r0, #0
  404ba6:	4946      	ldr	r1, [pc, #280]	; (404cc0 <__kernel_rem_pio2+0x880>)
  404ba8:	f000 fa6c 	bl	405084 <__aeabi_dsub>
  404bac:	4606      	mov	r6, r0
  404bae:	460f      	mov	r7, r1
  404bb0:	e5a6      	b.n	404700 <__kernel_rem_pio2+0x2c0>
  404bb2:	2301      	movs	r3, #1
  404bb4:	e5d1      	b.n	40475a <__kernel_rem_pio2+0x31a>
  404bb6:	4639      	mov	r1, r7
  404bb8:	9f04      	ldr	r7, [sp, #16]
  404bba:	9502      	str	r5, [sp, #8]
  404bbc:	427a      	negs	r2, r7
  404bbe:	4630      	mov	r0, r6
  404bc0:	f8cd 801c 	str.w	r8, [sp, #28]
  404bc4:	f000 f9d0 	bl	404f68 <scalbn>
  404bc8:	2200      	movs	r2, #0
  404bca:	4b3e      	ldr	r3, [pc, #248]	; (404cc4 <__kernel_rem_pio2+0x884>)
  404bcc:	4604      	mov	r4, r0
  404bce:	460d      	mov	r5, r1
  404bd0:	f000 fe92 	bl	4058f8 <__aeabi_dcmpge>
  404bd4:	2800      	cmp	r0, #0
  404bd6:	d062      	beq.n	404c9e <__kernel_rem_pio2+0x85e>
  404bd8:	2200      	movs	r2, #0
  404bda:	4b3b      	ldr	r3, [pc, #236]	; (404cc8 <__kernel_rem_pio2+0x888>)
  404bdc:	4620      	mov	r0, r4
  404bde:	4629      	mov	r1, r5
  404be0:	f000 fc04 	bl	4053ec <__aeabi_dmul>
  404be4:	f000 feb2 	bl	40594c <__aeabi_d2iz>
  404be8:	4606      	mov	r6, r0
  404bea:	f000 fb99 	bl	405320 <__aeabi_i2d>
  404bee:	2200      	movs	r2, #0
  404bf0:	4b34      	ldr	r3, [pc, #208]	; (404cc4 <__kernel_rem_pio2+0x884>)
  404bf2:	f000 fbfb 	bl	4053ec <__aeabi_dmul>
  404bf6:	4602      	mov	r2, r0
  404bf8:	460b      	mov	r3, r1
  404bfa:	4620      	mov	r0, r4
  404bfc:	4629      	mov	r1, r5
  404bfe:	f000 fa41 	bl	405084 <__aeabi_dsub>
  404c02:	f000 fea3 	bl	40594c <__aeabi_d2iz>
  404c06:	9900      	ldr	r1, [sp, #0]
  404c08:	460b      	mov	r3, r1
  404c0a:	3301      	adds	r3, #1
  404c0c:	461a      	mov	r2, r3
  404c0e:	9300      	str	r3, [sp, #0]
  404c10:	463b      	mov	r3, r7
  404c12:	3318      	adds	r3, #24
  404c14:	9304      	str	r3, [sp, #16]
  404c16:	460b      	mov	r3, r1
  404c18:	a90c      	add	r1, sp, #48	; 0x30
  404c1a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  404c1e:	4613      	mov	r3, r2
  404c20:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
  404c24:	e614      	b.n	404850 <__kernel_rem_pio2+0x410>
  404c26:	9b06      	ldr	r3, [sp, #24]
  404c28:	4632      	mov	r2, r6
  404c2a:	e9c3 0100 	strd	r0, r1, [r3]
  404c2e:	460b      	mov	r3, r1
  404c30:	e9da 0100 	ldrd	r0, r1, [sl]
  404c34:	f000 fa26 	bl	405084 <__aeabi_dsub>
  404c38:	460b      	mov	r3, r1
  404c3a:	9900      	ldr	r1, [sp, #0]
  404c3c:	2900      	cmp	r1, #0
  404c3e:	4602      	mov	r2, r0
  404c40:	f73f af26 	bgt.w	404a90 <__kernel_rem_pio2+0x650>
  404c44:	4619      	mov	r1, r3
  404c46:	9b06      	ldr	r3, [sp, #24]
  404c48:	4610      	mov	r0, r2
  404c4a:	e9c3 0102 	strd	r0, r1, [r3, #8]
  404c4e:	e735      	b.n	404abc <__kernel_rem_pio2+0x67c>
  404c50:	4618      	mov	r0, r3
  404c52:	4629      	mov	r1, r5
  404c54:	e9da 2300 	ldrd	r2, r3, [sl]
  404c58:	e9da 4502 	ldrd	r4, r5, [sl, #8]
  404c5c:	9f06      	ldr	r7, [sp, #24]
  404c5e:	e9c7 0104 	strd	r0, r1, [r7, #16]
  404c62:	e9c7 2300 	strd	r2, r3, [r7]
  404c66:	e9c7 4502 	strd	r4, r5, [r7, #8]
  404c6a:	e6e6      	b.n	404a3a <__kernel_rem_pio2+0x5fa>
  404c6c:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  404c6e:	2b03      	cmp	r3, #3
  404c70:	f63f aee3 	bhi.w	404a3a <__kernel_rem_pio2+0x5fa>
  404c74:	e8df f003 	tbb	[pc, r3]
  404c78:	0e1c1c21 	.word	0x0e1c1c21
  404c7c:	9b00      	ldr	r3, [sp, #0]
  404c7e:	2b01      	cmp	r3, #1
  404c80:	dd88      	ble.n	404b94 <__kernel_rem_pio2+0x754>
  404c82:	aa0c      	add	r2, sp, #48	; 0x30
  404c84:	2301      	movs	r3, #1
  404c86:	f852 4f04 	ldr.w	r4, [r2, #4]!
  404c8a:	2c00      	cmp	r4, #0
  404c8c:	f43f af7e 	beq.w	404b8c <__kernel_rem_pio2+0x74c>
  404c90:	1c58      	adds	r0, r3, #1
  404c92:	e4dd      	b.n	404650 <__kernel_rem_pio2+0x210>
  404c94:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  404c98:	2300      	movs	r3, #0
  404c9a:	461d      	mov	r5, r3
  404c9c:	e6b4      	b.n	404a08 <__kernel_rem_pio2+0x5c8>
  404c9e:	4629      	mov	r1, r5
  404ca0:	4620      	mov	r0, r4
  404ca2:	f000 fe53 	bl	40594c <__aeabi_d2iz>
  404ca6:	9a00      	ldr	r2, [sp, #0]
  404ca8:	a90c      	add	r1, sp, #48	; 0x30
  404caa:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
  404cae:	e5cf      	b.n	404850 <__kernel_rem_pio2+0x410>
  404cb0:	2600      	movs	r6, #0
  404cb2:	4633      	mov	r3, r6
  404cb4:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  404cb8:	e6d5      	b.n	404a66 <__kernel_rem_pio2+0x626>
  404cba:	2200      	movs	r2, #0
  404cbc:	4613      	mov	r3, r2
  404cbe:	e713      	b.n	404ae8 <__kernel_rem_pio2+0x6a8>
  404cc0:	3ff00000 	.word	0x3ff00000
  404cc4:	41700000 	.word	0x41700000
  404cc8:	3e700000 	.word	0x3e700000
  404ccc:	00000000 	.word	0x00000000

00404cd0 <__kernel_sin>:
  404cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404cd4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  404cd8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  404cdc:	b085      	sub	sp, #20
  404cde:	460c      	mov	r4, r1
  404ce0:	4690      	mov	r8, r2
  404ce2:	4699      	mov	r9, r3
  404ce4:	4605      	mov	r5, r0
  404ce6:	da04      	bge.n	404cf2 <__kernel_sin+0x22>
  404ce8:	f000 fe30 	bl	40594c <__aeabi_d2iz>
  404cec:	2800      	cmp	r0, #0
  404cee:	f000 8085 	beq.w	404dfc <__kernel_sin+0x12c>
  404cf2:	462a      	mov	r2, r5
  404cf4:	4623      	mov	r3, r4
  404cf6:	4628      	mov	r0, r5
  404cf8:	4621      	mov	r1, r4
  404cfa:	f000 fb77 	bl	4053ec <__aeabi_dmul>
  404cfe:	4606      	mov	r6, r0
  404d00:	460f      	mov	r7, r1
  404d02:	4602      	mov	r2, r0
  404d04:	460b      	mov	r3, r1
  404d06:	4628      	mov	r0, r5
  404d08:	4621      	mov	r1, r4
  404d0a:	f000 fb6f 	bl	4053ec <__aeabi_dmul>
  404d0e:	a33e      	add	r3, pc, #248	; (adr r3, 404e08 <__kernel_sin+0x138>)
  404d10:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d14:	4682      	mov	sl, r0
  404d16:	468b      	mov	fp, r1
  404d18:	4630      	mov	r0, r6
  404d1a:	4639      	mov	r1, r7
  404d1c:	f000 fb66 	bl	4053ec <__aeabi_dmul>
  404d20:	a33b      	add	r3, pc, #236	; (adr r3, 404e10 <__kernel_sin+0x140>)
  404d22:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d26:	f000 f9ad 	bl	405084 <__aeabi_dsub>
  404d2a:	4632      	mov	r2, r6
  404d2c:	463b      	mov	r3, r7
  404d2e:	f000 fb5d 	bl	4053ec <__aeabi_dmul>
  404d32:	a339      	add	r3, pc, #228	; (adr r3, 404e18 <__kernel_sin+0x148>)
  404d34:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d38:	f000 f9a6 	bl	405088 <__adddf3>
  404d3c:	4632      	mov	r2, r6
  404d3e:	463b      	mov	r3, r7
  404d40:	f000 fb54 	bl	4053ec <__aeabi_dmul>
  404d44:	a336      	add	r3, pc, #216	; (adr r3, 404e20 <__kernel_sin+0x150>)
  404d46:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d4a:	f000 f99b 	bl	405084 <__aeabi_dsub>
  404d4e:	4632      	mov	r2, r6
  404d50:	463b      	mov	r3, r7
  404d52:	f000 fb4b 	bl	4053ec <__aeabi_dmul>
  404d56:	a334      	add	r3, pc, #208	; (adr r3, 404e28 <__kernel_sin+0x158>)
  404d58:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d5c:	f000 f994 	bl	405088 <__adddf3>
  404d60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404d62:	e9cd 0100 	strd	r0, r1, [sp]
  404d66:	b39b      	cbz	r3, 404dd0 <__kernel_sin+0x100>
  404d68:	2200      	movs	r2, #0
  404d6a:	4b33      	ldr	r3, [pc, #204]	; (404e38 <__kernel_sin+0x168>)
  404d6c:	4640      	mov	r0, r8
  404d6e:	4649      	mov	r1, r9
  404d70:	f000 fb3c 	bl	4053ec <__aeabi_dmul>
  404d74:	e9dd 2300 	ldrd	r2, r3, [sp]
  404d78:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404d7c:	4650      	mov	r0, sl
  404d7e:	4659      	mov	r1, fp
  404d80:	f000 fb34 	bl	4053ec <__aeabi_dmul>
  404d84:	4602      	mov	r2, r0
  404d86:	460b      	mov	r3, r1
  404d88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404d8c:	f000 f97a 	bl	405084 <__aeabi_dsub>
  404d90:	4632      	mov	r2, r6
  404d92:	463b      	mov	r3, r7
  404d94:	f000 fb2a 	bl	4053ec <__aeabi_dmul>
  404d98:	4642      	mov	r2, r8
  404d9a:	464b      	mov	r3, r9
  404d9c:	f000 f972 	bl	405084 <__aeabi_dsub>
  404da0:	a323      	add	r3, pc, #140	; (adr r3, 404e30 <__kernel_sin+0x160>)
  404da2:	e9d3 2300 	ldrd	r2, r3, [r3]
  404da6:	4606      	mov	r6, r0
  404da8:	460f      	mov	r7, r1
  404daa:	4650      	mov	r0, sl
  404dac:	4659      	mov	r1, fp
  404dae:	f000 fb1d 	bl	4053ec <__aeabi_dmul>
  404db2:	4602      	mov	r2, r0
  404db4:	460b      	mov	r3, r1
  404db6:	4630      	mov	r0, r6
  404db8:	4639      	mov	r1, r7
  404dba:	f000 f965 	bl	405088 <__adddf3>
  404dbe:	4602      	mov	r2, r0
  404dc0:	460b      	mov	r3, r1
  404dc2:	4628      	mov	r0, r5
  404dc4:	4621      	mov	r1, r4
  404dc6:	f000 f95d 	bl	405084 <__aeabi_dsub>
  404dca:	b005      	add	sp, #20
  404dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dd0:	4602      	mov	r2, r0
  404dd2:	460b      	mov	r3, r1
  404dd4:	4630      	mov	r0, r6
  404dd6:	4639      	mov	r1, r7
  404dd8:	f000 fb08 	bl	4053ec <__aeabi_dmul>
  404ddc:	a314      	add	r3, pc, #80	; (adr r3, 404e30 <__kernel_sin+0x160>)
  404dde:	e9d3 2300 	ldrd	r2, r3, [r3]
  404de2:	f000 f94f 	bl	405084 <__aeabi_dsub>
  404de6:	4652      	mov	r2, sl
  404de8:	465b      	mov	r3, fp
  404dea:	f000 faff 	bl	4053ec <__aeabi_dmul>
  404dee:	462a      	mov	r2, r5
  404df0:	4623      	mov	r3, r4
  404df2:	f000 f949 	bl	405088 <__adddf3>
  404df6:	b005      	add	sp, #20
  404df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dfc:	4628      	mov	r0, r5
  404dfe:	4621      	mov	r1, r4
  404e00:	b005      	add	sp, #20
  404e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e06:	bf00      	nop
  404e08:	5acfd57c 	.word	0x5acfd57c
  404e0c:	3de5d93a 	.word	0x3de5d93a
  404e10:	8a2b9ceb 	.word	0x8a2b9ceb
  404e14:	3e5ae5e6 	.word	0x3e5ae5e6
  404e18:	57b1fe7d 	.word	0x57b1fe7d
  404e1c:	3ec71de3 	.word	0x3ec71de3
  404e20:	19c161d5 	.word	0x19c161d5
  404e24:	3f2a01a0 	.word	0x3f2a01a0
  404e28:	1110f8a6 	.word	0x1110f8a6
  404e2c:	3f811111 	.word	0x3f811111
  404e30:	55555549 	.word	0x55555549
  404e34:	3fc55555 	.word	0x3fc55555
  404e38:	3fe00000 	.word	0x3fe00000

00404e3c <fabs>:
  404e3c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404e40:	4770      	bx	lr
  404e42:	bf00      	nop
  404e44:	0000      	movs	r0, r0
	...

00404e48 <floor>:
  404e48:	f3c1 520a 	ubfx	r2, r1, #20, #11
  404e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404e50:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
  404e54:	2e13      	cmp	r6, #19
  404e56:	460b      	mov	r3, r1
  404e58:	460d      	mov	r5, r1
  404e5a:	4604      	mov	r4, r0
  404e5c:	4688      	mov	r8, r1
  404e5e:	4607      	mov	r7, r0
  404e60:	dc1d      	bgt.n	404e9e <floor+0x56>
  404e62:	2e00      	cmp	r6, #0
  404e64:	db40      	blt.n	404ee8 <floor+0xa0>
  404e66:	4a3c      	ldr	r2, [pc, #240]	; (404f58 <floor+0x110>)
  404e68:	fa42 f906 	asr.w	r9, r2, r6
  404e6c:	ea01 0209 	and.w	r2, r1, r9
  404e70:	4302      	orrs	r2, r0
  404e72:	4686      	mov	lr, r0
  404e74:	d018      	beq.n	404ea8 <floor+0x60>
  404e76:	a336      	add	r3, pc, #216	; (adr r3, 404f50 <floor+0x108>)
  404e78:	e9d3 2300 	ldrd	r2, r3, [r3]
  404e7c:	f000 f904 	bl	405088 <__adddf3>
  404e80:	2200      	movs	r2, #0
  404e82:	2300      	movs	r3, #0
  404e84:	f000 fd42 	bl	40590c <__aeabi_dcmpgt>
  404e88:	b120      	cbz	r0, 404e94 <floor+0x4c>
  404e8a:	2d00      	cmp	r5, #0
  404e8c:	db42      	blt.n	404f14 <floor+0xcc>
  404e8e:	ea28 0509 	bic.w	r5, r8, r9
  404e92:	2700      	movs	r7, #0
  404e94:	463c      	mov	r4, r7
  404e96:	4629      	mov	r1, r5
  404e98:	4620      	mov	r0, r4
  404e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404e9e:	2e33      	cmp	r6, #51	; 0x33
  404ea0:	dd06      	ble.n	404eb0 <floor+0x68>
  404ea2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  404ea6:	d02f      	beq.n	404f08 <floor+0xc0>
  404ea8:	4619      	mov	r1, r3
  404eaa:	4620      	mov	r0, r4
  404eac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404eb0:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
  404eb4:	f04f 39ff 	mov.w	r9, #4294967295
  404eb8:	fa29 f902 	lsr.w	r9, r9, r2
  404ebc:	ea10 0f09 	tst.w	r0, r9
  404ec0:	d0f2      	beq.n	404ea8 <floor+0x60>
  404ec2:	a323      	add	r3, pc, #140	; (adr r3, 404f50 <floor+0x108>)
  404ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ec8:	f000 f8de 	bl	405088 <__adddf3>
  404ecc:	2200      	movs	r2, #0
  404ece:	2300      	movs	r3, #0
  404ed0:	f000 fd1c 	bl	40590c <__aeabi_dcmpgt>
  404ed4:	2800      	cmp	r0, #0
  404ed6:	d0dd      	beq.n	404e94 <floor+0x4c>
  404ed8:	2d00      	cmp	r5, #0
  404eda:	db21      	blt.n	404f20 <floor+0xd8>
  404edc:	4645      	mov	r5, r8
  404ede:	ea27 0709 	bic.w	r7, r7, r9
  404ee2:	463c      	mov	r4, r7
  404ee4:	4629      	mov	r1, r5
  404ee6:	e7d7      	b.n	404e98 <floor+0x50>
  404ee8:	a319      	add	r3, pc, #100	; (adr r3, 404f50 <floor+0x108>)
  404eea:	e9d3 2300 	ldrd	r2, r3, [r3]
  404eee:	f000 f8cb 	bl	405088 <__adddf3>
  404ef2:	2200      	movs	r2, #0
  404ef4:	2300      	movs	r3, #0
  404ef6:	f000 fd09 	bl	40590c <__aeabi_dcmpgt>
  404efa:	2800      	cmp	r0, #0
  404efc:	d0ca      	beq.n	404e94 <floor+0x4c>
  404efe:	2d00      	cmp	r5, #0
  404f00:	db19      	blt.n	404f36 <floor+0xee>
  404f02:	2700      	movs	r7, #0
  404f04:	463d      	mov	r5, r7
  404f06:	e7c5      	b.n	404e94 <floor+0x4c>
  404f08:	4602      	mov	r2, r0
  404f0a:	460b      	mov	r3, r1
  404f0c:	f000 f8bc 	bl	405088 <__adddf3>
  404f10:	4604      	mov	r4, r0
  404f12:	e7ca      	b.n	404eaa <floor+0x62>
  404f14:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  404f18:	fa43 f606 	asr.w	r6, r3, r6
  404f1c:	44b0      	add	r8, r6
  404f1e:	e7b6      	b.n	404e8e <floor+0x46>
  404f20:	2e14      	cmp	r6, #20
  404f22:	d010      	beq.n	404f46 <floor+0xfe>
  404f24:	2301      	movs	r3, #1
  404f26:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
  404f2a:	fa03 f606 	lsl.w	r6, r3, r6
  404f2e:	1937      	adds	r7, r6, r4
  404f30:	bf28      	it	cs
  404f32:	4498      	addcs	r8, r3
  404f34:	e7d2      	b.n	404edc <floor+0x94>
  404f36:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  404f3a:	4b08      	ldr	r3, [pc, #32]	; (404f5c <floor+0x114>)
  404f3c:	4322      	orrs	r2, r4
  404f3e:	bf18      	it	ne
  404f40:	461d      	movne	r5, r3
  404f42:	2700      	movs	r7, #0
  404f44:	e7a6      	b.n	404e94 <floor+0x4c>
  404f46:	f105 0801 	add.w	r8, r5, #1
  404f4a:	e7c7      	b.n	404edc <floor+0x94>
  404f4c:	f3af 8000 	nop.w
  404f50:	8800759c 	.word	0x8800759c
  404f54:	7e37e43c 	.word	0x7e37e43c
  404f58:	000fffff 	.word	0x000fffff
  404f5c:	bff00000 	.word	0xbff00000

00404f60 <matherr>:
  404f60:	2000      	movs	r0, #0
  404f62:	4770      	bx	lr
  404f64:	0000      	movs	r0, r0
	...

00404f68 <scalbn>:
  404f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404f6a:	f3c1 560a 	ubfx	r6, r1, #20, #11
  404f6e:	4604      	mov	r4, r0
  404f70:	460d      	mov	r5, r1
  404f72:	460b      	mov	r3, r1
  404f74:	4617      	mov	r7, r2
  404f76:	bb0e      	cbnz	r6, 404fbc <scalbn+0x54>
  404f78:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  404f7c:	4303      	orrs	r3, r0
  404f7e:	4686      	mov	lr, r0
  404f80:	d025      	beq.n	404fce <scalbn+0x66>
  404f82:	2200      	movs	r2, #0
  404f84:	4b34      	ldr	r3, [pc, #208]	; (405058 <scalbn+0xf0>)
  404f86:	f000 fa31 	bl	4053ec <__aeabi_dmul>
  404f8a:	4a34      	ldr	r2, [pc, #208]	; (40505c <scalbn+0xf4>)
  404f8c:	4297      	cmp	r7, r2
  404f8e:	4604      	mov	r4, r0
  404f90:	460d      	mov	r5, r1
  404f92:	460b      	mov	r3, r1
  404f94:	db2a      	blt.n	404fec <scalbn+0x84>
  404f96:	f3c1 560a 	ubfx	r6, r1, #20, #11
  404f9a:	3e36      	subs	r6, #54	; 0x36
  404f9c:	443e      	add	r6, r7
  404f9e:	f240 72fe 	movw	r2, #2046	; 0x7fe
  404fa2:	4296      	cmp	r6, r2
  404fa4:	dc28      	bgt.n	404ff8 <scalbn+0x90>
  404fa6:	2e00      	cmp	r6, #0
  404fa8:	dd12      	ble.n	404fd0 <scalbn+0x68>
  404faa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  404fae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  404fb2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  404fb6:	4620      	mov	r0, r4
  404fb8:	4629      	mov	r1, r5
  404fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fbc:	f240 72ff 	movw	r2, #2047	; 0x7ff
  404fc0:	4296      	cmp	r6, r2
  404fc2:	d1eb      	bne.n	404f9c <scalbn+0x34>
  404fc4:	4602      	mov	r2, r0
  404fc6:	460b      	mov	r3, r1
  404fc8:	f000 f85e 	bl	405088 <__adddf3>
  404fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fd0:	f116 0f35 	cmn.w	r6, #53	; 0x35
  404fd4:	da1d      	bge.n	405012 <scalbn+0xaa>
  404fd6:	f24c 3350 	movw	r3, #50000	; 0xc350
  404fda:	429f      	cmp	r7, r3
  404fdc:	4622      	mov	r2, r4
  404fde:	462b      	mov	r3, r5
  404fe0:	dc25      	bgt.n	40502e <scalbn+0xc6>
  404fe2:	a119      	add	r1, pc, #100	; (adr r1, 405048 <scalbn+0xe0>)
  404fe4:	e9d1 0100 	ldrd	r0, r1, [r1]
  404fe8:	f000 f83c 	bl	405064 <copysign>
  404fec:	a316      	add	r3, pc, #88	; (adr r3, 405048 <scalbn+0xe0>)
  404fee:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ff2:	f000 f9fb 	bl	4053ec <__aeabi_dmul>
  404ff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ff8:	4622      	mov	r2, r4
  404ffa:	462b      	mov	r3, r5
  404ffc:	a114      	add	r1, pc, #80	; (adr r1, 405050 <scalbn+0xe8>)
  404ffe:	e9d1 0100 	ldrd	r0, r1, [r1]
  405002:	f000 f82f 	bl	405064 <copysign>
  405006:	a312      	add	r3, pc, #72	; (adr r3, 405050 <scalbn+0xe8>)
  405008:	e9d3 2300 	ldrd	r2, r3, [r3]
  40500c:	f000 f9ee 	bl	4053ec <__aeabi_dmul>
  405010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405012:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  405016:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40501a:	3636      	adds	r6, #54	; 0x36
  40501c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  405020:	4620      	mov	r0, r4
  405022:	4629      	mov	r1, r5
  405024:	2200      	movs	r2, #0
  405026:	4b0e      	ldr	r3, [pc, #56]	; (405060 <scalbn+0xf8>)
  405028:	f000 f9e0 	bl	4053ec <__aeabi_dmul>
  40502c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40502e:	a108      	add	r1, pc, #32	; (adr r1, 405050 <scalbn+0xe8>)
  405030:	e9d1 0100 	ldrd	r0, r1, [r1]
  405034:	f000 f816 	bl	405064 <copysign>
  405038:	a305      	add	r3, pc, #20	; (adr r3, 405050 <scalbn+0xe8>)
  40503a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40503e:	f000 f9d5 	bl	4053ec <__aeabi_dmul>
  405042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405044:	f3af 8000 	nop.w
  405048:	c2f8f359 	.word	0xc2f8f359
  40504c:	01a56e1f 	.word	0x01a56e1f
  405050:	8800759c 	.word	0x8800759c
  405054:	7e37e43c 	.word	0x7e37e43c
  405058:	43500000 	.word	0x43500000
  40505c:	ffff3cb0 	.word	0xffff3cb0
  405060:	3c900000 	.word	0x3c900000

00405064 <copysign>:
  405064:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  405068:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  40506c:	ea42 0103 	orr.w	r1, r2, r3
  405070:	4770      	bx	lr
  405072:	bf00      	nop

00405074 <arm_mat_init_f32>:
  405074:	8001      	strh	r1, [r0, #0]
  405076:	8042      	strh	r2, [r0, #2]
  405078:	6043      	str	r3, [r0, #4]
  40507a:	4770      	bx	lr

0040507c <__aeabi_drsub>:
  40507c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405080:	e002      	b.n	405088 <__adddf3>
  405082:	bf00      	nop

00405084 <__aeabi_dsub>:
  405084:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405088 <__adddf3>:
  405088:	b530      	push	{r4, r5, lr}
  40508a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40508e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405092:	ea94 0f05 	teq	r4, r5
  405096:	bf08      	it	eq
  405098:	ea90 0f02 	teqeq	r0, r2
  40509c:	bf1f      	itttt	ne
  40509e:	ea54 0c00 	orrsne.w	ip, r4, r0
  4050a2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4050a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4050aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4050ae:	f000 80e2 	beq.w	405276 <__adddf3+0x1ee>
  4050b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4050b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4050ba:	bfb8      	it	lt
  4050bc:	426d      	neglt	r5, r5
  4050be:	dd0c      	ble.n	4050da <__adddf3+0x52>
  4050c0:	442c      	add	r4, r5
  4050c2:	ea80 0202 	eor.w	r2, r0, r2
  4050c6:	ea81 0303 	eor.w	r3, r1, r3
  4050ca:	ea82 0000 	eor.w	r0, r2, r0
  4050ce:	ea83 0101 	eor.w	r1, r3, r1
  4050d2:	ea80 0202 	eor.w	r2, r0, r2
  4050d6:	ea81 0303 	eor.w	r3, r1, r3
  4050da:	2d36      	cmp	r5, #54	; 0x36
  4050dc:	bf88      	it	hi
  4050de:	bd30      	pophi	{r4, r5, pc}
  4050e0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4050e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4050e8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4050ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4050f0:	d002      	beq.n	4050f8 <__adddf3+0x70>
  4050f2:	4240      	negs	r0, r0
  4050f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4050f8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4050fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405100:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405104:	d002      	beq.n	40510c <__adddf3+0x84>
  405106:	4252      	negs	r2, r2
  405108:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40510c:	ea94 0f05 	teq	r4, r5
  405110:	f000 80a7 	beq.w	405262 <__adddf3+0x1da>
  405114:	f1a4 0401 	sub.w	r4, r4, #1
  405118:	f1d5 0e20 	rsbs	lr, r5, #32
  40511c:	db0d      	blt.n	40513a <__adddf3+0xb2>
  40511e:	fa02 fc0e 	lsl.w	ip, r2, lr
  405122:	fa22 f205 	lsr.w	r2, r2, r5
  405126:	1880      	adds	r0, r0, r2
  405128:	f141 0100 	adc.w	r1, r1, #0
  40512c:	fa03 f20e 	lsl.w	r2, r3, lr
  405130:	1880      	adds	r0, r0, r2
  405132:	fa43 f305 	asr.w	r3, r3, r5
  405136:	4159      	adcs	r1, r3
  405138:	e00e      	b.n	405158 <__adddf3+0xd0>
  40513a:	f1a5 0520 	sub.w	r5, r5, #32
  40513e:	f10e 0e20 	add.w	lr, lr, #32
  405142:	2a01      	cmp	r2, #1
  405144:	fa03 fc0e 	lsl.w	ip, r3, lr
  405148:	bf28      	it	cs
  40514a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40514e:	fa43 f305 	asr.w	r3, r3, r5
  405152:	18c0      	adds	r0, r0, r3
  405154:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405158:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40515c:	d507      	bpl.n	40516e <__adddf3+0xe6>
  40515e:	f04f 0e00 	mov.w	lr, #0
  405162:	f1dc 0c00 	rsbs	ip, ip, #0
  405166:	eb7e 0000 	sbcs.w	r0, lr, r0
  40516a:	eb6e 0101 	sbc.w	r1, lr, r1
  40516e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405172:	d31b      	bcc.n	4051ac <__adddf3+0x124>
  405174:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405178:	d30c      	bcc.n	405194 <__adddf3+0x10c>
  40517a:	0849      	lsrs	r1, r1, #1
  40517c:	ea5f 0030 	movs.w	r0, r0, rrx
  405180:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405184:	f104 0401 	add.w	r4, r4, #1
  405188:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40518c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405190:	f080 809a 	bcs.w	4052c8 <__adddf3+0x240>
  405194:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405198:	bf08      	it	eq
  40519a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40519e:	f150 0000 	adcs.w	r0, r0, #0
  4051a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4051a6:	ea41 0105 	orr.w	r1, r1, r5
  4051aa:	bd30      	pop	{r4, r5, pc}
  4051ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4051b0:	4140      	adcs	r0, r0
  4051b2:	eb41 0101 	adc.w	r1, r1, r1
  4051b6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4051ba:	f1a4 0401 	sub.w	r4, r4, #1
  4051be:	d1e9      	bne.n	405194 <__adddf3+0x10c>
  4051c0:	f091 0f00 	teq	r1, #0
  4051c4:	bf04      	itt	eq
  4051c6:	4601      	moveq	r1, r0
  4051c8:	2000      	moveq	r0, #0
  4051ca:	fab1 f381 	clz	r3, r1
  4051ce:	bf08      	it	eq
  4051d0:	3320      	addeq	r3, #32
  4051d2:	f1a3 030b 	sub.w	r3, r3, #11
  4051d6:	f1b3 0220 	subs.w	r2, r3, #32
  4051da:	da0c      	bge.n	4051f6 <__adddf3+0x16e>
  4051dc:	320c      	adds	r2, #12
  4051de:	dd08      	ble.n	4051f2 <__adddf3+0x16a>
  4051e0:	f102 0c14 	add.w	ip, r2, #20
  4051e4:	f1c2 020c 	rsb	r2, r2, #12
  4051e8:	fa01 f00c 	lsl.w	r0, r1, ip
  4051ec:	fa21 f102 	lsr.w	r1, r1, r2
  4051f0:	e00c      	b.n	40520c <__adddf3+0x184>
  4051f2:	f102 0214 	add.w	r2, r2, #20
  4051f6:	bfd8      	it	le
  4051f8:	f1c2 0c20 	rsble	ip, r2, #32
  4051fc:	fa01 f102 	lsl.w	r1, r1, r2
  405200:	fa20 fc0c 	lsr.w	ip, r0, ip
  405204:	bfdc      	itt	le
  405206:	ea41 010c 	orrle.w	r1, r1, ip
  40520a:	4090      	lslle	r0, r2
  40520c:	1ae4      	subs	r4, r4, r3
  40520e:	bfa2      	ittt	ge
  405210:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405214:	4329      	orrge	r1, r5
  405216:	bd30      	popge	{r4, r5, pc}
  405218:	ea6f 0404 	mvn.w	r4, r4
  40521c:	3c1f      	subs	r4, #31
  40521e:	da1c      	bge.n	40525a <__adddf3+0x1d2>
  405220:	340c      	adds	r4, #12
  405222:	dc0e      	bgt.n	405242 <__adddf3+0x1ba>
  405224:	f104 0414 	add.w	r4, r4, #20
  405228:	f1c4 0220 	rsb	r2, r4, #32
  40522c:	fa20 f004 	lsr.w	r0, r0, r4
  405230:	fa01 f302 	lsl.w	r3, r1, r2
  405234:	ea40 0003 	orr.w	r0, r0, r3
  405238:	fa21 f304 	lsr.w	r3, r1, r4
  40523c:	ea45 0103 	orr.w	r1, r5, r3
  405240:	bd30      	pop	{r4, r5, pc}
  405242:	f1c4 040c 	rsb	r4, r4, #12
  405246:	f1c4 0220 	rsb	r2, r4, #32
  40524a:	fa20 f002 	lsr.w	r0, r0, r2
  40524e:	fa01 f304 	lsl.w	r3, r1, r4
  405252:	ea40 0003 	orr.w	r0, r0, r3
  405256:	4629      	mov	r1, r5
  405258:	bd30      	pop	{r4, r5, pc}
  40525a:	fa21 f004 	lsr.w	r0, r1, r4
  40525e:	4629      	mov	r1, r5
  405260:	bd30      	pop	{r4, r5, pc}
  405262:	f094 0f00 	teq	r4, #0
  405266:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40526a:	bf06      	itte	eq
  40526c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405270:	3401      	addeq	r4, #1
  405272:	3d01      	subne	r5, #1
  405274:	e74e      	b.n	405114 <__adddf3+0x8c>
  405276:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40527a:	bf18      	it	ne
  40527c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405280:	d029      	beq.n	4052d6 <__adddf3+0x24e>
  405282:	ea94 0f05 	teq	r4, r5
  405286:	bf08      	it	eq
  405288:	ea90 0f02 	teqeq	r0, r2
  40528c:	d005      	beq.n	40529a <__adddf3+0x212>
  40528e:	ea54 0c00 	orrs.w	ip, r4, r0
  405292:	bf04      	itt	eq
  405294:	4619      	moveq	r1, r3
  405296:	4610      	moveq	r0, r2
  405298:	bd30      	pop	{r4, r5, pc}
  40529a:	ea91 0f03 	teq	r1, r3
  40529e:	bf1e      	ittt	ne
  4052a0:	2100      	movne	r1, #0
  4052a2:	2000      	movne	r0, #0
  4052a4:	bd30      	popne	{r4, r5, pc}
  4052a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4052aa:	d105      	bne.n	4052b8 <__adddf3+0x230>
  4052ac:	0040      	lsls	r0, r0, #1
  4052ae:	4149      	adcs	r1, r1
  4052b0:	bf28      	it	cs
  4052b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4052b6:	bd30      	pop	{r4, r5, pc}
  4052b8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4052bc:	bf3c      	itt	cc
  4052be:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4052c2:	bd30      	popcc	{r4, r5, pc}
  4052c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4052c8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4052cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4052d0:	f04f 0000 	mov.w	r0, #0
  4052d4:	bd30      	pop	{r4, r5, pc}
  4052d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4052da:	bf1a      	itte	ne
  4052dc:	4619      	movne	r1, r3
  4052de:	4610      	movne	r0, r2
  4052e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4052e4:	bf1c      	itt	ne
  4052e6:	460b      	movne	r3, r1
  4052e8:	4602      	movne	r2, r0
  4052ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4052ee:	bf06      	itte	eq
  4052f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4052f4:	ea91 0f03 	teqeq	r1, r3
  4052f8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4052fc:	bd30      	pop	{r4, r5, pc}
  4052fe:	bf00      	nop

00405300 <__aeabi_ui2d>:
  405300:	f090 0f00 	teq	r0, #0
  405304:	bf04      	itt	eq
  405306:	2100      	moveq	r1, #0
  405308:	4770      	bxeq	lr
  40530a:	b530      	push	{r4, r5, lr}
  40530c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405310:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405314:	f04f 0500 	mov.w	r5, #0
  405318:	f04f 0100 	mov.w	r1, #0
  40531c:	e750      	b.n	4051c0 <__adddf3+0x138>
  40531e:	bf00      	nop

00405320 <__aeabi_i2d>:
  405320:	f090 0f00 	teq	r0, #0
  405324:	bf04      	itt	eq
  405326:	2100      	moveq	r1, #0
  405328:	4770      	bxeq	lr
  40532a:	b530      	push	{r4, r5, lr}
  40532c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405330:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405334:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405338:	bf48      	it	mi
  40533a:	4240      	negmi	r0, r0
  40533c:	f04f 0100 	mov.w	r1, #0
  405340:	e73e      	b.n	4051c0 <__adddf3+0x138>
  405342:	bf00      	nop

00405344 <__aeabi_f2d>:
  405344:	0042      	lsls	r2, r0, #1
  405346:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40534a:	ea4f 0131 	mov.w	r1, r1, rrx
  40534e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405352:	bf1f      	itttt	ne
  405354:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405358:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40535c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405360:	4770      	bxne	lr
  405362:	f092 0f00 	teq	r2, #0
  405366:	bf14      	ite	ne
  405368:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40536c:	4770      	bxeq	lr
  40536e:	b530      	push	{r4, r5, lr}
  405370:	f44f 7460 	mov.w	r4, #896	; 0x380
  405374:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405378:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40537c:	e720      	b.n	4051c0 <__adddf3+0x138>
  40537e:	bf00      	nop

00405380 <__aeabi_ul2d>:
  405380:	ea50 0201 	orrs.w	r2, r0, r1
  405384:	bf08      	it	eq
  405386:	4770      	bxeq	lr
  405388:	b530      	push	{r4, r5, lr}
  40538a:	f04f 0500 	mov.w	r5, #0
  40538e:	e00a      	b.n	4053a6 <__aeabi_l2d+0x16>

00405390 <__aeabi_l2d>:
  405390:	ea50 0201 	orrs.w	r2, r0, r1
  405394:	bf08      	it	eq
  405396:	4770      	bxeq	lr
  405398:	b530      	push	{r4, r5, lr}
  40539a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40539e:	d502      	bpl.n	4053a6 <__aeabi_l2d+0x16>
  4053a0:	4240      	negs	r0, r0
  4053a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4053a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4053aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4053ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4053b2:	f43f aedc 	beq.w	40516e <__adddf3+0xe6>
  4053b6:	f04f 0203 	mov.w	r2, #3
  4053ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4053be:	bf18      	it	ne
  4053c0:	3203      	addne	r2, #3
  4053c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4053c6:	bf18      	it	ne
  4053c8:	3203      	addne	r2, #3
  4053ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4053ce:	f1c2 0320 	rsb	r3, r2, #32
  4053d2:	fa00 fc03 	lsl.w	ip, r0, r3
  4053d6:	fa20 f002 	lsr.w	r0, r0, r2
  4053da:	fa01 fe03 	lsl.w	lr, r1, r3
  4053de:	ea40 000e 	orr.w	r0, r0, lr
  4053e2:	fa21 f102 	lsr.w	r1, r1, r2
  4053e6:	4414      	add	r4, r2
  4053e8:	e6c1      	b.n	40516e <__adddf3+0xe6>
  4053ea:	bf00      	nop

004053ec <__aeabi_dmul>:
  4053ec:	b570      	push	{r4, r5, r6, lr}
  4053ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4053f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4053f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4053fa:	bf1d      	ittte	ne
  4053fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405400:	ea94 0f0c 	teqne	r4, ip
  405404:	ea95 0f0c 	teqne	r5, ip
  405408:	f000 f8de 	bleq	4055c8 <__aeabi_dmul+0x1dc>
  40540c:	442c      	add	r4, r5
  40540e:	ea81 0603 	eor.w	r6, r1, r3
  405412:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405416:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40541a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40541e:	bf18      	it	ne
  405420:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405424:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405428:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40542c:	d038      	beq.n	4054a0 <__aeabi_dmul+0xb4>
  40542e:	fba0 ce02 	umull	ip, lr, r0, r2
  405432:	f04f 0500 	mov.w	r5, #0
  405436:	fbe1 e502 	umlal	lr, r5, r1, r2
  40543a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40543e:	fbe0 e503 	umlal	lr, r5, r0, r3
  405442:	f04f 0600 	mov.w	r6, #0
  405446:	fbe1 5603 	umlal	r5, r6, r1, r3
  40544a:	f09c 0f00 	teq	ip, #0
  40544e:	bf18      	it	ne
  405450:	f04e 0e01 	orrne.w	lr, lr, #1
  405454:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405458:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40545c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405460:	d204      	bcs.n	40546c <__aeabi_dmul+0x80>
  405462:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405466:	416d      	adcs	r5, r5
  405468:	eb46 0606 	adc.w	r6, r6, r6
  40546c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405470:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405474:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405478:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40547c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405480:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405484:	bf88      	it	hi
  405486:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40548a:	d81e      	bhi.n	4054ca <__aeabi_dmul+0xde>
  40548c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405490:	bf08      	it	eq
  405492:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405496:	f150 0000 	adcs.w	r0, r0, #0
  40549a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40549e:	bd70      	pop	{r4, r5, r6, pc}
  4054a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4054a4:	ea46 0101 	orr.w	r1, r6, r1
  4054a8:	ea40 0002 	orr.w	r0, r0, r2
  4054ac:	ea81 0103 	eor.w	r1, r1, r3
  4054b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4054b4:	bfc2      	ittt	gt
  4054b6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4054ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4054be:	bd70      	popgt	{r4, r5, r6, pc}
  4054c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4054c4:	f04f 0e00 	mov.w	lr, #0
  4054c8:	3c01      	subs	r4, #1
  4054ca:	f300 80ab 	bgt.w	405624 <__aeabi_dmul+0x238>
  4054ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4054d2:	bfde      	ittt	le
  4054d4:	2000      	movle	r0, #0
  4054d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4054da:	bd70      	pople	{r4, r5, r6, pc}
  4054dc:	f1c4 0400 	rsb	r4, r4, #0
  4054e0:	3c20      	subs	r4, #32
  4054e2:	da35      	bge.n	405550 <__aeabi_dmul+0x164>
  4054e4:	340c      	adds	r4, #12
  4054e6:	dc1b      	bgt.n	405520 <__aeabi_dmul+0x134>
  4054e8:	f104 0414 	add.w	r4, r4, #20
  4054ec:	f1c4 0520 	rsb	r5, r4, #32
  4054f0:	fa00 f305 	lsl.w	r3, r0, r5
  4054f4:	fa20 f004 	lsr.w	r0, r0, r4
  4054f8:	fa01 f205 	lsl.w	r2, r1, r5
  4054fc:	ea40 0002 	orr.w	r0, r0, r2
  405500:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405508:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40550c:	fa21 f604 	lsr.w	r6, r1, r4
  405510:	eb42 0106 	adc.w	r1, r2, r6
  405514:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405518:	bf08      	it	eq
  40551a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40551e:	bd70      	pop	{r4, r5, r6, pc}
  405520:	f1c4 040c 	rsb	r4, r4, #12
  405524:	f1c4 0520 	rsb	r5, r4, #32
  405528:	fa00 f304 	lsl.w	r3, r0, r4
  40552c:	fa20 f005 	lsr.w	r0, r0, r5
  405530:	fa01 f204 	lsl.w	r2, r1, r4
  405534:	ea40 0002 	orr.w	r0, r0, r2
  405538:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40553c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405540:	f141 0100 	adc.w	r1, r1, #0
  405544:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405548:	bf08      	it	eq
  40554a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40554e:	bd70      	pop	{r4, r5, r6, pc}
  405550:	f1c4 0520 	rsb	r5, r4, #32
  405554:	fa00 f205 	lsl.w	r2, r0, r5
  405558:	ea4e 0e02 	orr.w	lr, lr, r2
  40555c:	fa20 f304 	lsr.w	r3, r0, r4
  405560:	fa01 f205 	lsl.w	r2, r1, r5
  405564:	ea43 0302 	orr.w	r3, r3, r2
  405568:	fa21 f004 	lsr.w	r0, r1, r4
  40556c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405570:	fa21 f204 	lsr.w	r2, r1, r4
  405574:	ea20 0002 	bic.w	r0, r0, r2
  405578:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40557c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405580:	bf08      	it	eq
  405582:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405586:	bd70      	pop	{r4, r5, r6, pc}
  405588:	f094 0f00 	teq	r4, #0
  40558c:	d10f      	bne.n	4055ae <__aeabi_dmul+0x1c2>
  40558e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405592:	0040      	lsls	r0, r0, #1
  405594:	eb41 0101 	adc.w	r1, r1, r1
  405598:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40559c:	bf08      	it	eq
  40559e:	3c01      	subeq	r4, #1
  4055a0:	d0f7      	beq.n	405592 <__aeabi_dmul+0x1a6>
  4055a2:	ea41 0106 	orr.w	r1, r1, r6
  4055a6:	f095 0f00 	teq	r5, #0
  4055aa:	bf18      	it	ne
  4055ac:	4770      	bxne	lr
  4055ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4055b2:	0052      	lsls	r2, r2, #1
  4055b4:	eb43 0303 	adc.w	r3, r3, r3
  4055b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4055bc:	bf08      	it	eq
  4055be:	3d01      	subeq	r5, #1
  4055c0:	d0f7      	beq.n	4055b2 <__aeabi_dmul+0x1c6>
  4055c2:	ea43 0306 	orr.w	r3, r3, r6
  4055c6:	4770      	bx	lr
  4055c8:	ea94 0f0c 	teq	r4, ip
  4055cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4055d0:	bf18      	it	ne
  4055d2:	ea95 0f0c 	teqne	r5, ip
  4055d6:	d00c      	beq.n	4055f2 <__aeabi_dmul+0x206>
  4055d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4055dc:	bf18      	it	ne
  4055de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4055e2:	d1d1      	bne.n	405588 <__aeabi_dmul+0x19c>
  4055e4:	ea81 0103 	eor.w	r1, r1, r3
  4055e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4055ec:	f04f 0000 	mov.w	r0, #0
  4055f0:	bd70      	pop	{r4, r5, r6, pc}
  4055f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4055f6:	bf06      	itte	eq
  4055f8:	4610      	moveq	r0, r2
  4055fa:	4619      	moveq	r1, r3
  4055fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405600:	d019      	beq.n	405636 <__aeabi_dmul+0x24a>
  405602:	ea94 0f0c 	teq	r4, ip
  405606:	d102      	bne.n	40560e <__aeabi_dmul+0x222>
  405608:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40560c:	d113      	bne.n	405636 <__aeabi_dmul+0x24a>
  40560e:	ea95 0f0c 	teq	r5, ip
  405612:	d105      	bne.n	405620 <__aeabi_dmul+0x234>
  405614:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405618:	bf1c      	itt	ne
  40561a:	4610      	movne	r0, r2
  40561c:	4619      	movne	r1, r3
  40561e:	d10a      	bne.n	405636 <__aeabi_dmul+0x24a>
  405620:	ea81 0103 	eor.w	r1, r1, r3
  405624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405628:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40562c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405630:	f04f 0000 	mov.w	r0, #0
  405634:	bd70      	pop	{r4, r5, r6, pc}
  405636:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40563a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40563e:	bd70      	pop	{r4, r5, r6, pc}

00405640 <__aeabi_ddiv>:
  405640:	b570      	push	{r4, r5, r6, lr}
  405642:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40564a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40564e:	bf1d      	ittte	ne
  405650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405654:	ea94 0f0c 	teqne	r4, ip
  405658:	ea95 0f0c 	teqne	r5, ip
  40565c:	f000 f8a7 	bleq	4057ae <__aeabi_ddiv+0x16e>
  405660:	eba4 0405 	sub.w	r4, r4, r5
  405664:	ea81 0e03 	eor.w	lr, r1, r3
  405668:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40566c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405670:	f000 8088 	beq.w	405784 <__aeabi_ddiv+0x144>
  405674:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405678:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40567c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405680:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405684:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405688:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40568c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405690:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405694:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405698:	429d      	cmp	r5, r3
  40569a:	bf08      	it	eq
  40569c:	4296      	cmpeq	r6, r2
  40569e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4056a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4056a6:	d202      	bcs.n	4056ae <__aeabi_ddiv+0x6e>
  4056a8:	085b      	lsrs	r3, r3, #1
  4056aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4056ae:	1ab6      	subs	r6, r6, r2
  4056b0:	eb65 0503 	sbc.w	r5, r5, r3
  4056b4:	085b      	lsrs	r3, r3, #1
  4056b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4056ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4056be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4056c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4056c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4056ca:	bf22      	ittt	cs
  4056cc:	1ab6      	subcs	r6, r6, r2
  4056ce:	4675      	movcs	r5, lr
  4056d0:	ea40 000c 	orrcs.w	r0, r0, ip
  4056d4:	085b      	lsrs	r3, r3, #1
  4056d6:	ea4f 0232 	mov.w	r2, r2, rrx
  4056da:	ebb6 0e02 	subs.w	lr, r6, r2
  4056de:	eb75 0e03 	sbcs.w	lr, r5, r3
  4056e2:	bf22      	ittt	cs
  4056e4:	1ab6      	subcs	r6, r6, r2
  4056e6:	4675      	movcs	r5, lr
  4056e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4056ec:	085b      	lsrs	r3, r3, #1
  4056ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4056f2:	ebb6 0e02 	subs.w	lr, r6, r2
  4056f6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4056fa:	bf22      	ittt	cs
  4056fc:	1ab6      	subcs	r6, r6, r2
  4056fe:	4675      	movcs	r5, lr
  405700:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405704:	085b      	lsrs	r3, r3, #1
  405706:	ea4f 0232 	mov.w	r2, r2, rrx
  40570a:	ebb6 0e02 	subs.w	lr, r6, r2
  40570e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405712:	bf22      	ittt	cs
  405714:	1ab6      	subcs	r6, r6, r2
  405716:	4675      	movcs	r5, lr
  405718:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40571c:	ea55 0e06 	orrs.w	lr, r5, r6
  405720:	d018      	beq.n	405754 <__aeabi_ddiv+0x114>
  405722:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405726:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40572a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40572e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405732:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405736:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40573a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40573e:	d1c0      	bne.n	4056c2 <__aeabi_ddiv+0x82>
  405740:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405744:	d10b      	bne.n	40575e <__aeabi_ddiv+0x11e>
  405746:	ea41 0100 	orr.w	r1, r1, r0
  40574a:	f04f 0000 	mov.w	r0, #0
  40574e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405752:	e7b6      	b.n	4056c2 <__aeabi_ddiv+0x82>
  405754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405758:	bf04      	itt	eq
  40575a:	4301      	orreq	r1, r0
  40575c:	2000      	moveq	r0, #0
  40575e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405762:	bf88      	it	hi
  405764:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405768:	f63f aeaf 	bhi.w	4054ca <__aeabi_dmul+0xde>
  40576c:	ebb5 0c03 	subs.w	ip, r5, r3
  405770:	bf04      	itt	eq
  405772:	ebb6 0c02 	subseq.w	ip, r6, r2
  405776:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40577a:	f150 0000 	adcs.w	r0, r0, #0
  40577e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405782:	bd70      	pop	{r4, r5, r6, pc}
  405784:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405788:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40578c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405790:	bfc2      	ittt	gt
  405792:	ebd4 050c 	rsbsgt	r5, r4, ip
  405796:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40579a:	bd70      	popgt	{r4, r5, r6, pc}
  40579c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4057a0:	f04f 0e00 	mov.w	lr, #0
  4057a4:	3c01      	subs	r4, #1
  4057a6:	e690      	b.n	4054ca <__aeabi_dmul+0xde>
  4057a8:	ea45 0e06 	orr.w	lr, r5, r6
  4057ac:	e68d      	b.n	4054ca <__aeabi_dmul+0xde>
  4057ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4057b2:	ea94 0f0c 	teq	r4, ip
  4057b6:	bf08      	it	eq
  4057b8:	ea95 0f0c 	teqeq	r5, ip
  4057bc:	f43f af3b 	beq.w	405636 <__aeabi_dmul+0x24a>
  4057c0:	ea94 0f0c 	teq	r4, ip
  4057c4:	d10a      	bne.n	4057dc <__aeabi_ddiv+0x19c>
  4057c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4057ca:	f47f af34 	bne.w	405636 <__aeabi_dmul+0x24a>
  4057ce:	ea95 0f0c 	teq	r5, ip
  4057d2:	f47f af25 	bne.w	405620 <__aeabi_dmul+0x234>
  4057d6:	4610      	mov	r0, r2
  4057d8:	4619      	mov	r1, r3
  4057da:	e72c      	b.n	405636 <__aeabi_dmul+0x24a>
  4057dc:	ea95 0f0c 	teq	r5, ip
  4057e0:	d106      	bne.n	4057f0 <__aeabi_ddiv+0x1b0>
  4057e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4057e6:	f43f aefd 	beq.w	4055e4 <__aeabi_dmul+0x1f8>
  4057ea:	4610      	mov	r0, r2
  4057ec:	4619      	mov	r1, r3
  4057ee:	e722      	b.n	405636 <__aeabi_dmul+0x24a>
  4057f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4057f4:	bf18      	it	ne
  4057f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4057fa:	f47f aec5 	bne.w	405588 <__aeabi_dmul+0x19c>
  4057fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405802:	f47f af0d 	bne.w	405620 <__aeabi_dmul+0x234>
  405806:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40580a:	f47f aeeb 	bne.w	4055e4 <__aeabi_dmul+0x1f8>
  40580e:	e712      	b.n	405636 <__aeabi_dmul+0x24a>

00405810 <__gedf2>:
  405810:	f04f 3cff 	mov.w	ip, #4294967295
  405814:	e006      	b.n	405824 <__cmpdf2+0x4>
  405816:	bf00      	nop

00405818 <__ledf2>:
  405818:	f04f 0c01 	mov.w	ip, #1
  40581c:	e002      	b.n	405824 <__cmpdf2+0x4>
  40581e:	bf00      	nop

00405820 <__cmpdf2>:
  405820:	f04f 0c01 	mov.w	ip, #1
  405824:	f84d cd04 	str.w	ip, [sp, #-4]!
  405828:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40582c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405830:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405834:	bf18      	it	ne
  405836:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40583a:	d01b      	beq.n	405874 <__cmpdf2+0x54>
  40583c:	b001      	add	sp, #4
  40583e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405842:	bf0c      	ite	eq
  405844:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405848:	ea91 0f03 	teqne	r1, r3
  40584c:	bf02      	ittt	eq
  40584e:	ea90 0f02 	teqeq	r0, r2
  405852:	2000      	moveq	r0, #0
  405854:	4770      	bxeq	lr
  405856:	f110 0f00 	cmn.w	r0, #0
  40585a:	ea91 0f03 	teq	r1, r3
  40585e:	bf58      	it	pl
  405860:	4299      	cmppl	r1, r3
  405862:	bf08      	it	eq
  405864:	4290      	cmpeq	r0, r2
  405866:	bf2c      	ite	cs
  405868:	17d8      	asrcs	r0, r3, #31
  40586a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40586e:	f040 0001 	orr.w	r0, r0, #1
  405872:	4770      	bx	lr
  405874:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405878:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40587c:	d102      	bne.n	405884 <__cmpdf2+0x64>
  40587e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405882:	d107      	bne.n	405894 <__cmpdf2+0x74>
  405884:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405888:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40588c:	d1d6      	bne.n	40583c <__cmpdf2+0x1c>
  40588e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405892:	d0d3      	beq.n	40583c <__cmpdf2+0x1c>
  405894:	f85d 0b04 	ldr.w	r0, [sp], #4
  405898:	4770      	bx	lr
  40589a:	bf00      	nop

0040589c <__aeabi_cdrcmple>:
  40589c:	4684      	mov	ip, r0
  40589e:	4610      	mov	r0, r2
  4058a0:	4662      	mov	r2, ip
  4058a2:	468c      	mov	ip, r1
  4058a4:	4619      	mov	r1, r3
  4058a6:	4663      	mov	r3, ip
  4058a8:	e000      	b.n	4058ac <__aeabi_cdcmpeq>
  4058aa:	bf00      	nop

004058ac <__aeabi_cdcmpeq>:
  4058ac:	b501      	push	{r0, lr}
  4058ae:	f7ff ffb7 	bl	405820 <__cmpdf2>
  4058b2:	2800      	cmp	r0, #0
  4058b4:	bf48      	it	mi
  4058b6:	f110 0f00 	cmnmi.w	r0, #0
  4058ba:	bd01      	pop	{r0, pc}

004058bc <__aeabi_dcmpeq>:
  4058bc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4058c0:	f7ff fff4 	bl	4058ac <__aeabi_cdcmpeq>
  4058c4:	bf0c      	ite	eq
  4058c6:	2001      	moveq	r0, #1
  4058c8:	2000      	movne	r0, #0
  4058ca:	f85d fb08 	ldr.w	pc, [sp], #8
  4058ce:	bf00      	nop

004058d0 <__aeabi_dcmplt>:
  4058d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4058d4:	f7ff ffea 	bl	4058ac <__aeabi_cdcmpeq>
  4058d8:	bf34      	ite	cc
  4058da:	2001      	movcc	r0, #1
  4058dc:	2000      	movcs	r0, #0
  4058de:	f85d fb08 	ldr.w	pc, [sp], #8
  4058e2:	bf00      	nop

004058e4 <__aeabi_dcmple>:
  4058e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4058e8:	f7ff ffe0 	bl	4058ac <__aeabi_cdcmpeq>
  4058ec:	bf94      	ite	ls
  4058ee:	2001      	movls	r0, #1
  4058f0:	2000      	movhi	r0, #0
  4058f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4058f6:	bf00      	nop

004058f8 <__aeabi_dcmpge>:
  4058f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4058fc:	f7ff ffce 	bl	40589c <__aeabi_cdrcmple>
  405900:	bf94      	ite	ls
  405902:	2001      	movls	r0, #1
  405904:	2000      	movhi	r0, #0
  405906:	f85d fb08 	ldr.w	pc, [sp], #8
  40590a:	bf00      	nop

0040590c <__aeabi_dcmpgt>:
  40590c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405910:	f7ff ffc4 	bl	40589c <__aeabi_cdrcmple>
  405914:	bf34      	ite	cc
  405916:	2001      	movcc	r0, #1
  405918:	2000      	movcs	r0, #0
  40591a:	f85d fb08 	ldr.w	pc, [sp], #8
  40591e:	bf00      	nop

00405920 <__aeabi_dcmpun>:
  405920:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405928:	d102      	bne.n	405930 <__aeabi_dcmpun+0x10>
  40592a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40592e:	d10a      	bne.n	405946 <__aeabi_dcmpun+0x26>
  405930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405934:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405938:	d102      	bne.n	405940 <__aeabi_dcmpun+0x20>
  40593a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40593e:	d102      	bne.n	405946 <__aeabi_dcmpun+0x26>
  405940:	f04f 0000 	mov.w	r0, #0
  405944:	4770      	bx	lr
  405946:	f04f 0001 	mov.w	r0, #1
  40594a:	4770      	bx	lr

0040594c <__aeabi_d2iz>:
  40594c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405950:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405954:	d215      	bcs.n	405982 <__aeabi_d2iz+0x36>
  405956:	d511      	bpl.n	40597c <__aeabi_d2iz+0x30>
  405958:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40595c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405960:	d912      	bls.n	405988 <__aeabi_d2iz+0x3c>
  405962:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405966:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40596a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40596e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405972:	fa23 f002 	lsr.w	r0, r3, r2
  405976:	bf18      	it	ne
  405978:	4240      	negne	r0, r0
  40597a:	4770      	bx	lr
  40597c:	f04f 0000 	mov.w	r0, #0
  405980:	4770      	bx	lr
  405982:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405986:	d105      	bne.n	405994 <__aeabi_d2iz+0x48>
  405988:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40598c:	bf08      	it	eq
  40598e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405992:	4770      	bx	lr
  405994:	f04f 0000 	mov.w	r0, #0
  405998:	4770      	bx	lr
  40599a:	bf00      	nop

0040599c <__aeabi_d2f>:
  40599c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4059a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4059a4:	bf24      	itt	cs
  4059a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4059aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4059ae:	d90d      	bls.n	4059cc <__aeabi_d2f+0x30>
  4059b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4059b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4059b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4059bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4059c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4059c4:	bf08      	it	eq
  4059c6:	f020 0001 	biceq.w	r0, r0, #1
  4059ca:	4770      	bx	lr
  4059cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4059d0:	d121      	bne.n	405a16 <__aeabi_d2f+0x7a>
  4059d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4059d6:	bfbc      	itt	lt
  4059d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4059dc:	4770      	bxlt	lr
  4059de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4059e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4059e6:	f1c2 0218 	rsb	r2, r2, #24
  4059ea:	f1c2 0c20 	rsb	ip, r2, #32
  4059ee:	fa10 f30c 	lsls.w	r3, r0, ip
  4059f2:	fa20 f002 	lsr.w	r0, r0, r2
  4059f6:	bf18      	it	ne
  4059f8:	f040 0001 	orrne.w	r0, r0, #1
  4059fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405a00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  405a04:	fa03 fc0c 	lsl.w	ip, r3, ip
  405a08:	ea40 000c 	orr.w	r0, r0, ip
  405a0c:	fa23 f302 	lsr.w	r3, r3, r2
  405a10:	ea4f 0343 	mov.w	r3, r3, lsl #1
  405a14:	e7cc      	b.n	4059b0 <__aeabi_d2f+0x14>
  405a16:	ea7f 5362 	mvns.w	r3, r2, asr #21
  405a1a:	d107      	bne.n	405a2c <__aeabi_d2f+0x90>
  405a1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  405a20:	bf1e      	ittt	ne
  405a22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  405a26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  405a2a:	4770      	bxne	lr
  405a2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  405a30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405a34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405a38:	4770      	bx	lr
  405a3a:	bf00      	nop

00405a3c <__errno>:
  405a3c:	4b01      	ldr	r3, [pc, #4]	; (405a44 <__errno+0x8>)
  405a3e:	6818      	ldr	r0, [r3, #0]
  405a40:	4770      	bx	lr
  405a42:	bf00      	nop
  405a44:	2040004c 	.word	0x2040004c

00405a48 <__libc_init_array>:
  405a48:	b570      	push	{r4, r5, r6, lr}
  405a4a:	4e0d      	ldr	r6, [pc, #52]	; (405a80 <__libc_init_array+0x38>)
  405a4c:	4c0d      	ldr	r4, [pc, #52]	; (405a84 <__libc_init_array+0x3c>)
  405a4e:	1ba4      	subs	r4, r4, r6
  405a50:	10a4      	asrs	r4, r4, #2
  405a52:	2500      	movs	r5, #0
  405a54:	42a5      	cmp	r5, r4
  405a56:	d109      	bne.n	405a6c <__libc_init_array+0x24>
  405a58:	4e0b      	ldr	r6, [pc, #44]	; (405a88 <__libc_init_array+0x40>)
  405a5a:	4c0c      	ldr	r4, [pc, #48]	; (405a8c <__libc_init_array+0x44>)
  405a5c:	f003 f8e8 	bl	408c30 <_init>
  405a60:	1ba4      	subs	r4, r4, r6
  405a62:	10a4      	asrs	r4, r4, #2
  405a64:	2500      	movs	r5, #0
  405a66:	42a5      	cmp	r5, r4
  405a68:	d105      	bne.n	405a76 <__libc_init_array+0x2e>
  405a6a:	bd70      	pop	{r4, r5, r6, pc}
  405a6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  405a70:	4798      	blx	r3
  405a72:	3501      	adds	r5, #1
  405a74:	e7ee      	b.n	405a54 <__libc_init_array+0xc>
  405a76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  405a7a:	4798      	blx	r3
  405a7c:	3501      	adds	r5, #1
  405a7e:	e7f2      	b.n	405a66 <__libc_init_array+0x1e>
  405a80:	00408c3c 	.word	0x00408c3c
  405a84:	00408c3c 	.word	0x00408c3c
  405a88:	00408c3c 	.word	0x00408c3c
  405a8c:	00408c40 	.word	0x00408c40

00405a90 <malloc>:
  405a90:	4b02      	ldr	r3, [pc, #8]	; (405a9c <malloc+0xc>)
  405a92:	4601      	mov	r1, r0
  405a94:	6818      	ldr	r0, [r3, #0]
  405a96:	f000 b865 	b.w	405b64 <_malloc_r>
  405a9a:	bf00      	nop
  405a9c:	2040004c 	.word	0x2040004c

00405aa0 <memcpy>:
  405aa0:	b510      	push	{r4, lr}
  405aa2:	1e43      	subs	r3, r0, #1
  405aa4:	440a      	add	r2, r1
  405aa6:	4291      	cmp	r1, r2
  405aa8:	d100      	bne.n	405aac <memcpy+0xc>
  405aaa:	bd10      	pop	{r4, pc}
  405aac:	f811 4b01 	ldrb.w	r4, [r1], #1
  405ab0:	f803 4f01 	strb.w	r4, [r3, #1]!
  405ab4:	e7f7      	b.n	405aa6 <memcpy+0x6>

00405ab6 <memset>:
  405ab6:	4402      	add	r2, r0
  405ab8:	4603      	mov	r3, r0
  405aba:	4293      	cmp	r3, r2
  405abc:	d100      	bne.n	405ac0 <memset+0xa>
  405abe:	4770      	bx	lr
  405ac0:	f803 1b01 	strb.w	r1, [r3], #1
  405ac4:	e7f9      	b.n	405aba <memset+0x4>
	...

00405ac8 <_free_r>:
  405ac8:	b538      	push	{r3, r4, r5, lr}
  405aca:	4605      	mov	r5, r0
  405acc:	2900      	cmp	r1, #0
  405ace:	d045      	beq.n	405b5c <_free_r+0x94>
  405ad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
  405ad4:	1f0c      	subs	r4, r1, #4
  405ad6:	2b00      	cmp	r3, #0
  405ad8:	bfb8      	it	lt
  405ada:	18e4      	addlt	r4, r4, r3
  405adc:	f001 fe88 	bl	4077f0 <__malloc_lock>
  405ae0:	4a1f      	ldr	r2, [pc, #124]	; (405b60 <_free_r+0x98>)
  405ae2:	6813      	ldr	r3, [r2, #0]
  405ae4:	4610      	mov	r0, r2
  405ae6:	b933      	cbnz	r3, 405af6 <_free_r+0x2e>
  405ae8:	6063      	str	r3, [r4, #4]
  405aea:	6014      	str	r4, [r2, #0]
  405aec:	4628      	mov	r0, r5
  405aee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405af2:	f001 be7e 	b.w	4077f2 <__malloc_unlock>
  405af6:	42a3      	cmp	r3, r4
  405af8:	d90c      	bls.n	405b14 <_free_r+0x4c>
  405afa:	6821      	ldr	r1, [r4, #0]
  405afc:	1862      	adds	r2, r4, r1
  405afe:	4293      	cmp	r3, r2
  405b00:	bf04      	itt	eq
  405b02:	681a      	ldreq	r2, [r3, #0]
  405b04:	685b      	ldreq	r3, [r3, #4]
  405b06:	6063      	str	r3, [r4, #4]
  405b08:	bf04      	itt	eq
  405b0a:	1852      	addeq	r2, r2, r1
  405b0c:	6022      	streq	r2, [r4, #0]
  405b0e:	6004      	str	r4, [r0, #0]
  405b10:	e7ec      	b.n	405aec <_free_r+0x24>
  405b12:	4613      	mov	r3, r2
  405b14:	685a      	ldr	r2, [r3, #4]
  405b16:	b10a      	cbz	r2, 405b1c <_free_r+0x54>
  405b18:	42a2      	cmp	r2, r4
  405b1a:	d9fa      	bls.n	405b12 <_free_r+0x4a>
  405b1c:	6819      	ldr	r1, [r3, #0]
  405b1e:	1858      	adds	r0, r3, r1
  405b20:	42a0      	cmp	r0, r4
  405b22:	d10b      	bne.n	405b3c <_free_r+0x74>
  405b24:	6820      	ldr	r0, [r4, #0]
  405b26:	4401      	add	r1, r0
  405b28:	1858      	adds	r0, r3, r1
  405b2a:	4282      	cmp	r2, r0
  405b2c:	6019      	str	r1, [r3, #0]
  405b2e:	d1dd      	bne.n	405aec <_free_r+0x24>
  405b30:	6810      	ldr	r0, [r2, #0]
  405b32:	6852      	ldr	r2, [r2, #4]
  405b34:	605a      	str	r2, [r3, #4]
  405b36:	4401      	add	r1, r0
  405b38:	6019      	str	r1, [r3, #0]
  405b3a:	e7d7      	b.n	405aec <_free_r+0x24>
  405b3c:	d902      	bls.n	405b44 <_free_r+0x7c>
  405b3e:	230c      	movs	r3, #12
  405b40:	602b      	str	r3, [r5, #0]
  405b42:	e7d3      	b.n	405aec <_free_r+0x24>
  405b44:	6820      	ldr	r0, [r4, #0]
  405b46:	1821      	adds	r1, r4, r0
  405b48:	428a      	cmp	r2, r1
  405b4a:	bf04      	itt	eq
  405b4c:	6811      	ldreq	r1, [r2, #0]
  405b4e:	6852      	ldreq	r2, [r2, #4]
  405b50:	6062      	str	r2, [r4, #4]
  405b52:	bf04      	itt	eq
  405b54:	1809      	addeq	r1, r1, r0
  405b56:	6021      	streq	r1, [r4, #0]
  405b58:	605c      	str	r4, [r3, #4]
  405b5a:	e7c7      	b.n	405aec <_free_r+0x24>
  405b5c:	bd38      	pop	{r3, r4, r5, pc}
  405b5e:	bf00      	nop
  405b60:	20400540 	.word	0x20400540

00405b64 <_malloc_r>:
  405b64:	b570      	push	{r4, r5, r6, lr}
  405b66:	1ccd      	adds	r5, r1, #3
  405b68:	f025 0503 	bic.w	r5, r5, #3
  405b6c:	3508      	adds	r5, #8
  405b6e:	2d0c      	cmp	r5, #12
  405b70:	bf38      	it	cc
  405b72:	250c      	movcc	r5, #12
  405b74:	2d00      	cmp	r5, #0
  405b76:	4606      	mov	r6, r0
  405b78:	db01      	blt.n	405b7e <_malloc_r+0x1a>
  405b7a:	42a9      	cmp	r1, r5
  405b7c:	d903      	bls.n	405b86 <_malloc_r+0x22>
  405b7e:	230c      	movs	r3, #12
  405b80:	6033      	str	r3, [r6, #0]
  405b82:	2000      	movs	r0, #0
  405b84:	bd70      	pop	{r4, r5, r6, pc}
  405b86:	f001 fe33 	bl	4077f0 <__malloc_lock>
  405b8a:	4a23      	ldr	r2, [pc, #140]	; (405c18 <_malloc_r+0xb4>)
  405b8c:	6814      	ldr	r4, [r2, #0]
  405b8e:	4621      	mov	r1, r4
  405b90:	b991      	cbnz	r1, 405bb8 <_malloc_r+0x54>
  405b92:	4c22      	ldr	r4, [pc, #136]	; (405c1c <_malloc_r+0xb8>)
  405b94:	6823      	ldr	r3, [r4, #0]
  405b96:	b91b      	cbnz	r3, 405ba0 <_malloc_r+0x3c>
  405b98:	4630      	mov	r0, r6
  405b9a:	f000 fcb9 	bl	406510 <_sbrk_r>
  405b9e:	6020      	str	r0, [r4, #0]
  405ba0:	4629      	mov	r1, r5
  405ba2:	4630      	mov	r0, r6
  405ba4:	f000 fcb4 	bl	406510 <_sbrk_r>
  405ba8:	1c43      	adds	r3, r0, #1
  405baa:	d126      	bne.n	405bfa <_malloc_r+0x96>
  405bac:	230c      	movs	r3, #12
  405bae:	6033      	str	r3, [r6, #0]
  405bb0:	4630      	mov	r0, r6
  405bb2:	f001 fe1e 	bl	4077f2 <__malloc_unlock>
  405bb6:	e7e4      	b.n	405b82 <_malloc_r+0x1e>
  405bb8:	680b      	ldr	r3, [r1, #0]
  405bba:	1b5b      	subs	r3, r3, r5
  405bbc:	d41a      	bmi.n	405bf4 <_malloc_r+0x90>
  405bbe:	2b0b      	cmp	r3, #11
  405bc0:	d90f      	bls.n	405be2 <_malloc_r+0x7e>
  405bc2:	600b      	str	r3, [r1, #0]
  405bc4:	50cd      	str	r5, [r1, r3]
  405bc6:	18cc      	adds	r4, r1, r3
  405bc8:	4630      	mov	r0, r6
  405bca:	f001 fe12 	bl	4077f2 <__malloc_unlock>
  405bce:	f104 000b 	add.w	r0, r4, #11
  405bd2:	1d23      	adds	r3, r4, #4
  405bd4:	f020 0007 	bic.w	r0, r0, #7
  405bd8:	1ac3      	subs	r3, r0, r3
  405bda:	d01b      	beq.n	405c14 <_malloc_r+0xb0>
  405bdc:	425a      	negs	r2, r3
  405bde:	50e2      	str	r2, [r4, r3]
  405be0:	bd70      	pop	{r4, r5, r6, pc}
  405be2:	428c      	cmp	r4, r1
  405be4:	bf0d      	iteet	eq
  405be6:	6863      	ldreq	r3, [r4, #4]
  405be8:	684b      	ldrne	r3, [r1, #4]
  405bea:	6063      	strne	r3, [r4, #4]
  405bec:	6013      	streq	r3, [r2, #0]
  405bee:	bf18      	it	ne
  405bf0:	460c      	movne	r4, r1
  405bf2:	e7e9      	b.n	405bc8 <_malloc_r+0x64>
  405bf4:	460c      	mov	r4, r1
  405bf6:	6849      	ldr	r1, [r1, #4]
  405bf8:	e7ca      	b.n	405b90 <_malloc_r+0x2c>
  405bfa:	1cc4      	adds	r4, r0, #3
  405bfc:	f024 0403 	bic.w	r4, r4, #3
  405c00:	42a0      	cmp	r0, r4
  405c02:	d005      	beq.n	405c10 <_malloc_r+0xac>
  405c04:	1a21      	subs	r1, r4, r0
  405c06:	4630      	mov	r0, r6
  405c08:	f000 fc82 	bl	406510 <_sbrk_r>
  405c0c:	3001      	adds	r0, #1
  405c0e:	d0cd      	beq.n	405bac <_malloc_r+0x48>
  405c10:	6025      	str	r5, [r4, #0]
  405c12:	e7d9      	b.n	405bc8 <_malloc_r+0x64>
  405c14:	bd70      	pop	{r4, r5, r6, pc}
  405c16:	bf00      	nop
  405c18:	20400540 	.word	0x20400540
  405c1c:	20400544 	.word	0x20400544

00405c20 <__cvt>:
  405c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405c24:	b088      	sub	sp, #32
  405c26:	2b00      	cmp	r3, #0
  405c28:	9f14      	ldr	r7, [sp, #80]	; 0x50
  405c2a:	9912      	ldr	r1, [sp, #72]	; 0x48
  405c2c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405c2e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  405c32:	461e      	mov	r6, r3
  405c34:	f027 0720 	bic.w	r7, r7, #32
  405c38:	bfbb      	ittet	lt
  405c3a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  405c3e:	461e      	movlt	r6, r3
  405c40:	2300      	movge	r3, #0
  405c42:	232d      	movlt	r3, #45	; 0x2d
  405c44:	2f46      	cmp	r7, #70	; 0x46
  405c46:	4614      	mov	r4, r2
  405c48:	700b      	strb	r3, [r1, #0]
  405c4a:	d004      	beq.n	405c56 <__cvt+0x36>
  405c4c:	2f45      	cmp	r7, #69	; 0x45
  405c4e:	d100      	bne.n	405c52 <__cvt+0x32>
  405c50:	3501      	adds	r5, #1
  405c52:	2302      	movs	r3, #2
  405c54:	e000      	b.n	405c58 <__cvt+0x38>
  405c56:	2303      	movs	r3, #3
  405c58:	aa07      	add	r2, sp, #28
  405c5a:	9204      	str	r2, [sp, #16]
  405c5c:	aa06      	add	r2, sp, #24
  405c5e:	9203      	str	r2, [sp, #12]
  405c60:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  405c64:	4622      	mov	r2, r4
  405c66:	4633      	mov	r3, r6
  405c68:	f000 fdae 	bl	4067c8 <_dtoa_r>
  405c6c:	2f47      	cmp	r7, #71	; 0x47
  405c6e:	4680      	mov	r8, r0
  405c70:	d102      	bne.n	405c78 <__cvt+0x58>
  405c72:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405c74:	07db      	lsls	r3, r3, #31
  405c76:	d526      	bpl.n	405cc6 <__cvt+0xa6>
  405c78:	2f46      	cmp	r7, #70	; 0x46
  405c7a:	eb08 0905 	add.w	r9, r8, r5
  405c7e:	d111      	bne.n	405ca4 <__cvt+0x84>
  405c80:	f898 3000 	ldrb.w	r3, [r8]
  405c84:	2b30      	cmp	r3, #48	; 0x30
  405c86:	d10a      	bne.n	405c9e <__cvt+0x7e>
  405c88:	2200      	movs	r2, #0
  405c8a:	2300      	movs	r3, #0
  405c8c:	4620      	mov	r0, r4
  405c8e:	4631      	mov	r1, r6
  405c90:	f7ff fe14 	bl	4058bc <__aeabi_dcmpeq>
  405c94:	b918      	cbnz	r0, 405c9e <__cvt+0x7e>
  405c96:	f1c5 0501 	rsb	r5, r5, #1
  405c9a:	f8ca 5000 	str.w	r5, [sl]
  405c9e:	f8da 3000 	ldr.w	r3, [sl]
  405ca2:	4499      	add	r9, r3
  405ca4:	2200      	movs	r2, #0
  405ca6:	2300      	movs	r3, #0
  405ca8:	4620      	mov	r0, r4
  405caa:	4631      	mov	r1, r6
  405cac:	f7ff fe06 	bl	4058bc <__aeabi_dcmpeq>
  405cb0:	b938      	cbnz	r0, 405cc2 <__cvt+0xa2>
  405cb2:	2230      	movs	r2, #48	; 0x30
  405cb4:	9b07      	ldr	r3, [sp, #28]
  405cb6:	4599      	cmp	r9, r3
  405cb8:	d905      	bls.n	405cc6 <__cvt+0xa6>
  405cba:	1c59      	adds	r1, r3, #1
  405cbc:	9107      	str	r1, [sp, #28]
  405cbe:	701a      	strb	r2, [r3, #0]
  405cc0:	e7f8      	b.n	405cb4 <__cvt+0x94>
  405cc2:	f8cd 901c 	str.w	r9, [sp, #28]
  405cc6:	9b07      	ldr	r3, [sp, #28]
  405cc8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405cca:	eba3 0308 	sub.w	r3, r3, r8
  405cce:	4640      	mov	r0, r8
  405cd0:	6013      	str	r3, [r2, #0]
  405cd2:	b008      	add	sp, #32
  405cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405cd8 <__exponent>:
  405cd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  405cda:	4603      	mov	r3, r0
  405cdc:	2900      	cmp	r1, #0
  405cde:	bfb8      	it	lt
  405ce0:	4249      	neglt	r1, r1
  405ce2:	f803 2b02 	strb.w	r2, [r3], #2
  405ce6:	bfb4      	ite	lt
  405ce8:	222d      	movlt	r2, #45	; 0x2d
  405cea:	222b      	movge	r2, #43	; 0x2b
  405cec:	2909      	cmp	r1, #9
  405cee:	7042      	strb	r2, [r0, #1]
  405cf0:	dd20      	ble.n	405d34 <__exponent+0x5c>
  405cf2:	f10d 0207 	add.w	r2, sp, #7
  405cf6:	4617      	mov	r7, r2
  405cf8:	260a      	movs	r6, #10
  405cfa:	fb91 f5f6 	sdiv	r5, r1, r6
  405cfe:	fb06 1115 	mls	r1, r6, r5, r1
  405d02:	3130      	adds	r1, #48	; 0x30
  405d04:	2d09      	cmp	r5, #9
  405d06:	f802 1c01 	strb.w	r1, [r2, #-1]
  405d0a:	f102 34ff 	add.w	r4, r2, #4294967295
  405d0e:	4629      	mov	r1, r5
  405d10:	dc09      	bgt.n	405d26 <__exponent+0x4e>
  405d12:	3130      	adds	r1, #48	; 0x30
  405d14:	3a02      	subs	r2, #2
  405d16:	f804 1c01 	strb.w	r1, [r4, #-1]
  405d1a:	42ba      	cmp	r2, r7
  405d1c:	461c      	mov	r4, r3
  405d1e:	d304      	bcc.n	405d2a <__exponent+0x52>
  405d20:	1a20      	subs	r0, r4, r0
  405d22:	b003      	add	sp, #12
  405d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d26:	4622      	mov	r2, r4
  405d28:	e7e7      	b.n	405cfa <__exponent+0x22>
  405d2a:	f812 1b01 	ldrb.w	r1, [r2], #1
  405d2e:	f803 1b01 	strb.w	r1, [r3], #1
  405d32:	e7f2      	b.n	405d1a <__exponent+0x42>
  405d34:	2230      	movs	r2, #48	; 0x30
  405d36:	461c      	mov	r4, r3
  405d38:	4411      	add	r1, r2
  405d3a:	f804 2b02 	strb.w	r2, [r4], #2
  405d3e:	7059      	strb	r1, [r3, #1]
  405d40:	e7ee      	b.n	405d20 <__exponent+0x48>
	...

00405d44 <_printf_float>:
  405d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d48:	b091      	sub	sp, #68	; 0x44
  405d4a:	460c      	mov	r4, r1
  405d4c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  405d4e:	4693      	mov	fp, r2
  405d50:	461e      	mov	r6, r3
  405d52:	4605      	mov	r5, r0
  405d54:	f001 fc86 	bl	407664 <_localeconv_r>
  405d58:	6803      	ldr	r3, [r0, #0]
  405d5a:	9309      	str	r3, [sp, #36]	; 0x24
  405d5c:	4618      	mov	r0, r3
  405d5e:	f000 fc9d 	bl	40669c <strlen>
  405d62:	2300      	movs	r3, #0
  405d64:	930e      	str	r3, [sp, #56]	; 0x38
  405d66:	683b      	ldr	r3, [r7, #0]
  405d68:	900a      	str	r0, [sp, #40]	; 0x28
  405d6a:	3307      	adds	r3, #7
  405d6c:	f023 0307 	bic.w	r3, r3, #7
  405d70:	f103 0208 	add.w	r2, r3, #8
  405d74:	f894 8018 	ldrb.w	r8, [r4, #24]
  405d78:	f8d4 a000 	ldr.w	sl, [r4]
  405d7c:	603a      	str	r2, [r7, #0]
  405d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405d82:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  405d86:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  405d8a:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  405d8c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  405d90:	930b      	str	r3, [sp, #44]	; 0x2c
  405d92:	f04f 32ff 	mov.w	r2, #4294967295
  405d96:	4ba6      	ldr	r3, [pc, #664]	; (406030 <_printf_float+0x2ec>)
  405d98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405d9a:	4638      	mov	r0, r7
  405d9c:	f7ff fdc0 	bl	405920 <__aeabi_dcmpun>
  405da0:	2800      	cmp	r0, #0
  405da2:	f040 81f7 	bne.w	406194 <_printf_float+0x450>
  405da6:	f04f 32ff 	mov.w	r2, #4294967295
  405daa:	4ba1      	ldr	r3, [pc, #644]	; (406030 <_printf_float+0x2ec>)
  405dac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405dae:	4638      	mov	r0, r7
  405db0:	f7ff fd98 	bl	4058e4 <__aeabi_dcmple>
  405db4:	2800      	cmp	r0, #0
  405db6:	f040 81ed 	bne.w	406194 <_printf_float+0x450>
  405dba:	2200      	movs	r2, #0
  405dbc:	2300      	movs	r3, #0
  405dbe:	4638      	mov	r0, r7
  405dc0:	4649      	mov	r1, r9
  405dc2:	f7ff fd85 	bl	4058d0 <__aeabi_dcmplt>
  405dc6:	b110      	cbz	r0, 405dce <_printf_float+0x8a>
  405dc8:	232d      	movs	r3, #45	; 0x2d
  405dca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  405dce:	4b99      	ldr	r3, [pc, #612]	; (406034 <_printf_float+0x2f0>)
  405dd0:	4f99      	ldr	r7, [pc, #612]	; (406038 <_printf_float+0x2f4>)
  405dd2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405dd6:	bf98      	it	ls
  405dd8:	461f      	movls	r7, r3
  405dda:	2303      	movs	r3, #3
  405ddc:	6123      	str	r3, [r4, #16]
  405dde:	f02a 0304 	bic.w	r3, sl, #4
  405de2:	6023      	str	r3, [r4, #0]
  405de4:	f04f 0900 	mov.w	r9, #0
  405de8:	9600      	str	r6, [sp, #0]
  405dea:	465b      	mov	r3, fp
  405dec:	aa0f      	add	r2, sp, #60	; 0x3c
  405dee:	4621      	mov	r1, r4
  405df0:	4628      	mov	r0, r5
  405df2:	f000 f9df 	bl	4061b4 <_printf_common>
  405df6:	3001      	adds	r0, #1
  405df8:	f040 809a 	bne.w	405f30 <_printf_float+0x1ec>
  405dfc:	f04f 30ff 	mov.w	r0, #4294967295
  405e00:	b011      	add	sp, #68	; 0x44
  405e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e06:	6862      	ldr	r2, [r4, #4]
  405e08:	1c53      	adds	r3, r2, #1
  405e0a:	a80e      	add	r0, sp, #56	; 0x38
  405e0c:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  405e10:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  405e14:	d141      	bne.n	405e9a <_printf_float+0x156>
  405e16:	2206      	movs	r2, #6
  405e18:	6062      	str	r2, [r4, #4]
  405e1a:	6023      	str	r3, [r4, #0]
  405e1c:	2100      	movs	r1, #0
  405e1e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  405e22:	9301      	str	r3, [sp, #4]
  405e24:	6863      	ldr	r3, [r4, #4]
  405e26:	9005      	str	r0, [sp, #20]
  405e28:	9202      	str	r2, [sp, #8]
  405e2a:	9300      	str	r3, [sp, #0]
  405e2c:	463a      	mov	r2, r7
  405e2e:	464b      	mov	r3, r9
  405e30:	9106      	str	r1, [sp, #24]
  405e32:	f8cd 8010 	str.w	r8, [sp, #16]
  405e36:	f8cd e00c 	str.w	lr, [sp, #12]
  405e3a:	4628      	mov	r0, r5
  405e3c:	f7ff fef0 	bl	405c20 <__cvt>
  405e40:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  405e44:	2b47      	cmp	r3, #71	; 0x47
  405e46:	4607      	mov	r7, r0
  405e48:	d109      	bne.n	405e5e <_printf_float+0x11a>
  405e4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405e4c:	1cd8      	adds	r0, r3, #3
  405e4e:	db02      	blt.n	405e56 <_printf_float+0x112>
  405e50:	6862      	ldr	r2, [r4, #4]
  405e52:	4293      	cmp	r3, r2
  405e54:	dd59      	ble.n	405f0a <_printf_float+0x1c6>
  405e56:	f1a8 0802 	sub.w	r8, r8, #2
  405e5a:	fa5f f888 	uxtb.w	r8, r8
  405e5e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  405e62:	990d      	ldr	r1, [sp, #52]	; 0x34
  405e64:	d836      	bhi.n	405ed4 <_printf_float+0x190>
  405e66:	3901      	subs	r1, #1
  405e68:	4642      	mov	r2, r8
  405e6a:	f104 0050 	add.w	r0, r4, #80	; 0x50
  405e6e:	910d      	str	r1, [sp, #52]	; 0x34
  405e70:	f7ff ff32 	bl	405cd8 <__exponent>
  405e74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405e76:	1883      	adds	r3, r0, r2
  405e78:	2a01      	cmp	r2, #1
  405e7a:	4681      	mov	r9, r0
  405e7c:	6123      	str	r3, [r4, #16]
  405e7e:	dc02      	bgt.n	405e86 <_printf_float+0x142>
  405e80:	6822      	ldr	r2, [r4, #0]
  405e82:	07d1      	lsls	r1, r2, #31
  405e84:	d501      	bpl.n	405e8a <_printf_float+0x146>
  405e86:	3301      	adds	r3, #1
  405e88:	6123      	str	r3, [r4, #16]
  405e8a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  405e8e:	2b00      	cmp	r3, #0
  405e90:	d0aa      	beq.n	405de8 <_printf_float+0xa4>
  405e92:	232d      	movs	r3, #45	; 0x2d
  405e94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  405e98:	e7a6      	b.n	405de8 <_printf_float+0xa4>
  405e9a:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  405e9e:	d002      	beq.n	405ea6 <_printf_float+0x162>
  405ea0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405ea4:	d1b9      	bne.n	405e1a <_printf_float+0xd6>
  405ea6:	b19a      	cbz	r2, 405ed0 <_printf_float+0x18c>
  405ea8:	2100      	movs	r1, #0
  405eaa:	9106      	str	r1, [sp, #24]
  405eac:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  405eb0:	e88d 000c 	stmia.w	sp, {r2, r3}
  405eb4:	6023      	str	r3, [r4, #0]
  405eb6:	9005      	str	r0, [sp, #20]
  405eb8:	463a      	mov	r2, r7
  405eba:	f8cd 8010 	str.w	r8, [sp, #16]
  405ebe:	f8cd e00c 	str.w	lr, [sp, #12]
  405ec2:	9102      	str	r1, [sp, #8]
  405ec4:	464b      	mov	r3, r9
  405ec6:	4628      	mov	r0, r5
  405ec8:	f7ff feaa 	bl	405c20 <__cvt>
  405ecc:	4607      	mov	r7, r0
  405ece:	e7bc      	b.n	405e4a <_printf_float+0x106>
  405ed0:	2201      	movs	r2, #1
  405ed2:	e7a1      	b.n	405e18 <_printf_float+0xd4>
  405ed4:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  405ed8:	d119      	bne.n	405f0e <_printf_float+0x1ca>
  405eda:	2900      	cmp	r1, #0
  405edc:	6863      	ldr	r3, [r4, #4]
  405ede:	dd0c      	ble.n	405efa <_printf_float+0x1b6>
  405ee0:	6121      	str	r1, [r4, #16]
  405ee2:	b913      	cbnz	r3, 405eea <_printf_float+0x1a6>
  405ee4:	6822      	ldr	r2, [r4, #0]
  405ee6:	07d2      	lsls	r2, r2, #31
  405ee8:	d502      	bpl.n	405ef0 <_printf_float+0x1ac>
  405eea:	3301      	adds	r3, #1
  405eec:	440b      	add	r3, r1
  405eee:	6123      	str	r3, [r4, #16]
  405ef0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405ef2:	65a3      	str	r3, [r4, #88]	; 0x58
  405ef4:	f04f 0900 	mov.w	r9, #0
  405ef8:	e7c7      	b.n	405e8a <_printf_float+0x146>
  405efa:	b913      	cbnz	r3, 405f02 <_printf_float+0x1be>
  405efc:	6822      	ldr	r2, [r4, #0]
  405efe:	07d0      	lsls	r0, r2, #31
  405f00:	d501      	bpl.n	405f06 <_printf_float+0x1c2>
  405f02:	3302      	adds	r3, #2
  405f04:	e7f3      	b.n	405eee <_printf_float+0x1aa>
  405f06:	2301      	movs	r3, #1
  405f08:	e7f1      	b.n	405eee <_printf_float+0x1aa>
  405f0a:	f04f 0867 	mov.w	r8, #103	; 0x67
  405f0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405f10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405f12:	4293      	cmp	r3, r2
  405f14:	db05      	blt.n	405f22 <_printf_float+0x1de>
  405f16:	6822      	ldr	r2, [r4, #0]
  405f18:	6123      	str	r3, [r4, #16]
  405f1a:	07d1      	lsls	r1, r2, #31
  405f1c:	d5e8      	bpl.n	405ef0 <_printf_float+0x1ac>
  405f1e:	3301      	adds	r3, #1
  405f20:	e7e5      	b.n	405eee <_printf_float+0x1aa>
  405f22:	2b00      	cmp	r3, #0
  405f24:	bfd4      	ite	le
  405f26:	f1c3 0302 	rsble	r3, r3, #2
  405f2a:	2301      	movgt	r3, #1
  405f2c:	4413      	add	r3, r2
  405f2e:	e7de      	b.n	405eee <_printf_float+0x1aa>
  405f30:	6823      	ldr	r3, [r4, #0]
  405f32:	055a      	lsls	r2, r3, #21
  405f34:	d407      	bmi.n	405f46 <_printf_float+0x202>
  405f36:	6923      	ldr	r3, [r4, #16]
  405f38:	463a      	mov	r2, r7
  405f3a:	4659      	mov	r1, fp
  405f3c:	4628      	mov	r0, r5
  405f3e:	47b0      	blx	r6
  405f40:	3001      	adds	r0, #1
  405f42:	d12a      	bne.n	405f9a <_printf_float+0x256>
  405f44:	e75a      	b.n	405dfc <_printf_float+0xb8>
  405f46:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  405f4a:	f240 80dc 	bls.w	406106 <_printf_float+0x3c2>
  405f4e:	2200      	movs	r2, #0
  405f50:	2300      	movs	r3, #0
  405f52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  405f56:	f7ff fcb1 	bl	4058bc <__aeabi_dcmpeq>
  405f5a:	2800      	cmp	r0, #0
  405f5c:	d039      	beq.n	405fd2 <_printf_float+0x28e>
  405f5e:	2301      	movs	r3, #1
  405f60:	4a36      	ldr	r2, [pc, #216]	; (40603c <_printf_float+0x2f8>)
  405f62:	4659      	mov	r1, fp
  405f64:	4628      	mov	r0, r5
  405f66:	47b0      	blx	r6
  405f68:	3001      	adds	r0, #1
  405f6a:	f43f af47 	beq.w	405dfc <_printf_float+0xb8>
  405f6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405f70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405f72:	429a      	cmp	r2, r3
  405f74:	db02      	blt.n	405f7c <_printf_float+0x238>
  405f76:	6823      	ldr	r3, [r4, #0]
  405f78:	07d8      	lsls	r0, r3, #31
  405f7a:	d50e      	bpl.n	405f9a <_printf_float+0x256>
  405f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405f80:	4659      	mov	r1, fp
  405f82:	4628      	mov	r0, r5
  405f84:	47b0      	blx	r6
  405f86:	3001      	adds	r0, #1
  405f88:	f43f af38 	beq.w	405dfc <_printf_float+0xb8>
  405f8c:	2700      	movs	r7, #0
  405f8e:	f104 081a 	add.w	r8, r4, #26
  405f92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405f94:	3b01      	subs	r3, #1
  405f96:	429f      	cmp	r7, r3
  405f98:	db11      	blt.n	405fbe <_printf_float+0x27a>
  405f9a:	6823      	ldr	r3, [r4, #0]
  405f9c:	079f      	lsls	r7, r3, #30
  405f9e:	d508      	bpl.n	405fb2 <_printf_float+0x26e>
  405fa0:	2700      	movs	r7, #0
  405fa2:	f104 0819 	add.w	r8, r4, #25
  405fa6:	68e3      	ldr	r3, [r4, #12]
  405fa8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405faa:	1a9b      	subs	r3, r3, r2
  405fac:	429f      	cmp	r7, r3
  405fae:	f2c0 80e7 	blt.w	406180 <_printf_float+0x43c>
  405fb2:	68e0      	ldr	r0, [r4, #12]
  405fb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405fb6:	4298      	cmp	r0, r3
  405fb8:	bfb8      	it	lt
  405fba:	4618      	movlt	r0, r3
  405fbc:	e720      	b.n	405e00 <_printf_float+0xbc>
  405fbe:	2301      	movs	r3, #1
  405fc0:	4642      	mov	r2, r8
  405fc2:	4659      	mov	r1, fp
  405fc4:	4628      	mov	r0, r5
  405fc6:	47b0      	blx	r6
  405fc8:	3001      	adds	r0, #1
  405fca:	f43f af17 	beq.w	405dfc <_printf_float+0xb8>
  405fce:	3701      	adds	r7, #1
  405fd0:	e7df      	b.n	405f92 <_printf_float+0x24e>
  405fd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405fd4:	2b00      	cmp	r3, #0
  405fd6:	dc33      	bgt.n	406040 <_printf_float+0x2fc>
  405fd8:	2301      	movs	r3, #1
  405fda:	4a18      	ldr	r2, [pc, #96]	; (40603c <_printf_float+0x2f8>)
  405fdc:	4659      	mov	r1, fp
  405fde:	4628      	mov	r0, r5
  405fe0:	47b0      	blx	r6
  405fe2:	3001      	adds	r0, #1
  405fe4:	f43f af0a 	beq.w	405dfc <_printf_float+0xb8>
  405fe8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405fea:	b923      	cbnz	r3, 405ff6 <_printf_float+0x2b2>
  405fec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405fee:	b913      	cbnz	r3, 405ff6 <_printf_float+0x2b2>
  405ff0:	6823      	ldr	r3, [r4, #0]
  405ff2:	07d9      	lsls	r1, r3, #31
  405ff4:	d5d1      	bpl.n	405f9a <_printf_float+0x256>
  405ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ff8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405ffa:	4659      	mov	r1, fp
  405ffc:	4628      	mov	r0, r5
  405ffe:	47b0      	blx	r6
  406000:	3001      	adds	r0, #1
  406002:	f43f aefb 	beq.w	405dfc <_printf_float+0xb8>
  406006:	f04f 0800 	mov.w	r8, #0
  40600a:	f104 091a 	add.w	r9, r4, #26
  40600e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406010:	425b      	negs	r3, r3
  406012:	4598      	cmp	r8, r3
  406014:	db01      	blt.n	40601a <_printf_float+0x2d6>
  406016:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406018:	e78e      	b.n	405f38 <_printf_float+0x1f4>
  40601a:	2301      	movs	r3, #1
  40601c:	464a      	mov	r2, r9
  40601e:	4659      	mov	r1, fp
  406020:	4628      	mov	r0, r5
  406022:	47b0      	blx	r6
  406024:	3001      	adds	r0, #1
  406026:	f43f aee9 	beq.w	405dfc <_printf_float+0xb8>
  40602a:	f108 0801 	add.w	r8, r8, #1
  40602e:	e7ee      	b.n	40600e <_printf_float+0x2ca>
  406030:	7fefffff 	.word	0x7fefffff
  406034:	00408974 	.word	0x00408974
  406038:	00408978 	.word	0x00408978
  40603c:	00408984 	.word	0x00408984
  406040:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406042:	6da3      	ldr	r3, [r4, #88]	; 0x58
  406044:	429a      	cmp	r2, r3
  406046:	bfa8      	it	ge
  406048:	461a      	movge	r2, r3
  40604a:	2a00      	cmp	r2, #0
  40604c:	4690      	mov	r8, r2
  40604e:	dc36      	bgt.n	4060be <_printf_float+0x37a>
  406050:	f104 031a 	add.w	r3, r4, #26
  406054:	f04f 0a00 	mov.w	sl, #0
  406058:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  40605c:	930b      	str	r3, [sp, #44]	; 0x2c
  40605e:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  406062:	eba9 0308 	sub.w	r3, r9, r8
  406066:	459a      	cmp	sl, r3
  406068:	db31      	blt.n	4060ce <_printf_float+0x38a>
  40606a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40606c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40606e:	429a      	cmp	r2, r3
  406070:	db38      	blt.n	4060e4 <_printf_float+0x3a0>
  406072:	6823      	ldr	r3, [r4, #0]
  406074:	07da      	lsls	r2, r3, #31
  406076:	d435      	bmi.n	4060e4 <_printf_float+0x3a0>
  406078:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40607a:	990d      	ldr	r1, [sp, #52]	; 0x34
  40607c:	eba3 0209 	sub.w	r2, r3, r9
  406080:	eba3 0801 	sub.w	r8, r3, r1
  406084:	4590      	cmp	r8, r2
  406086:	bfa8      	it	ge
  406088:	4690      	movge	r8, r2
  40608a:	f1b8 0f00 	cmp.w	r8, #0
  40608e:	dc31      	bgt.n	4060f4 <_printf_float+0x3b0>
  406090:	2700      	movs	r7, #0
  406092:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  406096:	f104 091a 	add.w	r9, r4, #26
  40609a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40609c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40609e:	1a9b      	subs	r3, r3, r2
  4060a0:	eba3 0308 	sub.w	r3, r3, r8
  4060a4:	429f      	cmp	r7, r3
  4060a6:	f6bf af78 	bge.w	405f9a <_printf_float+0x256>
  4060aa:	2301      	movs	r3, #1
  4060ac:	464a      	mov	r2, r9
  4060ae:	4659      	mov	r1, fp
  4060b0:	4628      	mov	r0, r5
  4060b2:	47b0      	blx	r6
  4060b4:	3001      	adds	r0, #1
  4060b6:	f43f aea1 	beq.w	405dfc <_printf_float+0xb8>
  4060ba:	3701      	adds	r7, #1
  4060bc:	e7ed      	b.n	40609a <_printf_float+0x356>
  4060be:	4613      	mov	r3, r2
  4060c0:	4659      	mov	r1, fp
  4060c2:	463a      	mov	r2, r7
  4060c4:	4628      	mov	r0, r5
  4060c6:	47b0      	blx	r6
  4060c8:	3001      	adds	r0, #1
  4060ca:	d1c1      	bne.n	406050 <_printf_float+0x30c>
  4060cc:	e696      	b.n	405dfc <_printf_float+0xb8>
  4060ce:	2301      	movs	r3, #1
  4060d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4060d2:	4659      	mov	r1, fp
  4060d4:	4628      	mov	r0, r5
  4060d6:	47b0      	blx	r6
  4060d8:	3001      	adds	r0, #1
  4060da:	f43f ae8f 	beq.w	405dfc <_printf_float+0xb8>
  4060de:	f10a 0a01 	add.w	sl, sl, #1
  4060e2:	e7bc      	b.n	40605e <_printf_float+0x31a>
  4060e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4060e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4060e8:	4659      	mov	r1, fp
  4060ea:	4628      	mov	r0, r5
  4060ec:	47b0      	blx	r6
  4060ee:	3001      	adds	r0, #1
  4060f0:	d1c2      	bne.n	406078 <_printf_float+0x334>
  4060f2:	e683      	b.n	405dfc <_printf_float+0xb8>
  4060f4:	4643      	mov	r3, r8
  4060f6:	eb07 0209 	add.w	r2, r7, r9
  4060fa:	4659      	mov	r1, fp
  4060fc:	4628      	mov	r0, r5
  4060fe:	47b0      	blx	r6
  406100:	3001      	adds	r0, #1
  406102:	d1c5      	bne.n	406090 <_printf_float+0x34c>
  406104:	e67a      	b.n	405dfc <_printf_float+0xb8>
  406106:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406108:	2a01      	cmp	r2, #1
  40610a:	dc01      	bgt.n	406110 <_printf_float+0x3cc>
  40610c:	07db      	lsls	r3, r3, #31
  40610e:	d534      	bpl.n	40617a <_printf_float+0x436>
  406110:	2301      	movs	r3, #1
  406112:	463a      	mov	r2, r7
  406114:	4659      	mov	r1, fp
  406116:	4628      	mov	r0, r5
  406118:	47b0      	blx	r6
  40611a:	3001      	adds	r0, #1
  40611c:	f43f ae6e 	beq.w	405dfc <_printf_float+0xb8>
  406120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406122:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406124:	4659      	mov	r1, fp
  406126:	4628      	mov	r0, r5
  406128:	47b0      	blx	r6
  40612a:	3001      	adds	r0, #1
  40612c:	f43f ae66 	beq.w	405dfc <_printf_float+0xb8>
  406130:	2200      	movs	r2, #0
  406132:	2300      	movs	r3, #0
  406134:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  406138:	f7ff fbc0 	bl	4058bc <__aeabi_dcmpeq>
  40613c:	b150      	cbz	r0, 406154 <_printf_float+0x410>
  40613e:	2700      	movs	r7, #0
  406140:	f104 081a 	add.w	r8, r4, #26
  406144:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406146:	3b01      	subs	r3, #1
  406148:	429f      	cmp	r7, r3
  40614a:	db0c      	blt.n	406166 <_printf_float+0x422>
  40614c:	464b      	mov	r3, r9
  40614e:	f104 0250 	add.w	r2, r4, #80	; 0x50
  406152:	e6f2      	b.n	405f3a <_printf_float+0x1f6>
  406154:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406156:	1c7a      	adds	r2, r7, #1
  406158:	3b01      	subs	r3, #1
  40615a:	4659      	mov	r1, fp
  40615c:	4628      	mov	r0, r5
  40615e:	47b0      	blx	r6
  406160:	3001      	adds	r0, #1
  406162:	d1f3      	bne.n	40614c <_printf_float+0x408>
  406164:	e64a      	b.n	405dfc <_printf_float+0xb8>
  406166:	2301      	movs	r3, #1
  406168:	4642      	mov	r2, r8
  40616a:	4659      	mov	r1, fp
  40616c:	4628      	mov	r0, r5
  40616e:	47b0      	blx	r6
  406170:	3001      	adds	r0, #1
  406172:	f43f ae43 	beq.w	405dfc <_printf_float+0xb8>
  406176:	3701      	adds	r7, #1
  406178:	e7e4      	b.n	406144 <_printf_float+0x400>
  40617a:	2301      	movs	r3, #1
  40617c:	463a      	mov	r2, r7
  40617e:	e7ec      	b.n	40615a <_printf_float+0x416>
  406180:	2301      	movs	r3, #1
  406182:	4642      	mov	r2, r8
  406184:	4659      	mov	r1, fp
  406186:	4628      	mov	r0, r5
  406188:	47b0      	blx	r6
  40618a:	3001      	adds	r0, #1
  40618c:	f43f ae36 	beq.w	405dfc <_printf_float+0xb8>
  406190:	3701      	adds	r7, #1
  406192:	e708      	b.n	405fa6 <_printf_float+0x262>
  406194:	463a      	mov	r2, r7
  406196:	464b      	mov	r3, r9
  406198:	4638      	mov	r0, r7
  40619a:	4649      	mov	r1, r9
  40619c:	f7ff fbc0 	bl	405920 <__aeabi_dcmpun>
  4061a0:	2800      	cmp	r0, #0
  4061a2:	f43f ae30 	beq.w	405e06 <_printf_float+0xc2>
  4061a6:	4b01      	ldr	r3, [pc, #4]	; (4061ac <_printf_float+0x468>)
  4061a8:	4f01      	ldr	r7, [pc, #4]	; (4061b0 <_printf_float+0x46c>)
  4061aa:	e612      	b.n	405dd2 <_printf_float+0x8e>
  4061ac:	0040897c 	.word	0x0040897c
  4061b0:	00408980 	.word	0x00408980

004061b4 <_printf_common>:
  4061b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4061b8:	4691      	mov	r9, r2
  4061ba:	461f      	mov	r7, r3
  4061bc:	688a      	ldr	r2, [r1, #8]
  4061be:	690b      	ldr	r3, [r1, #16]
  4061c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4061c4:	4293      	cmp	r3, r2
  4061c6:	bfb8      	it	lt
  4061c8:	4613      	movlt	r3, r2
  4061ca:	f8c9 3000 	str.w	r3, [r9]
  4061ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  4061d2:	4606      	mov	r6, r0
  4061d4:	460c      	mov	r4, r1
  4061d6:	b112      	cbz	r2, 4061de <_printf_common+0x2a>
  4061d8:	3301      	adds	r3, #1
  4061da:	f8c9 3000 	str.w	r3, [r9]
  4061de:	6823      	ldr	r3, [r4, #0]
  4061e0:	0699      	lsls	r1, r3, #26
  4061e2:	bf42      	ittt	mi
  4061e4:	f8d9 3000 	ldrmi.w	r3, [r9]
  4061e8:	3302      	addmi	r3, #2
  4061ea:	f8c9 3000 	strmi.w	r3, [r9]
  4061ee:	6825      	ldr	r5, [r4, #0]
  4061f0:	f015 0506 	ands.w	r5, r5, #6
  4061f4:	d107      	bne.n	406206 <_printf_common+0x52>
  4061f6:	f104 0a19 	add.w	sl, r4, #25
  4061fa:	68e3      	ldr	r3, [r4, #12]
  4061fc:	f8d9 2000 	ldr.w	r2, [r9]
  406200:	1a9b      	subs	r3, r3, r2
  406202:	429d      	cmp	r5, r3
  406204:	db29      	blt.n	40625a <_printf_common+0xa6>
  406206:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  40620a:	6822      	ldr	r2, [r4, #0]
  40620c:	3300      	adds	r3, #0
  40620e:	bf18      	it	ne
  406210:	2301      	movne	r3, #1
  406212:	0692      	lsls	r2, r2, #26
  406214:	d42e      	bmi.n	406274 <_printf_common+0xc0>
  406216:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40621a:	4639      	mov	r1, r7
  40621c:	4630      	mov	r0, r6
  40621e:	47c0      	blx	r8
  406220:	3001      	adds	r0, #1
  406222:	d021      	beq.n	406268 <_printf_common+0xb4>
  406224:	6823      	ldr	r3, [r4, #0]
  406226:	68e5      	ldr	r5, [r4, #12]
  406228:	f8d9 2000 	ldr.w	r2, [r9]
  40622c:	f003 0306 	and.w	r3, r3, #6
  406230:	2b04      	cmp	r3, #4
  406232:	bf08      	it	eq
  406234:	1aad      	subeq	r5, r5, r2
  406236:	68a3      	ldr	r3, [r4, #8]
  406238:	6922      	ldr	r2, [r4, #16]
  40623a:	bf0c      	ite	eq
  40623c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  406240:	2500      	movne	r5, #0
  406242:	4293      	cmp	r3, r2
  406244:	bfc4      	itt	gt
  406246:	1a9b      	subgt	r3, r3, r2
  406248:	18ed      	addgt	r5, r5, r3
  40624a:	f04f 0900 	mov.w	r9, #0
  40624e:	341a      	adds	r4, #26
  406250:	454d      	cmp	r5, r9
  406252:	d11b      	bne.n	40628c <_printf_common+0xd8>
  406254:	2000      	movs	r0, #0
  406256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40625a:	2301      	movs	r3, #1
  40625c:	4652      	mov	r2, sl
  40625e:	4639      	mov	r1, r7
  406260:	4630      	mov	r0, r6
  406262:	47c0      	blx	r8
  406264:	3001      	adds	r0, #1
  406266:	d103      	bne.n	406270 <_printf_common+0xbc>
  406268:	f04f 30ff 	mov.w	r0, #4294967295
  40626c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406270:	3501      	adds	r5, #1
  406272:	e7c2      	b.n	4061fa <_printf_common+0x46>
  406274:	18e1      	adds	r1, r4, r3
  406276:	1c5a      	adds	r2, r3, #1
  406278:	2030      	movs	r0, #48	; 0x30
  40627a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  40627e:	4422      	add	r2, r4
  406280:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  406284:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  406288:	3302      	adds	r3, #2
  40628a:	e7c4      	b.n	406216 <_printf_common+0x62>
  40628c:	2301      	movs	r3, #1
  40628e:	4622      	mov	r2, r4
  406290:	4639      	mov	r1, r7
  406292:	4630      	mov	r0, r6
  406294:	47c0      	blx	r8
  406296:	3001      	adds	r0, #1
  406298:	d0e6      	beq.n	406268 <_printf_common+0xb4>
  40629a:	f109 0901 	add.w	r9, r9, #1
  40629e:	e7d7      	b.n	406250 <_printf_common+0x9c>

004062a0 <_printf_i>:
  4062a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4062a4:	4617      	mov	r7, r2
  4062a6:	7e0a      	ldrb	r2, [r1, #24]
  4062a8:	b085      	sub	sp, #20
  4062aa:	2a6e      	cmp	r2, #110	; 0x6e
  4062ac:	4698      	mov	r8, r3
  4062ae:	4606      	mov	r6, r0
  4062b0:	460c      	mov	r4, r1
  4062b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4062b4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  4062b8:	f000 80bc 	beq.w	406434 <_printf_i+0x194>
  4062bc:	d81a      	bhi.n	4062f4 <_printf_i+0x54>
  4062be:	2a63      	cmp	r2, #99	; 0x63
  4062c0:	d02e      	beq.n	406320 <_printf_i+0x80>
  4062c2:	d80a      	bhi.n	4062da <_printf_i+0x3a>
  4062c4:	2a00      	cmp	r2, #0
  4062c6:	f000 80c8 	beq.w	40645a <_printf_i+0x1ba>
  4062ca:	2a58      	cmp	r2, #88	; 0x58
  4062cc:	f000 808a 	beq.w	4063e4 <_printf_i+0x144>
  4062d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4062d4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  4062d8:	e02a      	b.n	406330 <_printf_i+0x90>
  4062da:	2a64      	cmp	r2, #100	; 0x64
  4062dc:	d001      	beq.n	4062e2 <_printf_i+0x42>
  4062de:	2a69      	cmp	r2, #105	; 0x69
  4062e0:	d1f6      	bne.n	4062d0 <_printf_i+0x30>
  4062e2:	6821      	ldr	r1, [r4, #0]
  4062e4:	681a      	ldr	r2, [r3, #0]
  4062e6:	f011 0f80 	tst.w	r1, #128	; 0x80
  4062ea:	d023      	beq.n	406334 <_printf_i+0x94>
  4062ec:	1d11      	adds	r1, r2, #4
  4062ee:	6019      	str	r1, [r3, #0]
  4062f0:	6813      	ldr	r3, [r2, #0]
  4062f2:	e027      	b.n	406344 <_printf_i+0xa4>
  4062f4:	2a73      	cmp	r2, #115	; 0x73
  4062f6:	f000 80b4 	beq.w	406462 <_printf_i+0x1c2>
  4062fa:	d808      	bhi.n	40630e <_printf_i+0x6e>
  4062fc:	2a6f      	cmp	r2, #111	; 0x6f
  4062fe:	d02a      	beq.n	406356 <_printf_i+0xb6>
  406300:	2a70      	cmp	r2, #112	; 0x70
  406302:	d1e5      	bne.n	4062d0 <_printf_i+0x30>
  406304:	680a      	ldr	r2, [r1, #0]
  406306:	f042 0220 	orr.w	r2, r2, #32
  40630a:	600a      	str	r2, [r1, #0]
  40630c:	e003      	b.n	406316 <_printf_i+0x76>
  40630e:	2a75      	cmp	r2, #117	; 0x75
  406310:	d021      	beq.n	406356 <_printf_i+0xb6>
  406312:	2a78      	cmp	r2, #120	; 0x78
  406314:	d1dc      	bne.n	4062d0 <_printf_i+0x30>
  406316:	2278      	movs	r2, #120	; 0x78
  406318:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  40631c:	496e      	ldr	r1, [pc, #440]	; (4064d8 <_printf_i+0x238>)
  40631e:	e064      	b.n	4063ea <_printf_i+0x14a>
  406320:	681a      	ldr	r2, [r3, #0]
  406322:	f101 0542 	add.w	r5, r1, #66	; 0x42
  406326:	1d11      	adds	r1, r2, #4
  406328:	6019      	str	r1, [r3, #0]
  40632a:	6813      	ldr	r3, [r2, #0]
  40632c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  406330:	2301      	movs	r3, #1
  406332:	e0a3      	b.n	40647c <_printf_i+0x1dc>
  406334:	f011 0f40 	tst.w	r1, #64	; 0x40
  406338:	f102 0104 	add.w	r1, r2, #4
  40633c:	6019      	str	r1, [r3, #0]
  40633e:	d0d7      	beq.n	4062f0 <_printf_i+0x50>
  406340:	f9b2 3000 	ldrsh.w	r3, [r2]
  406344:	2b00      	cmp	r3, #0
  406346:	da03      	bge.n	406350 <_printf_i+0xb0>
  406348:	222d      	movs	r2, #45	; 0x2d
  40634a:	425b      	negs	r3, r3
  40634c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  406350:	4962      	ldr	r1, [pc, #392]	; (4064dc <_printf_i+0x23c>)
  406352:	220a      	movs	r2, #10
  406354:	e017      	b.n	406386 <_printf_i+0xe6>
  406356:	6820      	ldr	r0, [r4, #0]
  406358:	6819      	ldr	r1, [r3, #0]
  40635a:	f010 0f80 	tst.w	r0, #128	; 0x80
  40635e:	d003      	beq.n	406368 <_printf_i+0xc8>
  406360:	1d08      	adds	r0, r1, #4
  406362:	6018      	str	r0, [r3, #0]
  406364:	680b      	ldr	r3, [r1, #0]
  406366:	e006      	b.n	406376 <_printf_i+0xd6>
  406368:	f010 0f40 	tst.w	r0, #64	; 0x40
  40636c:	f101 0004 	add.w	r0, r1, #4
  406370:	6018      	str	r0, [r3, #0]
  406372:	d0f7      	beq.n	406364 <_printf_i+0xc4>
  406374:	880b      	ldrh	r3, [r1, #0]
  406376:	4959      	ldr	r1, [pc, #356]	; (4064dc <_printf_i+0x23c>)
  406378:	2a6f      	cmp	r2, #111	; 0x6f
  40637a:	bf14      	ite	ne
  40637c:	220a      	movne	r2, #10
  40637e:	2208      	moveq	r2, #8
  406380:	2000      	movs	r0, #0
  406382:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  406386:	6865      	ldr	r5, [r4, #4]
  406388:	60a5      	str	r5, [r4, #8]
  40638a:	2d00      	cmp	r5, #0
  40638c:	f2c0 809c 	blt.w	4064c8 <_printf_i+0x228>
  406390:	6820      	ldr	r0, [r4, #0]
  406392:	f020 0004 	bic.w	r0, r0, #4
  406396:	6020      	str	r0, [r4, #0]
  406398:	2b00      	cmp	r3, #0
  40639a:	d13f      	bne.n	40641c <_printf_i+0x17c>
  40639c:	2d00      	cmp	r5, #0
  40639e:	f040 8095 	bne.w	4064cc <_printf_i+0x22c>
  4063a2:	4675      	mov	r5, lr
  4063a4:	2a08      	cmp	r2, #8
  4063a6:	d10b      	bne.n	4063c0 <_printf_i+0x120>
  4063a8:	6823      	ldr	r3, [r4, #0]
  4063aa:	07da      	lsls	r2, r3, #31
  4063ac:	d508      	bpl.n	4063c0 <_printf_i+0x120>
  4063ae:	6923      	ldr	r3, [r4, #16]
  4063b0:	6862      	ldr	r2, [r4, #4]
  4063b2:	429a      	cmp	r2, r3
  4063b4:	bfde      	ittt	le
  4063b6:	2330      	movle	r3, #48	; 0x30
  4063b8:	f805 3c01 	strble.w	r3, [r5, #-1]
  4063bc:	f105 35ff 	addle.w	r5, r5, #4294967295
  4063c0:	ebae 0305 	sub.w	r3, lr, r5
  4063c4:	6123      	str	r3, [r4, #16]
  4063c6:	f8cd 8000 	str.w	r8, [sp]
  4063ca:	463b      	mov	r3, r7
  4063cc:	aa03      	add	r2, sp, #12
  4063ce:	4621      	mov	r1, r4
  4063d0:	4630      	mov	r0, r6
  4063d2:	f7ff feef 	bl	4061b4 <_printf_common>
  4063d6:	3001      	adds	r0, #1
  4063d8:	d155      	bne.n	406486 <_printf_i+0x1e6>
  4063da:	f04f 30ff 	mov.w	r0, #4294967295
  4063de:	b005      	add	sp, #20
  4063e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4063e4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  4063e8:	493c      	ldr	r1, [pc, #240]	; (4064dc <_printf_i+0x23c>)
  4063ea:	6822      	ldr	r2, [r4, #0]
  4063ec:	6818      	ldr	r0, [r3, #0]
  4063ee:	f012 0f80 	tst.w	r2, #128	; 0x80
  4063f2:	f100 0504 	add.w	r5, r0, #4
  4063f6:	601d      	str	r5, [r3, #0]
  4063f8:	d001      	beq.n	4063fe <_printf_i+0x15e>
  4063fa:	6803      	ldr	r3, [r0, #0]
  4063fc:	e002      	b.n	406404 <_printf_i+0x164>
  4063fe:	0655      	lsls	r5, r2, #25
  406400:	d5fb      	bpl.n	4063fa <_printf_i+0x15a>
  406402:	8803      	ldrh	r3, [r0, #0]
  406404:	07d0      	lsls	r0, r2, #31
  406406:	bf44      	itt	mi
  406408:	f042 0220 	orrmi.w	r2, r2, #32
  40640c:	6022      	strmi	r2, [r4, #0]
  40640e:	b91b      	cbnz	r3, 406418 <_printf_i+0x178>
  406410:	6822      	ldr	r2, [r4, #0]
  406412:	f022 0220 	bic.w	r2, r2, #32
  406416:	6022      	str	r2, [r4, #0]
  406418:	2210      	movs	r2, #16
  40641a:	e7b1      	b.n	406380 <_printf_i+0xe0>
  40641c:	4675      	mov	r5, lr
  40641e:	fbb3 f0f2 	udiv	r0, r3, r2
  406422:	fb02 3310 	mls	r3, r2, r0, r3
  406426:	5ccb      	ldrb	r3, [r1, r3]
  406428:	f805 3d01 	strb.w	r3, [r5, #-1]!
  40642c:	4603      	mov	r3, r0
  40642e:	2800      	cmp	r0, #0
  406430:	d1f5      	bne.n	40641e <_printf_i+0x17e>
  406432:	e7b7      	b.n	4063a4 <_printf_i+0x104>
  406434:	6808      	ldr	r0, [r1, #0]
  406436:	681a      	ldr	r2, [r3, #0]
  406438:	6949      	ldr	r1, [r1, #20]
  40643a:	f010 0f80 	tst.w	r0, #128	; 0x80
  40643e:	d004      	beq.n	40644a <_printf_i+0x1aa>
  406440:	1d10      	adds	r0, r2, #4
  406442:	6018      	str	r0, [r3, #0]
  406444:	6813      	ldr	r3, [r2, #0]
  406446:	6019      	str	r1, [r3, #0]
  406448:	e007      	b.n	40645a <_printf_i+0x1ba>
  40644a:	f010 0f40 	tst.w	r0, #64	; 0x40
  40644e:	f102 0004 	add.w	r0, r2, #4
  406452:	6018      	str	r0, [r3, #0]
  406454:	6813      	ldr	r3, [r2, #0]
  406456:	d0f6      	beq.n	406446 <_printf_i+0x1a6>
  406458:	8019      	strh	r1, [r3, #0]
  40645a:	2300      	movs	r3, #0
  40645c:	6123      	str	r3, [r4, #16]
  40645e:	4675      	mov	r5, lr
  406460:	e7b1      	b.n	4063c6 <_printf_i+0x126>
  406462:	681a      	ldr	r2, [r3, #0]
  406464:	1d11      	adds	r1, r2, #4
  406466:	6019      	str	r1, [r3, #0]
  406468:	6815      	ldr	r5, [r2, #0]
  40646a:	6862      	ldr	r2, [r4, #4]
  40646c:	2100      	movs	r1, #0
  40646e:	4628      	mov	r0, r5
  406470:	f001 f96e 	bl	407750 <memchr>
  406474:	b108      	cbz	r0, 40647a <_printf_i+0x1da>
  406476:	1b40      	subs	r0, r0, r5
  406478:	6060      	str	r0, [r4, #4]
  40647a:	6863      	ldr	r3, [r4, #4]
  40647c:	6123      	str	r3, [r4, #16]
  40647e:	2300      	movs	r3, #0
  406480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  406484:	e79f      	b.n	4063c6 <_printf_i+0x126>
  406486:	6923      	ldr	r3, [r4, #16]
  406488:	462a      	mov	r2, r5
  40648a:	4639      	mov	r1, r7
  40648c:	4630      	mov	r0, r6
  40648e:	47c0      	blx	r8
  406490:	3001      	adds	r0, #1
  406492:	d0a2      	beq.n	4063da <_printf_i+0x13a>
  406494:	6823      	ldr	r3, [r4, #0]
  406496:	079b      	lsls	r3, r3, #30
  406498:	d507      	bpl.n	4064aa <_printf_i+0x20a>
  40649a:	2500      	movs	r5, #0
  40649c:	f104 0919 	add.w	r9, r4, #25
  4064a0:	68e3      	ldr	r3, [r4, #12]
  4064a2:	9a03      	ldr	r2, [sp, #12]
  4064a4:	1a9b      	subs	r3, r3, r2
  4064a6:	429d      	cmp	r5, r3
  4064a8:	db05      	blt.n	4064b6 <_printf_i+0x216>
  4064aa:	68e0      	ldr	r0, [r4, #12]
  4064ac:	9b03      	ldr	r3, [sp, #12]
  4064ae:	4298      	cmp	r0, r3
  4064b0:	bfb8      	it	lt
  4064b2:	4618      	movlt	r0, r3
  4064b4:	e793      	b.n	4063de <_printf_i+0x13e>
  4064b6:	2301      	movs	r3, #1
  4064b8:	464a      	mov	r2, r9
  4064ba:	4639      	mov	r1, r7
  4064bc:	4630      	mov	r0, r6
  4064be:	47c0      	blx	r8
  4064c0:	3001      	adds	r0, #1
  4064c2:	d08a      	beq.n	4063da <_printf_i+0x13a>
  4064c4:	3501      	adds	r5, #1
  4064c6:	e7eb      	b.n	4064a0 <_printf_i+0x200>
  4064c8:	2b00      	cmp	r3, #0
  4064ca:	d1a7      	bne.n	40641c <_printf_i+0x17c>
  4064cc:	780b      	ldrb	r3, [r1, #0]
  4064ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  4064d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4064d6:	e765      	b.n	4063a4 <_printf_i+0x104>
  4064d8:	00408997 	.word	0x00408997
  4064dc:	00408986 	.word	0x00408986

004064e0 <iprintf>:
  4064e0:	b40f      	push	{r0, r1, r2, r3}
  4064e2:	4b0a      	ldr	r3, [pc, #40]	; (40650c <iprintf+0x2c>)
  4064e4:	b513      	push	{r0, r1, r4, lr}
  4064e6:	681c      	ldr	r4, [r3, #0]
  4064e8:	b124      	cbz	r4, 4064f4 <iprintf+0x14>
  4064ea:	69a3      	ldr	r3, [r4, #24]
  4064ec:	b913      	cbnz	r3, 4064f4 <iprintf+0x14>
  4064ee:	4620      	mov	r0, r4
  4064f0:	f001 f82e 	bl	407550 <__sinit>
  4064f4:	ab05      	add	r3, sp, #20
  4064f6:	9a04      	ldr	r2, [sp, #16]
  4064f8:	68a1      	ldr	r1, [r4, #8]
  4064fa:	9301      	str	r3, [sp, #4]
  4064fc:	4620      	mov	r0, r4
  4064fe:	f001 fc7f 	bl	407e00 <_vfiprintf_r>
  406502:	b002      	add	sp, #8
  406504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406508:	b004      	add	sp, #16
  40650a:	4770      	bx	lr
  40650c:	2040004c 	.word	0x2040004c

00406510 <_sbrk_r>:
  406510:	b538      	push	{r3, r4, r5, lr}
  406512:	4c06      	ldr	r4, [pc, #24]	; (40652c <_sbrk_r+0x1c>)
  406514:	2300      	movs	r3, #0
  406516:	4605      	mov	r5, r0
  406518:	4608      	mov	r0, r1
  40651a:	6023      	str	r3, [r4, #0]
  40651c:	f7fc f8e4 	bl	4026e8 <_sbrk>
  406520:	1c43      	adds	r3, r0, #1
  406522:	d102      	bne.n	40652a <_sbrk_r+0x1a>
  406524:	6823      	ldr	r3, [r4, #0]
  406526:	b103      	cbz	r3, 40652a <_sbrk_r+0x1a>
  406528:	602b      	str	r3, [r5, #0]
  40652a:	bd38      	pop	{r3, r4, r5, pc}
  40652c:	20400f2c 	.word	0x20400f2c

00406530 <setbuf>:
  406530:	2900      	cmp	r1, #0
  406532:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406536:	bf0c      	ite	eq
  406538:	2202      	moveq	r2, #2
  40653a:	2200      	movne	r2, #0
  40653c:	f000 b800 	b.w	406540 <setvbuf>

00406540 <setvbuf>:
  406540:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  406544:	461d      	mov	r5, r3
  406546:	4b51      	ldr	r3, [pc, #324]	; (40668c <setvbuf+0x14c>)
  406548:	681e      	ldr	r6, [r3, #0]
  40654a:	4604      	mov	r4, r0
  40654c:	460f      	mov	r7, r1
  40654e:	4690      	mov	r8, r2
  406550:	b126      	cbz	r6, 40655c <setvbuf+0x1c>
  406552:	69b3      	ldr	r3, [r6, #24]
  406554:	b913      	cbnz	r3, 40655c <setvbuf+0x1c>
  406556:	4630      	mov	r0, r6
  406558:	f000 fffa 	bl	407550 <__sinit>
  40655c:	4b4c      	ldr	r3, [pc, #304]	; (406690 <setvbuf+0x150>)
  40655e:	429c      	cmp	r4, r3
  406560:	d152      	bne.n	406608 <setvbuf+0xc8>
  406562:	6874      	ldr	r4, [r6, #4]
  406564:	f1b8 0f02 	cmp.w	r8, #2
  406568:	d006      	beq.n	406578 <setvbuf+0x38>
  40656a:	f1b8 0f01 	cmp.w	r8, #1
  40656e:	f200 8089 	bhi.w	406684 <setvbuf+0x144>
  406572:	2d00      	cmp	r5, #0
  406574:	f2c0 8086 	blt.w	406684 <setvbuf+0x144>
  406578:	4621      	mov	r1, r4
  40657a:	4630      	mov	r0, r6
  40657c:	f000 ff7e 	bl	40747c <_fflush_r>
  406580:	6b61      	ldr	r1, [r4, #52]	; 0x34
  406582:	b141      	cbz	r1, 406596 <setvbuf+0x56>
  406584:	f104 0344 	add.w	r3, r4, #68	; 0x44
  406588:	4299      	cmp	r1, r3
  40658a:	d002      	beq.n	406592 <setvbuf+0x52>
  40658c:	4630      	mov	r0, r6
  40658e:	f7ff fa9b 	bl	405ac8 <_free_r>
  406592:	2300      	movs	r3, #0
  406594:	6363      	str	r3, [r4, #52]	; 0x34
  406596:	2300      	movs	r3, #0
  406598:	61a3      	str	r3, [r4, #24]
  40659a:	6063      	str	r3, [r4, #4]
  40659c:	89a3      	ldrh	r3, [r4, #12]
  40659e:	061b      	lsls	r3, r3, #24
  4065a0:	d503      	bpl.n	4065aa <setvbuf+0x6a>
  4065a2:	6921      	ldr	r1, [r4, #16]
  4065a4:	4630      	mov	r0, r6
  4065a6:	f7ff fa8f 	bl	405ac8 <_free_r>
  4065aa:	89a3      	ldrh	r3, [r4, #12]
  4065ac:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4065b0:	f023 0303 	bic.w	r3, r3, #3
  4065b4:	f1b8 0f02 	cmp.w	r8, #2
  4065b8:	81a3      	strh	r3, [r4, #12]
  4065ba:	d05d      	beq.n	406678 <setvbuf+0x138>
  4065bc:	ab01      	add	r3, sp, #4
  4065be:	466a      	mov	r2, sp
  4065c0:	4621      	mov	r1, r4
  4065c2:	4630      	mov	r0, r6
  4065c4:	f001 f85c 	bl	407680 <__swhatbuf_r>
  4065c8:	89a3      	ldrh	r3, [r4, #12]
  4065ca:	4318      	orrs	r0, r3
  4065cc:	81a0      	strh	r0, [r4, #12]
  4065ce:	bb2d      	cbnz	r5, 40661c <setvbuf+0xdc>
  4065d0:	9d00      	ldr	r5, [sp, #0]
  4065d2:	4628      	mov	r0, r5
  4065d4:	f7ff fa5c 	bl	405a90 <malloc>
  4065d8:	4607      	mov	r7, r0
  4065da:	2800      	cmp	r0, #0
  4065dc:	d14e      	bne.n	40667c <setvbuf+0x13c>
  4065de:	f8dd 9000 	ldr.w	r9, [sp]
  4065e2:	45a9      	cmp	r9, r5
  4065e4:	d13c      	bne.n	406660 <setvbuf+0x120>
  4065e6:	f04f 30ff 	mov.w	r0, #4294967295
  4065ea:	89a3      	ldrh	r3, [r4, #12]
  4065ec:	f043 0302 	orr.w	r3, r3, #2
  4065f0:	81a3      	strh	r3, [r4, #12]
  4065f2:	2300      	movs	r3, #0
  4065f4:	60a3      	str	r3, [r4, #8]
  4065f6:	f104 0347 	add.w	r3, r4, #71	; 0x47
  4065fa:	6023      	str	r3, [r4, #0]
  4065fc:	6123      	str	r3, [r4, #16]
  4065fe:	2301      	movs	r3, #1
  406600:	6163      	str	r3, [r4, #20]
  406602:	b003      	add	sp, #12
  406604:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406608:	4b22      	ldr	r3, [pc, #136]	; (406694 <setvbuf+0x154>)
  40660a:	429c      	cmp	r4, r3
  40660c:	d101      	bne.n	406612 <setvbuf+0xd2>
  40660e:	68b4      	ldr	r4, [r6, #8]
  406610:	e7a8      	b.n	406564 <setvbuf+0x24>
  406612:	4b21      	ldr	r3, [pc, #132]	; (406698 <setvbuf+0x158>)
  406614:	429c      	cmp	r4, r3
  406616:	bf08      	it	eq
  406618:	68f4      	ldreq	r4, [r6, #12]
  40661a:	e7a3      	b.n	406564 <setvbuf+0x24>
  40661c:	2f00      	cmp	r7, #0
  40661e:	d0d8      	beq.n	4065d2 <setvbuf+0x92>
  406620:	69b3      	ldr	r3, [r6, #24]
  406622:	b913      	cbnz	r3, 40662a <setvbuf+0xea>
  406624:	4630      	mov	r0, r6
  406626:	f000 ff93 	bl	407550 <__sinit>
  40662a:	f1b8 0f01 	cmp.w	r8, #1
  40662e:	bf08      	it	eq
  406630:	89a3      	ldrheq	r3, [r4, #12]
  406632:	6027      	str	r7, [r4, #0]
  406634:	bf04      	itt	eq
  406636:	f043 0301 	orreq.w	r3, r3, #1
  40663a:	81a3      	strheq	r3, [r4, #12]
  40663c:	89a3      	ldrh	r3, [r4, #12]
  40663e:	6127      	str	r7, [r4, #16]
  406640:	f013 0008 	ands.w	r0, r3, #8
  406644:	6165      	str	r5, [r4, #20]
  406646:	d01b      	beq.n	406680 <setvbuf+0x140>
  406648:	f013 0001 	ands.w	r0, r3, #1
  40664c:	bf18      	it	ne
  40664e:	426d      	negne	r5, r5
  406650:	f04f 0300 	mov.w	r3, #0
  406654:	bf1d      	ittte	ne
  406656:	60a3      	strne	r3, [r4, #8]
  406658:	61a5      	strne	r5, [r4, #24]
  40665a:	4618      	movne	r0, r3
  40665c:	60a5      	streq	r5, [r4, #8]
  40665e:	e7d0      	b.n	406602 <setvbuf+0xc2>
  406660:	4648      	mov	r0, r9
  406662:	f7ff fa15 	bl	405a90 <malloc>
  406666:	4607      	mov	r7, r0
  406668:	2800      	cmp	r0, #0
  40666a:	d0bc      	beq.n	4065e6 <setvbuf+0xa6>
  40666c:	89a3      	ldrh	r3, [r4, #12]
  40666e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406672:	81a3      	strh	r3, [r4, #12]
  406674:	464d      	mov	r5, r9
  406676:	e7d3      	b.n	406620 <setvbuf+0xe0>
  406678:	2000      	movs	r0, #0
  40667a:	e7b6      	b.n	4065ea <setvbuf+0xaa>
  40667c:	46a9      	mov	r9, r5
  40667e:	e7f5      	b.n	40666c <setvbuf+0x12c>
  406680:	60a0      	str	r0, [r4, #8]
  406682:	e7be      	b.n	406602 <setvbuf+0xc2>
  406684:	f04f 30ff 	mov.w	r0, #4294967295
  406688:	e7bb      	b.n	406602 <setvbuf+0xc2>
  40668a:	bf00      	nop
  40668c:	2040004c 	.word	0x2040004c
  406690:	004089d8 	.word	0x004089d8
  406694:	004089f8 	.word	0x004089f8
  406698:	004089b8 	.word	0x004089b8

0040669c <strlen>:
  40669c:	4603      	mov	r3, r0
  40669e:	f813 2b01 	ldrb.w	r2, [r3], #1
  4066a2:	2a00      	cmp	r2, #0
  4066a4:	d1fb      	bne.n	40669e <strlen+0x2>
  4066a6:	1a18      	subs	r0, r3, r0
  4066a8:	3801      	subs	r0, #1
  4066aa:	4770      	bx	lr

004066ac <quorem>:
  4066ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066b0:	6903      	ldr	r3, [r0, #16]
  4066b2:	690c      	ldr	r4, [r1, #16]
  4066b4:	429c      	cmp	r4, r3
  4066b6:	4680      	mov	r8, r0
  4066b8:	f300 8082 	bgt.w	4067c0 <quorem+0x114>
  4066bc:	3c01      	subs	r4, #1
  4066be:	f101 0714 	add.w	r7, r1, #20
  4066c2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  4066c6:	f100 0614 	add.w	r6, r0, #20
  4066ca:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  4066ce:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  4066d2:	eb06 030e 	add.w	r3, r6, lr
  4066d6:	3501      	adds	r5, #1
  4066d8:	eb07 090e 	add.w	r9, r7, lr
  4066dc:	9301      	str	r3, [sp, #4]
  4066de:	fbb0 f5f5 	udiv	r5, r0, r5
  4066e2:	b395      	cbz	r5, 40674a <quorem+0x9e>
  4066e4:	f04f 0a00 	mov.w	sl, #0
  4066e8:	4638      	mov	r0, r7
  4066ea:	46b4      	mov	ip, r6
  4066ec:	46d3      	mov	fp, sl
  4066ee:	f850 2b04 	ldr.w	r2, [r0], #4
  4066f2:	b293      	uxth	r3, r2
  4066f4:	fb05 a303 	mla	r3, r5, r3, sl
  4066f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  4066fc:	b29b      	uxth	r3, r3
  4066fe:	ebab 0303 	sub.w	r3, fp, r3
  406702:	0c12      	lsrs	r2, r2, #16
  406704:	f8bc b000 	ldrh.w	fp, [ip]
  406708:	fb05 a202 	mla	r2, r5, r2, sl
  40670c:	fa13 f38b 	uxtah	r3, r3, fp
  406710:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  406714:	fa1f fb82 	uxth.w	fp, r2
  406718:	f8dc 2000 	ldr.w	r2, [ip]
  40671c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  406720:	eb02 4223 	add.w	r2, r2, r3, asr #16
  406724:	b29b      	uxth	r3, r3
  406726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40672a:	4581      	cmp	r9, r0
  40672c:	ea4f 4b22 	mov.w	fp, r2, asr #16
  406730:	f84c 3b04 	str.w	r3, [ip], #4
  406734:	d2db      	bcs.n	4066ee <quorem+0x42>
  406736:	f856 300e 	ldr.w	r3, [r6, lr]
  40673a:	b933      	cbnz	r3, 40674a <quorem+0x9e>
  40673c:	9b01      	ldr	r3, [sp, #4]
  40673e:	3b04      	subs	r3, #4
  406740:	429e      	cmp	r6, r3
  406742:	461a      	mov	r2, r3
  406744:	d330      	bcc.n	4067a8 <quorem+0xfc>
  406746:	f8c8 4010 	str.w	r4, [r8, #16]
  40674a:	4640      	mov	r0, r8
  40674c:	f001 fa5b 	bl	407c06 <__mcmp>
  406750:	2800      	cmp	r0, #0
  406752:	db25      	blt.n	4067a0 <quorem+0xf4>
  406754:	3501      	adds	r5, #1
  406756:	4630      	mov	r0, r6
  406758:	f04f 0e00 	mov.w	lr, #0
  40675c:	f857 2b04 	ldr.w	r2, [r7], #4
  406760:	f8d0 c000 	ldr.w	ip, [r0]
  406764:	b293      	uxth	r3, r2
  406766:	ebae 0303 	sub.w	r3, lr, r3
  40676a:	0c12      	lsrs	r2, r2, #16
  40676c:	fa13 f38c 	uxtah	r3, r3, ip
  406770:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  406774:	eb02 4223 	add.w	r2, r2, r3, asr #16
  406778:	b29b      	uxth	r3, r3
  40677a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40677e:	45b9      	cmp	r9, r7
  406780:	ea4f 4e22 	mov.w	lr, r2, asr #16
  406784:	f840 3b04 	str.w	r3, [r0], #4
  406788:	d2e8      	bcs.n	40675c <quorem+0xb0>
  40678a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  40678e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  406792:	b92a      	cbnz	r2, 4067a0 <quorem+0xf4>
  406794:	3b04      	subs	r3, #4
  406796:	429e      	cmp	r6, r3
  406798:	461a      	mov	r2, r3
  40679a:	d30b      	bcc.n	4067b4 <quorem+0x108>
  40679c:	f8c8 4010 	str.w	r4, [r8, #16]
  4067a0:	4628      	mov	r0, r5
  4067a2:	b003      	add	sp, #12
  4067a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067a8:	6812      	ldr	r2, [r2, #0]
  4067aa:	3b04      	subs	r3, #4
  4067ac:	2a00      	cmp	r2, #0
  4067ae:	d1ca      	bne.n	406746 <quorem+0x9a>
  4067b0:	3c01      	subs	r4, #1
  4067b2:	e7c5      	b.n	406740 <quorem+0x94>
  4067b4:	6812      	ldr	r2, [r2, #0]
  4067b6:	3b04      	subs	r3, #4
  4067b8:	2a00      	cmp	r2, #0
  4067ba:	d1ef      	bne.n	40679c <quorem+0xf0>
  4067bc:	3c01      	subs	r4, #1
  4067be:	e7ea      	b.n	406796 <quorem+0xea>
  4067c0:	2000      	movs	r0, #0
  4067c2:	e7ee      	b.n	4067a2 <quorem+0xf6>
  4067c4:	0000      	movs	r0, r0
	...

004067c8 <_dtoa_r>:
  4067c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4067cc:	6a46      	ldr	r6, [r0, #36]	; 0x24
  4067ce:	b095      	sub	sp, #84	; 0x54
  4067d0:	4604      	mov	r4, r0
  4067d2:	9d21      	ldr	r5, [sp, #132]	; 0x84
  4067d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4067d8:	b93e      	cbnz	r6, 4067ea <_dtoa_r+0x22>
  4067da:	2010      	movs	r0, #16
  4067dc:	f7ff f958 	bl	405a90 <malloc>
  4067e0:	6260      	str	r0, [r4, #36]	; 0x24
  4067e2:	6046      	str	r6, [r0, #4]
  4067e4:	6086      	str	r6, [r0, #8]
  4067e6:	6006      	str	r6, [r0, #0]
  4067e8:	60c6      	str	r6, [r0, #12]
  4067ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4067ec:	6819      	ldr	r1, [r3, #0]
  4067ee:	b151      	cbz	r1, 406806 <_dtoa_r+0x3e>
  4067f0:	685a      	ldr	r2, [r3, #4]
  4067f2:	604a      	str	r2, [r1, #4]
  4067f4:	2301      	movs	r3, #1
  4067f6:	4093      	lsls	r3, r2
  4067f8:	608b      	str	r3, [r1, #8]
  4067fa:	4620      	mov	r0, r4
  4067fc:	f001 f82e 	bl	40785c <_Bfree>
  406800:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406802:	2200      	movs	r2, #0
  406804:	601a      	str	r2, [r3, #0]
  406806:	9b03      	ldr	r3, [sp, #12]
  406808:	2b00      	cmp	r3, #0
  40680a:	bfbf      	itttt	lt
  40680c:	2301      	movlt	r3, #1
  40680e:	602b      	strlt	r3, [r5, #0]
  406810:	9b03      	ldrlt	r3, [sp, #12]
  406812:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  406816:	bfb2      	itee	lt
  406818:	9303      	strlt	r3, [sp, #12]
  40681a:	2300      	movge	r3, #0
  40681c:	602b      	strge	r3, [r5, #0]
  40681e:	f8dd 900c 	ldr.w	r9, [sp, #12]
  406822:	4ba9      	ldr	r3, [pc, #676]	; (406ac8 <_dtoa_r+0x300>)
  406824:	ea33 0309 	bics.w	r3, r3, r9
  406828:	d11b      	bne.n	406862 <_dtoa_r+0x9a>
  40682a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40682c:	f242 730f 	movw	r3, #9999	; 0x270f
  406830:	6013      	str	r3, [r2, #0]
  406832:	9b02      	ldr	r3, [sp, #8]
  406834:	b923      	cbnz	r3, 406840 <_dtoa_r+0x78>
  406836:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40683a:	2800      	cmp	r0, #0
  40683c:	f000 8581 	beq.w	407342 <_dtoa_r+0xb7a>
  406840:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406842:	b953      	cbnz	r3, 40685a <_dtoa_r+0x92>
  406844:	4ba1      	ldr	r3, [pc, #644]	; (406acc <_dtoa_r+0x304>)
  406846:	e021      	b.n	40688c <_dtoa_r+0xc4>
  406848:	4ba1      	ldr	r3, [pc, #644]	; (406ad0 <_dtoa_r+0x308>)
  40684a:	9306      	str	r3, [sp, #24]
  40684c:	3308      	adds	r3, #8
  40684e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406850:	6013      	str	r3, [r2, #0]
  406852:	9806      	ldr	r0, [sp, #24]
  406854:	b015      	add	sp, #84	; 0x54
  406856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40685a:	4b9c      	ldr	r3, [pc, #624]	; (406acc <_dtoa_r+0x304>)
  40685c:	9306      	str	r3, [sp, #24]
  40685e:	3303      	adds	r3, #3
  406860:	e7f5      	b.n	40684e <_dtoa_r+0x86>
  406862:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406866:	2200      	movs	r2, #0
  406868:	2300      	movs	r3, #0
  40686a:	4630      	mov	r0, r6
  40686c:	4639      	mov	r1, r7
  40686e:	f7ff f825 	bl	4058bc <__aeabi_dcmpeq>
  406872:	4680      	mov	r8, r0
  406874:	b160      	cbz	r0, 406890 <_dtoa_r+0xc8>
  406876:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406878:	2301      	movs	r3, #1
  40687a:	6013      	str	r3, [r2, #0]
  40687c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40687e:	2b00      	cmp	r3, #0
  406880:	f000 855c 	beq.w	40733c <_dtoa_r+0xb74>
  406884:	4b93      	ldr	r3, [pc, #588]	; (406ad4 <_dtoa_r+0x30c>)
  406886:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406888:	6013      	str	r3, [r2, #0]
  40688a:	3b01      	subs	r3, #1
  40688c:	9306      	str	r3, [sp, #24]
  40688e:	e7e0      	b.n	406852 <_dtoa_r+0x8a>
  406890:	ab12      	add	r3, sp, #72	; 0x48
  406892:	9301      	str	r3, [sp, #4]
  406894:	ab13      	add	r3, sp, #76	; 0x4c
  406896:	9300      	str	r3, [sp, #0]
  406898:	4632      	mov	r2, r6
  40689a:	463b      	mov	r3, r7
  40689c:	4620      	mov	r0, r4
  40689e:	f001 fa2a 	bl	407cf6 <__d2b>
  4068a2:	f3c9 550a 	ubfx	r5, r9, #20, #11
  4068a6:	4682      	mov	sl, r0
  4068a8:	2d00      	cmp	r5, #0
  4068aa:	d07c      	beq.n	4069a6 <_dtoa_r+0x1de>
  4068ac:	f3c7 0313 	ubfx	r3, r7, #0, #20
  4068b0:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4068b4:	4630      	mov	r0, r6
  4068b6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4068ba:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4068be:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  4068c2:	2200      	movs	r2, #0
  4068c4:	4b84      	ldr	r3, [pc, #528]	; (406ad8 <_dtoa_r+0x310>)
  4068c6:	f7fe fbdd 	bl	405084 <__aeabi_dsub>
  4068ca:	a379      	add	r3, pc, #484	; (adr r3, 406ab0 <_dtoa_r+0x2e8>)
  4068cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4068d0:	f7fe fd8c 	bl	4053ec <__aeabi_dmul>
  4068d4:	a378      	add	r3, pc, #480	; (adr r3, 406ab8 <_dtoa_r+0x2f0>)
  4068d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4068da:	f7fe fbd5 	bl	405088 <__adddf3>
  4068de:	4606      	mov	r6, r0
  4068e0:	4628      	mov	r0, r5
  4068e2:	460f      	mov	r7, r1
  4068e4:	f7fe fd1c 	bl	405320 <__aeabi_i2d>
  4068e8:	a375      	add	r3, pc, #468	; (adr r3, 406ac0 <_dtoa_r+0x2f8>)
  4068ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4068ee:	f7fe fd7d 	bl	4053ec <__aeabi_dmul>
  4068f2:	4602      	mov	r2, r0
  4068f4:	460b      	mov	r3, r1
  4068f6:	4630      	mov	r0, r6
  4068f8:	4639      	mov	r1, r7
  4068fa:	f7fe fbc5 	bl	405088 <__adddf3>
  4068fe:	4606      	mov	r6, r0
  406900:	460f      	mov	r7, r1
  406902:	f7ff f823 	bl	40594c <__aeabi_d2iz>
  406906:	2200      	movs	r2, #0
  406908:	4683      	mov	fp, r0
  40690a:	2300      	movs	r3, #0
  40690c:	4630      	mov	r0, r6
  40690e:	4639      	mov	r1, r7
  406910:	f7fe ffde 	bl	4058d0 <__aeabi_dcmplt>
  406914:	b158      	cbz	r0, 40692e <_dtoa_r+0x166>
  406916:	4658      	mov	r0, fp
  406918:	f7fe fd02 	bl	405320 <__aeabi_i2d>
  40691c:	4602      	mov	r2, r0
  40691e:	460b      	mov	r3, r1
  406920:	4630      	mov	r0, r6
  406922:	4639      	mov	r1, r7
  406924:	f7fe ffca 	bl	4058bc <__aeabi_dcmpeq>
  406928:	b908      	cbnz	r0, 40692e <_dtoa_r+0x166>
  40692a:	f10b 3bff 	add.w	fp, fp, #4294967295
  40692e:	f1bb 0f16 	cmp.w	fp, #22
  406932:	d857      	bhi.n	4069e4 <_dtoa_r+0x21c>
  406934:	4969      	ldr	r1, [pc, #420]	; (406adc <_dtoa_r+0x314>)
  406936:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  40693a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40693e:	e9d1 0100 	ldrd	r0, r1, [r1]
  406942:	f7fe ffe3 	bl	40590c <__aeabi_dcmpgt>
  406946:	2800      	cmp	r0, #0
  406948:	d04e      	beq.n	4069e8 <_dtoa_r+0x220>
  40694a:	f10b 3bff 	add.w	fp, fp, #4294967295
  40694e:	2300      	movs	r3, #0
  406950:	930d      	str	r3, [sp, #52]	; 0x34
  406952:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406954:	1b5d      	subs	r5, r3, r5
  406956:	1e6b      	subs	r3, r5, #1
  406958:	9307      	str	r3, [sp, #28]
  40695a:	bf43      	ittte	mi
  40695c:	2300      	movmi	r3, #0
  40695e:	f1c5 0801 	rsbmi	r8, r5, #1
  406962:	9307      	strmi	r3, [sp, #28]
  406964:	f04f 0800 	movpl.w	r8, #0
  406968:	f1bb 0f00 	cmp.w	fp, #0
  40696c:	db3e      	blt.n	4069ec <_dtoa_r+0x224>
  40696e:	9b07      	ldr	r3, [sp, #28]
  406970:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  406974:	445b      	add	r3, fp
  406976:	9307      	str	r3, [sp, #28]
  406978:	2300      	movs	r3, #0
  40697a:	9308      	str	r3, [sp, #32]
  40697c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40697e:	2b09      	cmp	r3, #9
  406980:	f200 80b0 	bhi.w	406ae4 <_dtoa_r+0x31c>
  406984:	2b05      	cmp	r3, #5
  406986:	bfc4      	itt	gt
  406988:	3b04      	subgt	r3, #4
  40698a:	931e      	strgt	r3, [sp, #120]	; 0x78
  40698c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40698e:	f1a3 0302 	sub.w	r3, r3, #2
  406992:	bfcc      	ite	gt
  406994:	2600      	movgt	r6, #0
  406996:	2601      	movle	r6, #1
  406998:	2b03      	cmp	r3, #3
  40699a:	f200 80af 	bhi.w	406afc <_dtoa_r+0x334>
  40699e:	e8df f003 	tbb	[pc, r3]
  4069a2:	8583      	.short	0x8583
  4069a4:	772d      	.short	0x772d
  4069a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4069a8:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4069aa:	441d      	add	r5, r3
  4069ac:	f205 4332 	addw	r3, r5, #1074	; 0x432
  4069b0:	2b20      	cmp	r3, #32
  4069b2:	dd11      	ble.n	4069d8 <_dtoa_r+0x210>
  4069b4:	9a02      	ldr	r2, [sp, #8]
  4069b6:	f205 4012 	addw	r0, r5, #1042	; 0x412
  4069ba:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4069be:	fa22 f000 	lsr.w	r0, r2, r0
  4069c2:	fa09 f303 	lsl.w	r3, r9, r3
  4069c6:	4318      	orrs	r0, r3
  4069c8:	f7fe fc9a 	bl	405300 <__aeabi_ui2d>
  4069cc:	2301      	movs	r3, #1
  4069ce:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4069d2:	3d01      	subs	r5, #1
  4069d4:	9310      	str	r3, [sp, #64]	; 0x40
  4069d6:	e774      	b.n	4068c2 <_dtoa_r+0xfa>
  4069d8:	f1c3 0020 	rsb	r0, r3, #32
  4069dc:	9b02      	ldr	r3, [sp, #8]
  4069de:	fa03 f000 	lsl.w	r0, r3, r0
  4069e2:	e7f1      	b.n	4069c8 <_dtoa_r+0x200>
  4069e4:	2301      	movs	r3, #1
  4069e6:	e7b3      	b.n	406950 <_dtoa_r+0x188>
  4069e8:	900d      	str	r0, [sp, #52]	; 0x34
  4069ea:	e7b2      	b.n	406952 <_dtoa_r+0x18a>
  4069ec:	f1cb 0300 	rsb	r3, fp, #0
  4069f0:	9308      	str	r3, [sp, #32]
  4069f2:	2300      	movs	r3, #0
  4069f4:	eba8 080b 	sub.w	r8, r8, fp
  4069f8:	930c      	str	r3, [sp, #48]	; 0x30
  4069fa:	e7bf      	b.n	40697c <_dtoa_r+0x1b4>
  4069fc:	2301      	movs	r3, #1
  4069fe:	9309      	str	r3, [sp, #36]	; 0x24
  406a00:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406a02:	2b00      	cmp	r3, #0
  406a04:	dd7d      	ble.n	406b02 <_dtoa_r+0x33a>
  406a06:	9304      	str	r3, [sp, #16]
  406a08:	4699      	mov	r9, r3
  406a0a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  406a0c:	2200      	movs	r2, #0
  406a0e:	606a      	str	r2, [r5, #4]
  406a10:	2104      	movs	r1, #4
  406a12:	f101 0214 	add.w	r2, r1, #20
  406a16:	429a      	cmp	r2, r3
  406a18:	d978      	bls.n	406b0c <_dtoa_r+0x344>
  406a1a:	6869      	ldr	r1, [r5, #4]
  406a1c:	4620      	mov	r0, r4
  406a1e:	f000 fee9 	bl	4077f4 <_Balloc>
  406a22:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406a24:	6028      	str	r0, [r5, #0]
  406a26:	681b      	ldr	r3, [r3, #0]
  406a28:	9306      	str	r3, [sp, #24]
  406a2a:	f1b9 0f0e 	cmp.w	r9, #14
  406a2e:	f200 80ee 	bhi.w	406c0e <_dtoa_r+0x446>
  406a32:	2e00      	cmp	r6, #0
  406a34:	f000 80eb 	beq.w	406c0e <_dtoa_r+0x446>
  406a38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406a3c:	f1bb 0f00 	cmp.w	fp, #0
  406a40:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  406a44:	dd77      	ble.n	406b36 <_dtoa_r+0x36e>
  406a46:	4a25      	ldr	r2, [pc, #148]	; (406adc <_dtoa_r+0x314>)
  406a48:	f00b 030f 	and.w	r3, fp, #15
  406a4c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  406a50:	e9d3 2300 	ldrd	r2, r3, [r3]
  406a54:	ea4f 162b 	mov.w	r6, fp, asr #4
  406a58:	06f0      	lsls	r0, r6, #27
  406a5a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  406a5e:	d55a      	bpl.n	406b16 <_dtoa_r+0x34e>
  406a60:	4b1f      	ldr	r3, [pc, #124]	; (406ae0 <_dtoa_r+0x318>)
  406a62:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406a66:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406a6a:	f7fe fde9 	bl	405640 <__aeabi_ddiv>
  406a6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406a72:	f006 060f 	and.w	r6, r6, #15
  406a76:	2503      	movs	r5, #3
  406a78:	4f19      	ldr	r7, [pc, #100]	; (406ae0 <_dtoa_r+0x318>)
  406a7a:	2e00      	cmp	r6, #0
  406a7c:	d14d      	bne.n	406b1a <_dtoa_r+0x352>
  406a7e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406a82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406a86:	f7fe fddb 	bl	405640 <__aeabi_ddiv>
  406a8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406a8e:	e06c      	b.n	406b6a <_dtoa_r+0x3a2>
  406a90:	2301      	movs	r3, #1
  406a92:	9309      	str	r3, [sp, #36]	; 0x24
  406a94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406a96:	445b      	add	r3, fp
  406a98:	f103 0901 	add.w	r9, r3, #1
  406a9c:	9304      	str	r3, [sp, #16]
  406a9e:	464b      	mov	r3, r9
  406aa0:	2b01      	cmp	r3, #1
  406aa2:	bfb8      	it	lt
  406aa4:	2301      	movlt	r3, #1
  406aa6:	e7b0      	b.n	406a0a <_dtoa_r+0x242>
  406aa8:	2300      	movs	r3, #0
  406aaa:	e7a8      	b.n	4069fe <_dtoa_r+0x236>
  406aac:	2300      	movs	r3, #0
  406aae:	e7f0      	b.n	406a92 <_dtoa_r+0x2ca>
  406ab0:	636f4361 	.word	0x636f4361
  406ab4:	3fd287a7 	.word	0x3fd287a7
  406ab8:	8b60c8b3 	.word	0x8b60c8b3
  406abc:	3fc68a28 	.word	0x3fc68a28
  406ac0:	509f79fb 	.word	0x509f79fb
  406ac4:	3fd34413 	.word	0x3fd34413
  406ac8:	7ff00000 	.word	0x7ff00000
  406acc:	004089b1 	.word	0x004089b1
  406ad0:	004089a8 	.word	0x004089a8
  406ad4:	00408985 	.word	0x00408985
  406ad8:	3ff80000 	.word	0x3ff80000
  406adc:	00408a40 	.word	0x00408a40
  406ae0:	00408a18 	.word	0x00408a18
  406ae4:	2601      	movs	r6, #1
  406ae6:	2300      	movs	r3, #0
  406ae8:	931e      	str	r3, [sp, #120]	; 0x78
  406aea:	9609      	str	r6, [sp, #36]	; 0x24
  406aec:	f04f 33ff 	mov.w	r3, #4294967295
  406af0:	9304      	str	r3, [sp, #16]
  406af2:	4699      	mov	r9, r3
  406af4:	2200      	movs	r2, #0
  406af6:	2312      	movs	r3, #18
  406af8:	921f      	str	r2, [sp, #124]	; 0x7c
  406afa:	e786      	b.n	406a0a <_dtoa_r+0x242>
  406afc:	2301      	movs	r3, #1
  406afe:	9309      	str	r3, [sp, #36]	; 0x24
  406b00:	e7f4      	b.n	406aec <_dtoa_r+0x324>
  406b02:	2301      	movs	r3, #1
  406b04:	9304      	str	r3, [sp, #16]
  406b06:	4699      	mov	r9, r3
  406b08:	461a      	mov	r2, r3
  406b0a:	e7f5      	b.n	406af8 <_dtoa_r+0x330>
  406b0c:	686a      	ldr	r2, [r5, #4]
  406b0e:	3201      	adds	r2, #1
  406b10:	606a      	str	r2, [r5, #4]
  406b12:	0049      	lsls	r1, r1, #1
  406b14:	e77d      	b.n	406a12 <_dtoa_r+0x24a>
  406b16:	2502      	movs	r5, #2
  406b18:	e7ae      	b.n	406a78 <_dtoa_r+0x2b0>
  406b1a:	07f1      	lsls	r1, r6, #31
  406b1c:	d508      	bpl.n	406b30 <_dtoa_r+0x368>
  406b1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406b22:	e9d7 2300 	ldrd	r2, r3, [r7]
  406b26:	f7fe fc61 	bl	4053ec <__aeabi_dmul>
  406b2a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406b2e:	3501      	adds	r5, #1
  406b30:	1076      	asrs	r6, r6, #1
  406b32:	3708      	adds	r7, #8
  406b34:	e7a1      	b.n	406a7a <_dtoa_r+0x2b2>
  406b36:	f000 80a5 	beq.w	406c84 <_dtoa_r+0x4bc>
  406b3a:	f1cb 0600 	rsb	r6, fp, #0
  406b3e:	4ba3      	ldr	r3, [pc, #652]	; (406dcc <_dtoa_r+0x604>)
  406b40:	4fa3      	ldr	r7, [pc, #652]	; (406dd0 <_dtoa_r+0x608>)
  406b42:	f006 020f 	and.w	r2, r6, #15
  406b46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  406b4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406b52:	f7fe fc4b 	bl	4053ec <__aeabi_dmul>
  406b56:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406b5a:	1136      	asrs	r6, r6, #4
  406b5c:	2300      	movs	r3, #0
  406b5e:	2502      	movs	r5, #2
  406b60:	2e00      	cmp	r6, #0
  406b62:	f040 8084 	bne.w	406c6e <_dtoa_r+0x4a6>
  406b66:	2b00      	cmp	r3, #0
  406b68:	d18f      	bne.n	406a8a <_dtoa_r+0x2c2>
  406b6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406b6c:	2b00      	cmp	r3, #0
  406b6e:	f000 808b 	beq.w	406c88 <_dtoa_r+0x4c0>
  406b72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406b76:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  406b7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406b7e:	2200      	movs	r2, #0
  406b80:	4b94      	ldr	r3, [pc, #592]	; (406dd4 <_dtoa_r+0x60c>)
  406b82:	f7fe fea5 	bl	4058d0 <__aeabi_dcmplt>
  406b86:	2800      	cmp	r0, #0
  406b88:	d07e      	beq.n	406c88 <_dtoa_r+0x4c0>
  406b8a:	f1b9 0f00 	cmp.w	r9, #0
  406b8e:	d07b      	beq.n	406c88 <_dtoa_r+0x4c0>
  406b90:	9b04      	ldr	r3, [sp, #16]
  406b92:	2b00      	cmp	r3, #0
  406b94:	dd37      	ble.n	406c06 <_dtoa_r+0x43e>
  406b96:	2200      	movs	r2, #0
  406b98:	4b8f      	ldr	r3, [pc, #572]	; (406dd8 <_dtoa_r+0x610>)
  406b9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406b9e:	f7fe fc25 	bl	4053ec <__aeabi_dmul>
  406ba2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406ba6:	9e04      	ldr	r6, [sp, #16]
  406ba8:	f10b 37ff 	add.w	r7, fp, #4294967295
  406bac:	3501      	adds	r5, #1
  406bae:	4628      	mov	r0, r5
  406bb0:	f7fe fbb6 	bl	405320 <__aeabi_i2d>
  406bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406bb8:	f7fe fc18 	bl	4053ec <__aeabi_dmul>
  406bbc:	4b87      	ldr	r3, [pc, #540]	; (406ddc <_dtoa_r+0x614>)
  406bbe:	2200      	movs	r2, #0
  406bc0:	f7fe fa62 	bl	405088 <__adddf3>
  406bc4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406bc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406bca:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  406bce:	950b      	str	r5, [sp, #44]	; 0x2c
  406bd0:	2e00      	cmp	r6, #0
  406bd2:	d15c      	bne.n	406c8e <_dtoa_r+0x4c6>
  406bd4:	2200      	movs	r2, #0
  406bd6:	4b82      	ldr	r3, [pc, #520]	; (406de0 <_dtoa_r+0x618>)
  406bd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406bdc:	f7fe fa52 	bl	405084 <__aeabi_dsub>
  406be0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406be2:	462b      	mov	r3, r5
  406be4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406be8:	f7fe fe90 	bl	40590c <__aeabi_dcmpgt>
  406bec:	2800      	cmp	r0, #0
  406bee:	f040 82f7 	bne.w	4071e0 <_dtoa_r+0xa18>
  406bf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406bf4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  406bf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406bfc:	f7fe fe68 	bl	4058d0 <__aeabi_dcmplt>
  406c00:	2800      	cmp	r0, #0
  406c02:	f040 82eb 	bne.w	4071dc <_dtoa_r+0xa14>
  406c06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406c0a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406c0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406c10:	2b00      	cmp	r3, #0
  406c12:	f2c0 8151 	blt.w	406eb8 <_dtoa_r+0x6f0>
  406c16:	f1bb 0f0e 	cmp.w	fp, #14
  406c1a:	f300 814d 	bgt.w	406eb8 <_dtoa_r+0x6f0>
  406c1e:	4b6b      	ldr	r3, [pc, #428]	; (406dcc <_dtoa_r+0x604>)
  406c20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  406c24:	e9d3 2300 	ldrd	r2, r3, [r3]
  406c28:	e9cd 2304 	strd	r2, r3, [sp, #16]
  406c2c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406c2e:	2b00      	cmp	r3, #0
  406c30:	f280 80da 	bge.w	406de8 <_dtoa_r+0x620>
  406c34:	f1b9 0f00 	cmp.w	r9, #0
  406c38:	f300 80d6 	bgt.w	406de8 <_dtoa_r+0x620>
  406c3c:	f040 82cd 	bne.w	4071da <_dtoa_r+0xa12>
  406c40:	2200      	movs	r2, #0
  406c42:	4b67      	ldr	r3, [pc, #412]	; (406de0 <_dtoa_r+0x618>)
  406c44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406c48:	f7fe fbd0 	bl	4053ec <__aeabi_dmul>
  406c4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406c50:	f7fe fe52 	bl	4058f8 <__aeabi_dcmpge>
  406c54:	464e      	mov	r6, r9
  406c56:	464f      	mov	r7, r9
  406c58:	2800      	cmp	r0, #0
  406c5a:	f040 82a4 	bne.w	4071a6 <_dtoa_r+0x9de>
  406c5e:	9b06      	ldr	r3, [sp, #24]
  406c60:	9a06      	ldr	r2, [sp, #24]
  406c62:	1c5d      	adds	r5, r3, #1
  406c64:	2331      	movs	r3, #49	; 0x31
  406c66:	7013      	strb	r3, [r2, #0]
  406c68:	f10b 0b01 	add.w	fp, fp, #1
  406c6c:	e29f      	b.n	4071ae <_dtoa_r+0x9e6>
  406c6e:	07f2      	lsls	r2, r6, #31
  406c70:	d505      	bpl.n	406c7e <_dtoa_r+0x4b6>
  406c72:	e9d7 2300 	ldrd	r2, r3, [r7]
  406c76:	f7fe fbb9 	bl	4053ec <__aeabi_dmul>
  406c7a:	3501      	adds	r5, #1
  406c7c:	2301      	movs	r3, #1
  406c7e:	1076      	asrs	r6, r6, #1
  406c80:	3708      	adds	r7, #8
  406c82:	e76d      	b.n	406b60 <_dtoa_r+0x398>
  406c84:	2502      	movs	r5, #2
  406c86:	e770      	b.n	406b6a <_dtoa_r+0x3a2>
  406c88:	465f      	mov	r7, fp
  406c8a:	464e      	mov	r6, r9
  406c8c:	e78f      	b.n	406bae <_dtoa_r+0x3e6>
  406c8e:	9a06      	ldr	r2, [sp, #24]
  406c90:	4b4e      	ldr	r3, [pc, #312]	; (406dcc <_dtoa_r+0x604>)
  406c92:	4432      	add	r2, r6
  406c94:	9211      	str	r2, [sp, #68]	; 0x44
  406c96:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406c98:	1e71      	subs	r1, r6, #1
  406c9a:	2a00      	cmp	r2, #0
  406c9c:	d048      	beq.n	406d30 <_dtoa_r+0x568>
  406c9e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  406ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
  406ca6:	2000      	movs	r0, #0
  406ca8:	494e      	ldr	r1, [pc, #312]	; (406de4 <_dtoa_r+0x61c>)
  406caa:	f7fe fcc9 	bl	405640 <__aeabi_ddiv>
  406cae:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406cb2:	f7fe f9e7 	bl	405084 <__aeabi_dsub>
  406cb6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406cba:	9d06      	ldr	r5, [sp, #24]
  406cbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406cc0:	f7fe fe44 	bl	40594c <__aeabi_d2iz>
  406cc4:	4606      	mov	r6, r0
  406cc6:	f7fe fb2b 	bl	405320 <__aeabi_i2d>
  406cca:	4602      	mov	r2, r0
  406ccc:	460b      	mov	r3, r1
  406cce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406cd2:	f7fe f9d7 	bl	405084 <__aeabi_dsub>
  406cd6:	3630      	adds	r6, #48	; 0x30
  406cd8:	f805 6b01 	strb.w	r6, [r5], #1
  406cdc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406ce0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406ce4:	f7fe fdf4 	bl	4058d0 <__aeabi_dcmplt>
  406ce8:	2800      	cmp	r0, #0
  406cea:	d165      	bne.n	406db8 <_dtoa_r+0x5f0>
  406cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406cf0:	2000      	movs	r0, #0
  406cf2:	4938      	ldr	r1, [pc, #224]	; (406dd4 <_dtoa_r+0x60c>)
  406cf4:	f7fe f9c6 	bl	405084 <__aeabi_dsub>
  406cf8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406cfc:	f7fe fde8 	bl	4058d0 <__aeabi_dcmplt>
  406d00:	2800      	cmp	r0, #0
  406d02:	f040 80b9 	bne.w	406e78 <_dtoa_r+0x6b0>
  406d06:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d08:	429d      	cmp	r5, r3
  406d0a:	f43f af7c 	beq.w	406c06 <_dtoa_r+0x43e>
  406d0e:	2200      	movs	r2, #0
  406d10:	4b31      	ldr	r3, [pc, #196]	; (406dd8 <_dtoa_r+0x610>)
  406d12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406d16:	f7fe fb69 	bl	4053ec <__aeabi_dmul>
  406d1a:	2200      	movs	r2, #0
  406d1c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406d20:	4b2d      	ldr	r3, [pc, #180]	; (406dd8 <_dtoa_r+0x610>)
  406d22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406d26:	f7fe fb61 	bl	4053ec <__aeabi_dmul>
  406d2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406d2e:	e7c5      	b.n	406cbc <_dtoa_r+0x4f4>
  406d30:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  406d34:	e9d1 0100 	ldrd	r0, r1, [r1]
  406d38:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406d3c:	f7fe fb56 	bl	4053ec <__aeabi_dmul>
  406d40:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406d44:	9d06      	ldr	r5, [sp, #24]
  406d46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406d4a:	f7fe fdff 	bl	40594c <__aeabi_d2iz>
  406d4e:	4606      	mov	r6, r0
  406d50:	f7fe fae6 	bl	405320 <__aeabi_i2d>
  406d54:	3630      	adds	r6, #48	; 0x30
  406d56:	4602      	mov	r2, r0
  406d58:	460b      	mov	r3, r1
  406d5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406d5e:	f7fe f991 	bl	405084 <__aeabi_dsub>
  406d62:	f805 6b01 	strb.w	r6, [r5], #1
  406d66:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d68:	42ab      	cmp	r3, r5
  406d6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406d6e:	f04f 0200 	mov.w	r2, #0
  406d72:	d125      	bne.n	406dc0 <_dtoa_r+0x5f8>
  406d74:	4b1b      	ldr	r3, [pc, #108]	; (406de4 <_dtoa_r+0x61c>)
  406d76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406d7a:	f7fe f985 	bl	405088 <__adddf3>
  406d7e:	4602      	mov	r2, r0
  406d80:	460b      	mov	r3, r1
  406d82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406d86:	f7fe fdc1 	bl	40590c <__aeabi_dcmpgt>
  406d8a:	2800      	cmp	r0, #0
  406d8c:	d174      	bne.n	406e78 <_dtoa_r+0x6b0>
  406d8e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406d92:	2000      	movs	r0, #0
  406d94:	4913      	ldr	r1, [pc, #76]	; (406de4 <_dtoa_r+0x61c>)
  406d96:	f7fe f975 	bl	405084 <__aeabi_dsub>
  406d9a:	4602      	mov	r2, r0
  406d9c:	460b      	mov	r3, r1
  406d9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406da2:	f7fe fd95 	bl	4058d0 <__aeabi_dcmplt>
  406da6:	2800      	cmp	r0, #0
  406da8:	f43f af2d 	beq.w	406c06 <_dtoa_r+0x43e>
  406dac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406db0:	2b30      	cmp	r3, #48	; 0x30
  406db2:	f105 32ff 	add.w	r2, r5, #4294967295
  406db6:	d001      	beq.n	406dbc <_dtoa_r+0x5f4>
  406db8:	46bb      	mov	fp, r7
  406dba:	e04c      	b.n	406e56 <_dtoa_r+0x68e>
  406dbc:	4615      	mov	r5, r2
  406dbe:	e7f5      	b.n	406dac <_dtoa_r+0x5e4>
  406dc0:	4b05      	ldr	r3, [pc, #20]	; (406dd8 <_dtoa_r+0x610>)
  406dc2:	f7fe fb13 	bl	4053ec <__aeabi_dmul>
  406dc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406dca:	e7bc      	b.n	406d46 <_dtoa_r+0x57e>
  406dcc:	00408a40 	.word	0x00408a40
  406dd0:	00408a18 	.word	0x00408a18
  406dd4:	3ff00000 	.word	0x3ff00000
  406dd8:	40240000 	.word	0x40240000
  406ddc:	401c0000 	.word	0x401c0000
  406de0:	40140000 	.word	0x40140000
  406de4:	3fe00000 	.word	0x3fe00000
  406de8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406dec:	9d06      	ldr	r5, [sp, #24]
  406dee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406df2:	4630      	mov	r0, r6
  406df4:	4639      	mov	r1, r7
  406df6:	f7fe fc23 	bl	405640 <__aeabi_ddiv>
  406dfa:	f7fe fda7 	bl	40594c <__aeabi_d2iz>
  406dfe:	4680      	mov	r8, r0
  406e00:	f7fe fa8e 	bl	405320 <__aeabi_i2d>
  406e04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406e08:	f7fe faf0 	bl	4053ec <__aeabi_dmul>
  406e0c:	4602      	mov	r2, r0
  406e0e:	460b      	mov	r3, r1
  406e10:	4630      	mov	r0, r6
  406e12:	4639      	mov	r1, r7
  406e14:	f108 0630 	add.w	r6, r8, #48	; 0x30
  406e18:	f7fe f934 	bl	405084 <__aeabi_dsub>
  406e1c:	f805 6b01 	strb.w	r6, [r5], #1
  406e20:	9e06      	ldr	r6, [sp, #24]
  406e22:	1bae      	subs	r6, r5, r6
  406e24:	45b1      	cmp	r9, r6
  406e26:	4602      	mov	r2, r0
  406e28:	460b      	mov	r3, r1
  406e2a:	d138      	bne.n	406e9e <_dtoa_r+0x6d6>
  406e2c:	f7fe f92c 	bl	405088 <__adddf3>
  406e30:	4606      	mov	r6, r0
  406e32:	460f      	mov	r7, r1
  406e34:	4602      	mov	r2, r0
  406e36:	460b      	mov	r3, r1
  406e38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406e3c:	f7fe fd48 	bl	4058d0 <__aeabi_dcmplt>
  406e40:	b9c8      	cbnz	r0, 406e76 <_dtoa_r+0x6ae>
  406e42:	4632      	mov	r2, r6
  406e44:	463b      	mov	r3, r7
  406e46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406e4a:	f7fe fd37 	bl	4058bc <__aeabi_dcmpeq>
  406e4e:	b110      	cbz	r0, 406e56 <_dtoa_r+0x68e>
  406e50:	f018 0f01 	tst.w	r8, #1
  406e54:	d10f      	bne.n	406e76 <_dtoa_r+0x6ae>
  406e56:	4651      	mov	r1, sl
  406e58:	4620      	mov	r0, r4
  406e5a:	f000 fcff 	bl	40785c <_Bfree>
  406e5e:	2300      	movs	r3, #0
  406e60:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406e62:	702b      	strb	r3, [r5, #0]
  406e64:	f10b 0301 	add.w	r3, fp, #1
  406e68:	6013      	str	r3, [r2, #0]
  406e6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406e6c:	2b00      	cmp	r3, #0
  406e6e:	f43f acf0 	beq.w	406852 <_dtoa_r+0x8a>
  406e72:	601d      	str	r5, [r3, #0]
  406e74:	e4ed      	b.n	406852 <_dtoa_r+0x8a>
  406e76:	465f      	mov	r7, fp
  406e78:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406e7c:	2a39      	cmp	r2, #57	; 0x39
  406e7e:	f105 33ff 	add.w	r3, r5, #4294967295
  406e82:	d106      	bne.n	406e92 <_dtoa_r+0x6ca>
  406e84:	9a06      	ldr	r2, [sp, #24]
  406e86:	429a      	cmp	r2, r3
  406e88:	d107      	bne.n	406e9a <_dtoa_r+0x6d2>
  406e8a:	2330      	movs	r3, #48	; 0x30
  406e8c:	7013      	strb	r3, [r2, #0]
  406e8e:	3701      	adds	r7, #1
  406e90:	4613      	mov	r3, r2
  406e92:	781a      	ldrb	r2, [r3, #0]
  406e94:	3201      	adds	r2, #1
  406e96:	701a      	strb	r2, [r3, #0]
  406e98:	e78e      	b.n	406db8 <_dtoa_r+0x5f0>
  406e9a:	461d      	mov	r5, r3
  406e9c:	e7ec      	b.n	406e78 <_dtoa_r+0x6b0>
  406e9e:	2200      	movs	r2, #0
  406ea0:	4bb4      	ldr	r3, [pc, #720]	; (407174 <_dtoa_r+0x9ac>)
  406ea2:	f7fe faa3 	bl	4053ec <__aeabi_dmul>
  406ea6:	2200      	movs	r2, #0
  406ea8:	2300      	movs	r3, #0
  406eaa:	4606      	mov	r6, r0
  406eac:	460f      	mov	r7, r1
  406eae:	f7fe fd05 	bl	4058bc <__aeabi_dcmpeq>
  406eb2:	2800      	cmp	r0, #0
  406eb4:	d09b      	beq.n	406dee <_dtoa_r+0x626>
  406eb6:	e7ce      	b.n	406e56 <_dtoa_r+0x68e>
  406eb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406eba:	2a00      	cmp	r2, #0
  406ebc:	f000 8129 	beq.w	407112 <_dtoa_r+0x94a>
  406ec0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  406ec2:	2a01      	cmp	r2, #1
  406ec4:	f300 810e 	bgt.w	4070e4 <_dtoa_r+0x91c>
  406ec8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406eca:	2a00      	cmp	r2, #0
  406ecc:	f000 8106 	beq.w	4070dc <_dtoa_r+0x914>
  406ed0:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406ed4:	9e08      	ldr	r6, [sp, #32]
  406ed6:	4645      	mov	r5, r8
  406ed8:	9a07      	ldr	r2, [sp, #28]
  406eda:	2101      	movs	r1, #1
  406edc:	441a      	add	r2, r3
  406ede:	4620      	mov	r0, r4
  406ee0:	4498      	add	r8, r3
  406ee2:	9207      	str	r2, [sp, #28]
  406ee4:	f000 fd5a 	bl	40799c <__i2b>
  406ee8:	4607      	mov	r7, r0
  406eea:	2d00      	cmp	r5, #0
  406eec:	dd0b      	ble.n	406f06 <_dtoa_r+0x73e>
  406eee:	9b07      	ldr	r3, [sp, #28]
  406ef0:	2b00      	cmp	r3, #0
  406ef2:	dd08      	ble.n	406f06 <_dtoa_r+0x73e>
  406ef4:	42ab      	cmp	r3, r5
  406ef6:	9a07      	ldr	r2, [sp, #28]
  406ef8:	bfa8      	it	ge
  406efa:	462b      	movge	r3, r5
  406efc:	eba8 0803 	sub.w	r8, r8, r3
  406f00:	1aed      	subs	r5, r5, r3
  406f02:	1ad3      	subs	r3, r2, r3
  406f04:	9307      	str	r3, [sp, #28]
  406f06:	9b08      	ldr	r3, [sp, #32]
  406f08:	b1fb      	cbz	r3, 406f4a <_dtoa_r+0x782>
  406f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406f0c:	2b00      	cmp	r3, #0
  406f0e:	f000 8104 	beq.w	40711a <_dtoa_r+0x952>
  406f12:	2e00      	cmp	r6, #0
  406f14:	dd11      	ble.n	406f3a <_dtoa_r+0x772>
  406f16:	4639      	mov	r1, r7
  406f18:	4632      	mov	r2, r6
  406f1a:	4620      	mov	r0, r4
  406f1c:	f000 fdd4 	bl	407ac8 <__pow5mult>
  406f20:	4652      	mov	r2, sl
  406f22:	4601      	mov	r1, r0
  406f24:	4607      	mov	r7, r0
  406f26:	4620      	mov	r0, r4
  406f28:	f000 fd41 	bl	4079ae <__multiply>
  406f2c:	4651      	mov	r1, sl
  406f2e:	900a      	str	r0, [sp, #40]	; 0x28
  406f30:	4620      	mov	r0, r4
  406f32:	f000 fc93 	bl	40785c <_Bfree>
  406f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406f38:	469a      	mov	sl, r3
  406f3a:	9b08      	ldr	r3, [sp, #32]
  406f3c:	1b9a      	subs	r2, r3, r6
  406f3e:	d004      	beq.n	406f4a <_dtoa_r+0x782>
  406f40:	4651      	mov	r1, sl
  406f42:	4620      	mov	r0, r4
  406f44:	f000 fdc0 	bl	407ac8 <__pow5mult>
  406f48:	4682      	mov	sl, r0
  406f4a:	2101      	movs	r1, #1
  406f4c:	4620      	mov	r0, r4
  406f4e:	f000 fd25 	bl	40799c <__i2b>
  406f52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406f54:	2b00      	cmp	r3, #0
  406f56:	4606      	mov	r6, r0
  406f58:	f340 80e1 	ble.w	40711e <_dtoa_r+0x956>
  406f5c:	461a      	mov	r2, r3
  406f5e:	4601      	mov	r1, r0
  406f60:	4620      	mov	r0, r4
  406f62:	f000 fdb1 	bl	407ac8 <__pow5mult>
  406f66:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  406f68:	2b01      	cmp	r3, #1
  406f6a:	4606      	mov	r6, r0
  406f6c:	f340 80da 	ble.w	407124 <_dtoa_r+0x95c>
  406f70:	2300      	movs	r3, #0
  406f72:	9308      	str	r3, [sp, #32]
  406f74:	6933      	ldr	r3, [r6, #16]
  406f76:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  406f7a:	6918      	ldr	r0, [r3, #16]
  406f7c:	f000 fcc0 	bl	407900 <__hi0bits>
  406f80:	f1c0 0020 	rsb	r0, r0, #32
  406f84:	9b07      	ldr	r3, [sp, #28]
  406f86:	4418      	add	r0, r3
  406f88:	f010 001f 	ands.w	r0, r0, #31
  406f8c:	f000 80f0 	beq.w	407170 <_dtoa_r+0x9a8>
  406f90:	f1c0 0320 	rsb	r3, r0, #32
  406f94:	2b04      	cmp	r3, #4
  406f96:	f340 80e2 	ble.w	40715e <_dtoa_r+0x996>
  406f9a:	9b07      	ldr	r3, [sp, #28]
  406f9c:	f1c0 001c 	rsb	r0, r0, #28
  406fa0:	4480      	add	r8, r0
  406fa2:	4405      	add	r5, r0
  406fa4:	4403      	add	r3, r0
  406fa6:	9307      	str	r3, [sp, #28]
  406fa8:	f1b8 0f00 	cmp.w	r8, #0
  406fac:	dd05      	ble.n	406fba <_dtoa_r+0x7f2>
  406fae:	4651      	mov	r1, sl
  406fb0:	4642      	mov	r2, r8
  406fb2:	4620      	mov	r0, r4
  406fb4:	f000 fdd6 	bl	407b64 <__lshift>
  406fb8:	4682      	mov	sl, r0
  406fba:	9b07      	ldr	r3, [sp, #28]
  406fbc:	2b00      	cmp	r3, #0
  406fbe:	dd05      	ble.n	406fcc <_dtoa_r+0x804>
  406fc0:	4631      	mov	r1, r6
  406fc2:	461a      	mov	r2, r3
  406fc4:	4620      	mov	r0, r4
  406fc6:	f000 fdcd 	bl	407b64 <__lshift>
  406fca:	4606      	mov	r6, r0
  406fcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406fce:	2b00      	cmp	r3, #0
  406fd0:	f000 80d2 	beq.w	407178 <_dtoa_r+0x9b0>
  406fd4:	4631      	mov	r1, r6
  406fd6:	4650      	mov	r0, sl
  406fd8:	f000 fe15 	bl	407c06 <__mcmp>
  406fdc:	2800      	cmp	r0, #0
  406fde:	f280 80cb 	bge.w	407178 <_dtoa_r+0x9b0>
  406fe2:	2300      	movs	r3, #0
  406fe4:	4651      	mov	r1, sl
  406fe6:	220a      	movs	r2, #10
  406fe8:	4620      	mov	r0, r4
  406fea:	f000 fc4e 	bl	40788a <__multadd>
  406fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406ff0:	f10b 3bff 	add.w	fp, fp, #4294967295
  406ff4:	4682      	mov	sl, r0
  406ff6:	2b00      	cmp	r3, #0
  406ff8:	f000 81aa 	beq.w	407350 <_dtoa_r+0xb88>
  406ffc:	2300      	movs	r3, #0
  406ffe:	4639      	mov	r1, r7
  407000:	220a      	movs	r2, #10
  407002:	4620      	mov	r0, r4
  407004:	f000 fc41 	bl	40788a <__multadd>
  407008:	9b04      	ldr	r3, [sp, #16]
  40700a:	2b00      	cmp	r3, #0
  40700c:	4607      	mov	r7, r0
  40700e:	dc03      	bgt.n	407018 <_dtoa_r+0x850>
  407010:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  407012:	2b02      	cmp	r3, #2
  407014:	f300 80b8 	bgt.w	407188 <_dtoa_r+0x9c0>
  407018:	2d00      	cmp	r5, #0
  40701a:	dd05      	ble.n	407028 <_dtoa_r+0x860>
  40701c:	4639      	mov	r1, r7
  40701e:	462a      	mov	r2, r5
  407020:	4620      	mov	r0, r4
  407022:	f000 fd9f 	bl	407b64 <__lshift>
  407026:	4607      	mov	r7, r0
  407028:	9b08      	ldr	r3, [sp, #32]
  40702a:	2b00      	cmp	r3, #0
  40702c:	f000 8110 	beq.w	407250 <_dtoa_r+0xa88>
  407030:	6879      	ldr	r1, [r7, #4]
  407032:	4620      	mov	r0, r4
  407034:	f000 fbde 	bl	4077f4 <_Balloc>
  407038:	693a      	ldr	r2, [r7, #16]
  40703a:	3202      	adds	r2, #2
  40703c:	4605      	mov	r5, r0
  40703e:	0092      	lsls	r2, r2, #2
  407040:	f107 010c 	add.w	r1, r7, #12
  407044:	300c      	adds	r0, #12
  407046:	f7fe fd2b 	bl	405aa0 <memcpy>
  40704a:	2201      	movs	r2, #1
  40704c:	4629      	mov	r1, r5
  40704e:	4620      	mov	r0, r4
  407050:	f000 fd88 	bl	407b64 <__lshift>
  407054:	9b02      	ldr	r3, [sp, #8]
  407056:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40705a:	9707      	str	r7, [sp, #28]
  40705c:	f003 0301 	and.w	r3, r3, #1
  407060:	4607      	mov	r7, r0
  407062:	9308      	str	r3, [sp, #32]
  407064:	4631      	mov	r1, r6
  407066:	4650      	mov	r0, sl
  407068:	f7ff fb20 	bl	4066ac <quorem>
  40706c:	9907      	ldr	r1, [sp, #28]
  40706e:	4605      	mov	r5, r0
  407070:	f100 0930 	add.w	r9, r0, #48	; 0x30
  407074:	4650      	mov	r0, sl
  407076:	f000 fdc6 	bl	407c06 <__mcmp>
  40707a:	463a      	mov	r2, r7
  40707c:	9002      	str	r0, [sp, #8]
  40707e:	4631      	mov	r1, r6
  407080:	4620      	mov	r0, r4
  407082:	f000 fdda 	bl	407c3a <__mdiff>
  407086:	68c3      	ldr	r3, [r0, #12]
  407088:	4602      	mov	r2, r0
  40708a:	2b00      	cmp	r3, #0
  40708c:	f040 80e2 	bne.w	407254 <_dtoa_r+0xa8c>
  407090:	4601      	mov	r1, r0
  407092:	9009      	str	r0, [sp, #36]	; 0x24
  407094:	4650      	mov	r0, sl
  407096:	f000 fdb6 	bl	407c06 <__mcmp>
  40709a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40709c:	4603      	mov	r3, r0
  40709e:	4611      	mov	r1, r2
  4070a0:	4620      	mov	r0, r4
  4070a2:	9309      	str	r3, [sp, #36]	; 0x24
  4070a4:	f000 fbda 	bl	40785c <_Bfree>
  4070a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4070aa:	2b00      	cmp	r3, #0
  4070ac:	f040 80d4 	bne.w	407258 <_dtoa_r+0xa90>
  4070b0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4070b2:	2a00      	cmp	r2, #0
  4070b4:	f040 80d0 	bne.w	407258 <_dtoa_r+0xa90>
  4070b8:	9a08      	ldr	r2, [sp, #32]
  4070ba:	2a00      	cmp	r2, #0
  4070bc:	f040 80cc 	bne.w	407258 <_dtoa_r+0xa90>
  4070c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4070c4:	f000 80e8 	beq.w	407298 <_dtoa_r+0xad0>
  4070c8:	9b02      	ldr	r3, [sp, #8]
  4070ca:	2b00      	cmp	r3, #0
  4070cc:	dd01      	ble.n	4070d2 <_dtoa_r+0x90a>
  4070ce:	f105 0931 	add.w	r9, r5, #49	; 0x31
  4070d2:	f108 0501 	add.w	r5, r8, #1
  4070d6:	f888 9000 	strb.w	r9, [r8]
  4070da:	e06a      	b.n	4071b2 <_dtoa_r+0x9ea>
  4070dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4070de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4070e2:	e6f7      	b.n	406ed4 <_dtoa_r+0x70c>
  4070e4:	9b08      	ldr	r3, [sp, #32]
  4070e6:	f109 36ff 	add.w	r6, r9, #4294967295
  4070ea:	42b3      	cmp	r3, r6
  4070ec:	bfbf      	itttt	lt
  4070ee:	9b08      	ldrlt	r3, [sp, #32]
  4070f0:	9608      	strlt	r6, [sp, #32]
  4070f2:	1af2      	sublt	r2, r6, r3
  4070f4:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  4070f6:	bfb7      	itett	lt
  4070f8:	189b      	addlt	r3, r3, r2
  4070fa:	1b9e      	subge	r6, r3, r6
  4070fc:	930c      	strlt	r3, [sp, #48]	; 0x30
  4070fe:	2600      	movlt	r6, #0
  407100:	f1b9 0f00 	cmp.w	r9, #0
  407104:	bfb9      	ittee	lt
  407106:	eba8 0509 	sublt.w	r5, r8, r9
  40710a:	2300      	movlt	r3, #0
  40710c:	4645      	movge	r5, r8
  40710e:	464b      	movge	r3, r9
  407110:	e6e2      	b.n	406ed8 <_dtoa_r+0x710>
  407112:	9e08      	ldr	r6, [sp, #32]
  407114:	9f09      	ldr	r7, [sp, #36]	; 0x24
  407116:	4645      	mov	r5, r8
  407118:	e6e7      	b.n	406eea <_dtoa_r+0x722>
  40711a:	9a08      	ldr	r2, [sp, #32]
  40711c:	e710      	b.n	406f40 <_dtoa_r+0x778>
  40711e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  407120:	2b01      	cmp	r3, #1
  407122:	dc18      	bgt.n	407156 <_dtoa_r+0x98e>
  407124:	9b02      	ldr	r3, [sp, #8]
  407126:	b9b3      	cbnz	r3, 407156 <_dtoa_r+0x98e>
  407128:	9b03      	ldr	r3, [sp, #12]
  40712a:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40712e:	b9a3      	cbnz	r3, 40715a <_dtoa_r+0x992>
  407130:	9b03      	ldr	r3, [sp, #12]
  407132:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  407136:	0d1b      	lsrs	r3, r3, #20
  407138:	051b      	lsls	r3, r3, #20
  40713a:	b12b      	cbz	r3, 407148 <_dtoa_r+0x980>
  40713c:	9b07      	ldr	r3, [sp, #28]
  40713e:	3301      	adds	r3, #1
  407140:	9307      	str	r3, [sp, #28]
  407142:	f108 0801 	add.w	r8, r8, #1
  407146:	2301      	movs	r3, #1
  407148:	9308      	str	r3, [sp, #32]
  40714a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40714c:	2b00      	cmp	r3, #0
  40714e:	f47f af11 	bne.w	406f74 <_dtoa_r+0x7ac>
  407152:	2001      	movs	r0, #1
  407154:	e716      	b.n	406f84 <_dtoa_r+0x7bc>
  407156:	2300      	movs	r3, #0
  407158:	e7f6      	b.n	407148 <_dtoa_r+0x980>
  40715a:	9b02      	ldr	r3, [sp, #8]
  40715c:	e7f4      	b.n	407148 <_dtoa_r+0x980>
  40715e:	f43f af23 	beq.w	406fa8 <_dtoa_r+0x7e0>
  407162:	9a07      	ldr	r2, [sp, #28]
  407164:	331c      	adds	r3, #28
  407166:	441a      	add	r2, r3
  407168:	4498      	add	r8, r3
  40716a:	441d      	add	r5, r3
  40716c:	4613      	mov	r3, r2
  40716e:	e71a      	b.n	406fa6 <_dtoa_r+0x7de>
  407170:	4603      	mov	r3, r0
  407172:	e7f6      	b.n	407162 <_dtoa_r+0x99a>
  407174:	40240000 	.word	0x40240000
  407178:	f1b9 0f00 	cmp.w	r9, #0
  40717c:	dc33      	bgt.n	4071e6 <_dtoa_r+0xa1e>
  40717e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  407180:	2b02      	cmp	r3, #2
  407182:	dd30      	ble.n	4071e6 <_dtoa_r+0xa1e>
  407184:	f8cd 9010 	str.w	r9, [sp, #16]
  407188:	9b04      	ldr	r3, [sp, #16]
  40718a:	b963      	cbnz	r3, 4071a6 <_dtoa_r+0x9de>
  40718c:	4631      	mov	r1, r6
  40718e:	2205      	movs	r2, #5
  407190:	4620      	mov	r0, r4
  407192:	f000 fb7a 	bl	40788a <__multadd>
  407196:	4601      	mov	r1, r0
  407198:	4606      	mov	r6, r0
  40719a:	4650      	mov	r0, sl
  40719c:	f000 fd33 	bl	407c06 <__mcmp>
  4071a0:	2800      	cmp	r0, #0
  4071a2:	f73f ad5c 	bgt.w	406c5e <_dtoa_r+0x496>
  4071a6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4071a8:	9d06      	ldr	r5, [sp, #24]
  4071aa:	ea6f 0b03 	mvn.w	fp, r3
  4071ae:	2300      	movs	r3, #0
  4071b0:	9307      	str	r3, [sp, #28]
  4071b2:	4631      	mov	r1, r6
  4071b4:	4620      	mov	r0, r4
  4071b6:	f000 fb51 	bl	40785c <_Bfree>
  4071ba:	2f00      	cmp	r7, #0
  4071bc:	f43f ae4b 	beq.w	406e56 <_dtoa_r+0x68e>
  4071c0:	9b07      	ldr	r3, [sp, #28]
  4071c2:	b12b      	cbz	r3, 4071d0 <_dtoa_r+0xa08>
  4071c4:	42bb      	cmp	r3, r7
  4071c6:	d003      	beq.n	4071d0 <_dtoa_r+0xa08>
  4071c8:	4619      	mov	r1, r3
  4071ca:	4620      	mov	r0, r4
  4071cc:	f000 fb46 	bl	40785c <_Bfree>
  4071d0:	4639      	mov	r1, r7
  4071d2:	4620      	mov	r0, r4
  4071d4:	f000 fb42 	bl	40785c <_Bfree>
  4071d8:	e63d      	b.n	406e56 <_dtoa_r+0x68e>
  4071da:	2600      	movs	r6, #0
  4071dc:	4637      	mov	r7, r6
  4071de:	e7e2      	b.n	4071a6 <_dtoa_r+0x9de>
  4071e0:	46bb      	mov	fp, r7
  4071e2:	4637      	mov	r7, r6
  4071e4:	e53b      	b.n	406c5e <_dtoa_r+0x496>
  4071e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4071e8:	f8cd 9010 	str.w	r9, [sp, #16]
  4071ec:	2b00      	cmp	r3, #0
  4071ee:	f47f af13 	bne.w	407018 <_dtoa_r+0x850>
  4071f2:	9d06      	ldr	r5, [sp, #24]
  4071f4:	4631      	mov	r1, r6
  4071f6:	4650      	mov	r0, sl
  4071f8:	f7ff fa58 	bl	4066ac <quorem>
  4071fc:	f100 0930 	add.w	r9, r0, #48	; 0x30
  407200:	f805 9b01 	strb.w	r9, [r5], #1
  407204:	9b06      	ldr	r3, [sp, #24]
  407206:	9a04      	ldr	r2, [sp, #16]
  407208:	1aeb      	subs	r3, r5, r3
  40720a:	429a      	cmp	r2, r3
  40720c:	f300 8083 	bgt.w	407316 <_dtoa_r+0xb4e>
  407210:	9b06      	ldr	r3, [sp, #24]
  407212:	2a01      	cmp	r2, #1
  407214:	bfac      	ite	ge
  407216:	189b      	addge	r3, r3, r2
  407218:	3301      	addlt	r3, #1
  40721a:	4698      	mov	r8, r3
  40721c:	2300      	movs	r3, #0
  40721e:	9307      	str	r3, [sp, #28]
  407220:	4651      	mov	r1, sl
  407222:	2201      	movs	r2, #1
  407224:	4620      	mov	r0, r4
  407226:	f000 fc9d 	bl	407b64 <__lshift>
  40722a:	4631      	mov	r1, r6
  40722c:	4682      	mov	sl, r0
  40722e:	f000 fcea 	bl	407c06 <__mcmp>
  407232:	2800      	cmp	r0, #0
  407234:	dc35      	bgt.n	4072a2 <_dtoa_r+0xada>
  407236:	d102      	bne.n	40723e <_dtoa_r+0xa76>
  407238:	f019 0f01 	tst.w	r9, #1
  40723c:	d131      	bne.n	4072a2 <_dtoa_r+0xada>
  40723e:	4645      	mov	r5, r8
  407240:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407244:	2b30      	cmp	r3, #48	; 0x30
  407246:	f105 32ff 	add.w	r2, r5, #4294967295
  40724a:	d1b2      	bne.n	4071b2 <_dtoa_r+0x9ea>
  40724c:	4615      	mov	r5, r2
  40724e:	e7f7      	b.n	407240 <_dtoa_r+0xa78>
  407250:	4638      	mov	r0, r7
  407252:	e6ff      	b.n	407054 <_dtoa_r+0x88c>
  407254:	2301      	movs	r3, #1
  407256:	e722      	b.n	40709e <_dtoa_r+0x8d6>
  407258:	9a02      	ldr	r2, [sp, #8]
  40725a:	2a00      	cmp	r2, #0
  40725c:	db04      	blt.n	407268 <_dtoa_r+0xaa0>
  40725e:	d129      	bne.n	4072b4 <_dtoa_r+0xaec>
  407260:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  407262:	bb3a      	cbnz	r2, 4072b4 <_dtoa_r+0xaec>
  407264:	9a08      	ldr	r2, [sp, #32]
  407266:	bb2a      	cbnz	r2, 4072b4 <_dtoa_r+0xaec>
  407268:	2b00      	cmp	r3, #0
  40726a:	f77f af32 	ble.w	4070d2 <_dtoa_r+0x90a>
  40726e:	4651      	mov	r1, sl
  407270:	2201      	movs	r2, #1
  407272:	4620      	mov	r0, r4
  407274:	f000 fc76 	bl	407b64 <__lshift>
  407278:	4631      	mov	r1, r6
  40727a:	4682      	mov	sl, r0
  40727c:	f000 fcc3 	bl	407c06 <__mcmp>
  407280:	2800      	cmp	r0, #0
  407282:	dc05      	bgt.n	407290 <_dtoa_r+0xac8>
  407284:	f47f af25 	bne.w	4070d2 <_dtoa_r+0x90a>
  407288:	f019 0f01 	tst.w	r9, #1
  40728c:	f43f af21 	beq.w	4070d2 <_dtoa_r+0x90a>
  407290:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  407294:	f47f af1b 	bne.w	4070ce <_dtoa_r+0x906>
  407298:	2339      	movs	r3, #57	; 0x39
  40729a:	f888 3000 	strb.w	r3, [r8]
  40729e:	f108 0801 	add.w	r8, r8, #1
  4072a2:	4645      	mov	r5, r8
  4072a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4072a8:	2b39      	cmp	r3, #57	; 0x39
  4072aa:	f105 32ff 	add.w	r2, r5, #4294967295
  4072ae:	d03a      	beq.n	407326 <_dtoa_r+0xb5e>
  4072b0:	3301      	adds	r3, #1
  4072b2:	e03f      	b.n	407334 <_dtoa_r+0xb6c>
  4072b4:	2b00      	cmp	r3, #0
  4072b6:	f108 0501 	add.w	r5, r8, #1
  4072ba:	dd05      	ble.n	4072c8 <_dtoa_r+0xb00>
  4072bc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4072c0:	d0ea      	beq.n	407298 <_dtoa_r+0xad0>
  4072c2:	f109 0901 	add.w	r9, r9, #1
  4072c6:	e706      	b.n	4070d6 <_dtoa_r+0x90e>
  4072c8:	9b06      	ldr	r3, [sp, #24]
  4072ca:	9a04      	ldr	r2, [sp, #16]
  4072cc:	f805 9c01 	strb.w	r9, [r5, #-1]
  4072d0:	1aeb      	subs	r3, r5, r3
  4072d2:	4293      	cmp	r3, r2
  4072d4:	46a8      	mov	r8, r5
  4072d6:	d0a3      	beq.n	407220 <_dtoa_r+0xa58>
  4072d8:	4651      	mov	r1, sl
  4072da:	2300      	movs	r3, #0
  4072dc:	220a      	movs	r2, #10
  4072de:	4620      	mov	r0, r4
  4072e0:	f000 fad3 	bl	40788a <__multadd>
  4072e4:	9b07      	ldr	r3, [sp, #28]
  4072e6:	9907      	ldr	r1, [sp, #28]
  4072e8:	42bb      	cmp	r3, r7
  4072ea:	4682      	mov	sl, r0
  4072ec:	f04f 0300 	mov.w	r3, #0
  4072f0:	f04f 020a 	mov.w	r2, #10
  4072f4:	4620      	mov	r0, r4
  4072f6:	d104      	bne.n	407302 <_dtoa_r+0xb3a>
  4072f8:	f000 fac7 	bl	40788a <__multadd>
  4072fc:	9007      	str	r0, [sp, #28]
  4072fe:	4607      	mov	r7, r0
  407300:	e6b0      	b.n	407064 <_dtoa_r+0x89c>
  407302:	f000 fac2 	bl	40788a <__multadd>
  407306:	2300      	movs	r3, #0
  407308:	9007      	str	r0, [sp, #28]
  40730a:	220a      	movs	r2, #10
  40730c:	4639      	mov	r1, r7
  40730e:	4620      	mov	r0, r4
  407310:	f000 fabb 	bl	40788a <__multadd>
  407314:	e7f3      	b.n	4072fe <_dtoa_r+0xb36>
  407316:	4651      	mov	r1, sl
  407318:	2300      	movs	r3, #0
  40731a:	220a      	movs	r2, #10
  40731c:	4620      	mov	r0, r4
  40731e:	f000 fab4 	bl	40788a <__multadd>
  407322:	4682      	mov	sl, r0
  407324:	e766      	b.n	4071f4 <_dtoa_r+0xa2c>
  407326:	9b06      	ldr	r3, [sp, #24]
  407328:	4293      	cmp	r3, r2
  40732a:	d105      	bne.n	407338 <_dtoa_r+0xb70>
  40732c:	9a06      	ldr	r2, [sp, #24]
  40732e:	f10b 0b01 	add.w	fp, fp, #1
  407332:	2331      	movs	r3, #49	; 0x31
  407334:	7013      	strb	r3, [r2, #0]
  407336:	e73c      	b.n	4071b2 <_dtoa_r+0x9ea>
  407338:	4615      	mov	r5, r2
  40733a:	e7b3      	b.n	4072a4 <_dtoa_r+0xadc>
  40733c:	4b09      	ldr	r3, [pc, #36]	; (407364 <_dtoa_r+0xb9c>)
  40733e:	f7ff baa5 	b.w	40688c <_dtoa_r+0xc4>
  407342:	9b22      	ldr	r3, [sp, #136]	; 0x88
  407344:	2b00      	cmp	r3, #0
  407346:	f47f aa7f 	bne.w	406848 <_dtoa_r+0x80>
  40734a:	4b07      	ldr	r3, [pc, #28]	; (407368 <_dtoa_r+0xba0>)
  40734c:	f7ff ba9e 	b.w	40688c <_dtoa_r+0xc4>
  407350:	9b04      	ldr	r3, [sp, #16]
  407352:	2b00      	cmp	r3, #0
  407354:	f73f af4d 	bgt.w	4071f2 <_dtoa_r+0xa2a>
  407358:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40735a:	2b02      	cmp	r3, #2
  40735c:	f77f af49 	ble.w	4071f2 <_dtoa_r+0xa2a>
  407360:	e712      	b.n	407188 <_dtoa_r+0x9c0>
  407362:	bf00      	nop
  407364:	00408984 	.word	0x00408984
  407368:	004089a8 	.word	0x004089a8

0040736c <__sflush_r>:
  40736c:	898a      	ldrh	r2, [r1, #12]
  40736e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407372:	4605      	mov	r5, r0
  407374:	0710      	lsls	r0, r2, #28
  407376:	460c      	mov	r4, r1
  407378:	d45a      	bmi.n	407430 <__sflush_r+0xc4>
  40737a:	684b      	ldr	r3, [r1, #4]
  40737c:	2b00      	cmp	r3, #0
  40737e:	dc05      	bgt.n	40738c <__sflush_r+0x20>
  407380:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  407382:	2b00      	cmp	r3, #0
  407384:	dc02      	bgt.n	40738c <__sflush_r+0x20>
  407386:	2000      	movs	r0, #0
  407388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40738c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  40738e:	2e00      	cmp	r6, #0
  407390:	d0f9      	beq.n	407386 <__sflush_r+0x1a>
  407392:	2300      	movs	r3, #0
  407394:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  407398:	682f      	ldr	r7, [r5, #0]
  40739a:	602b      	str	r3, [r5, #0]
  40739c:	d033      	beq.n	407406 <__sflush_r+0x9a>
  40739e:	6d60      	ldr	r0, [r4, #84]	; 0x54
  4073a0:	89a3      	ldrh	r3, [r4, #12]
  4073a2:	075a      	lsls	r2, r3, #29
  4073a4:	d505      	bpl.n	4073b2 <__sflush_r+0x46>
  4073a6:	6863      	ldr	r3, [r4, #4]
  4073a8:	1ac0      	subs	r0, r0, r3
  4073aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
  4073ac:	b10b      	cbz	r3, 4073b2 <__sflush_r+0x46>
  4073ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4073b0:	1ac0      	subs	r0, r0, r3
  4073b2:	2300      	movs	r3, #0
  4073b4:	4602      	mov	r2, r0
  4073b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  4073b8:	6a21      	ldr	r1, [r4, #32]
  4073ba:	4628      	mov	r0, r5
  4073bc:	47b0      	blx	r6
  4073be:	1c43      	adds	r3, r0, #1
  4073c0:	89a3      	ldrh	r3, [r4, #12]
  4073c2:	d106      	bne.n	4073d2 <__sflush_r+0x66>
  4073c4:	6829      	ldr	r1, [r5, #0]
  4073c6:	291d      	cmp	r1, #29
  4073c8:	d84b      	bhi.n	407462 <__sflush_r+0xf6>
  4073ca:	4a2b      	ldr	r2, [pc, #172]	; (407478 <__sflush_r+0x10c>)
  4073cc:	40ca      	lsrs	r2, r1
  4073ce:	07d6      	lsls	r6, r2, #31
  4073d0:	d547      	bpl.n	407462 <__sflush_r+0xf6>
  4073d2:	2200      	movs	r2, #0
  4073d4:	6062      	str	r2, [r4, #4]
  4073d6:	04d9      	lsls	r1, r3, #19
  4073d8:	6922      	ldr	r2, [r4, #16]
  4073da:	6022      	str	r2, [r4, #0]
  4073dc:	d504      	bpl.n	4073e8 <__sflush_r+0x7c>
  4073de:	1c42      	adds	r2, r0, #1
  4073e0:	d101      	bne.n	4073e6 <__sflush_r+0x7a>
  4073e2:	682b      	ldr	r3, [r5, #0]
  4073e4:	b903      	cbnz	r3, 4073e8 <__sflush_r+0x7c>
  4073e6:	6560      	str	r0, [r4, #84]	; 0x54
  4073e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4073ea:	602f      	str	r7, [r5, #0]
  4073ec:	2900      	cmp	r1, #0
  4073ee:	d0ca      	beq.n	407386 <__sflush_r+0x1a>
  4073f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4073f4:	4299      	cmp	r1, r3
  4073f6:	d002      	beq.n	4073fe <__sflush_r+0x92>
  4073f8:	4628      	mov	r0, r5
  4073fa:	f7fe fb65 	bl	405ac8 <_free_r>
  4073fe:	2000      	movs	r0, #0
  407400:	6360      	str	r0, [r4, #52]	; 0x34
  407402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407406:	6a21      	ldr	r1, [r4, #32]
  407408:	2301      	movs	r3, #1
  40740a:	4628      	mov	r0, r5
  40740c:	47b0      	blx	r6
  40740e:	1c41      	adds	r1, r0, #1
  407410:	d1c6      	bne.n	4073a0 <__sflush_r+0x34>
  407412:	682b      	ldr	r3, [r5, #0]
  407414:	2b00      	cmp	r3, #0
  407416:	d0c3      	beq.n	4073a0 <__sflush_r+0x34>
  407418:	2b1d      	cmp	r3, #29
  40741a:	d001      	beq.n	407420 <__sflush_r+0xb4>
  40741c:	2b16      	cmp	r3, #22
  40741e:	d101      	bne.n	407424 <__sflush_r+0xb8>
  407420:	602f      	str	r7, [r5, #0]
  407422:	e7b0      	b.n	407386 <__sflush_r+0x1a>
  407424:	89a3      	ldrh	r3, [r4, #12]
  407426:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40742a:	81a3      	strh	r3, [r4, #12]
  40742c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407430:	690f      	ldr	r7, [r1, #16]
  407432:	2f00      	cmp	r7, #0
  407434:	d0a7      	beq.n	407386 <__sflush_r+0x1a>
  407436:	0793      	lsls	r3, r2, #30
  407438:	680e      	ldr	r6, [r1, #0]
  40743a:	bf08      	it	eq
  40743c:	694b      	ldreq	r3, [r1, #20]
  40743e:	600f      	str	r7, [r1, #0]
  407440:	bf18      	it	ne
  407442:	2300      	movne	r3, #0
  407444:	eba6 0807 	sub.w	r8, r6, r7
  407448:	608b      	str	r3, [r1, #8]
  40744a:	f1b8 0f00 	cmp.w	r8, #0
  40744e:	dd9a      	ble.n	407386 <__sflush_r+0x1a>
  407450:	4643      	mov	r3, r8
  407452:	463a      	mov	r2, r7
  407454:	6a21      	ldr	r1, [r4, #32]
  407456:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  407458:	4628      	mov	r0, r5
  40745a:	47b0      	blx	r6
  40745c:	2800      	cmp	r0, #0
  40745e:	dc07      	bgt.n	407470 <__sflush_r+0x104>
  407460:	89a3      	ldrh	r3, [r4, #12]
  407462:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407466:	81a3      	strh	r3, [r4, #12]
  407468:	f04f 30ff 	mov.w	r0, #4294967295
  40746c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407470:	4407      	add	r7, r0
  407472:	eba8 0800 	sub.w	r8, r8, r0
  407476:	e7e8      	b.n	40744a <__sflush_r+0xde>
  407478:	20400001 	.word	0x20400001

0040747c <_fflush_r>:
  40747c:	b538      	push	{r3, r4, r5, lr}
  40747e:	690b      	ldr	r3, [r1, #16]
  407480:	4605      	mov	r5, r0
  407482:	460c      	mov	r4, r1
  407484:	b1db      	cbz	r3, 4074be <_fflush_r+0x42>
  407486:	b118      	cbz	r0, 407490 <_fflush_r+0x14>
  407488:	6983      	ldr	r3, [r0, #24]
  40748a:	b90b      	cbnz	r3, 407490 <_fflush_r+0x14>
  40748c:	f000 f860 	bl	407550 <__sinit>
  407490:	4b0c      	ldr	r3, [pc, #48]	; (4074c4 <_fflush_r+0x48>)
  407492:	429c      	cmp	r4, r3
  407494:	d109      	bne.n	4074aa <_fflush_r+0x2e>
  407496:	686c      	ldr	r4, [r5, #4]
  407498:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40749c:	b17b      	cbz	r3, 4074be <_fflush_r+0x42>
  40749e:	4621      	mov	r1, r4
  4074a0:	4628      	mov	r0, r5
  4074a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4074a6:	f7ff bf61 	b.w	40736c <__sflush_r>
  4074aa:	4b07      	ldr	r3, [pc, #28]	; (4074c8 <_fflush_r+0x4c>)
  4074ac:	429c      	cmp	r4, r3
  4074ae:	d101      	bne.n	4074b4 <_fflush_r+0x38>
  4074b0:	68ac      	ldr	r4, [r5, #8]
  4074b2:	e7f1      	b.n	407498 <_fflush_r+0x1c>
  4074b4:	4b05      	ldr	r3, [pc, #20]	; (4074cc <_fflush_r+0x50>)
  4074b6:	429c      	cmp	r4, r3
  4074b8:	bf08      	it	eq
  4074ba:	68ec      	ldreq	r4, [r5, #12]
  4074bc:	e7ec      	b.n	407498 <_fflush_r+0x1c>
  4074be:	2000      	movs	r0, #0
  4074c0:	bd38      	pop	{r3, r4, r5, pc}
  4074c2:	bf00      	nop
  4074c4:	004089d8 	.word	0x004089d8
  4074c8:	004089f8 	.word	0x004089f8
  4074cc:	004089b8 	.word	0x004089b8

004074d0 <_cleanup_r>:
  4074d0:	4901      	ldr	r1, [pc, #4]	; (4074d8 <_cleanup_r+0x8>)
  4074d2:	f000 b8a9 	b.w	407628 <_fwalk_reent>
  4074d6:	bf00      	nop
  4074d8:	0040747d 	.word	0x0040747d

004074dc <std.isra.0>:
  4074dc:	2300      	movs	r3, #0
  4074de:	b510      	push	{r4, lr}
  4074e0:	4604      	mov	r4, r0
  4074e2:	6003      	str	r3, [r0, #0]
  4074e4:	6043      	str	r3, [r0, #4]
  4074e6:	6083      	str	r3, [r0, #8]
  4074e8:	8181      	strh	r1, [r0, #12]
  4074ea:	6643      	str	r3, [r0, #100]	; 0x64
  4074ec:	81c2      	strh	r2, [r0, #14]
  4074ee:	6103      	str	r3, [r0, #16]
  4074f0:	6143      	str	r3, [r0, #20]
  4074f2:	6183      	str	r3, [r0, #24]
  4074f4:	4619      	mov	r1, r3
  4074f6:	2208      	movs	r2, #8
  4074f8:	305c      	adds	r0, #92	; 0x5c
  4074fa:	f7fe fadc 	bl	405ab6 <memset>
  4074fe:	4b05      	ldr	r3, [pc, #20]	; (407514 <std.isra.0+0x38>)
  407500:	6263      	str	r3, [r4, #36]	; 0x24
  407502:	4b05      	ldr	r3, [pc, #20]	; (407518 <std.isra.0+0x3c>)
  407504:	62a3      	str	r3, [r4, #40]	; 0x28
  407506:	4b05      	ldr	r3, [pc, #20]	; (40751c <std.isra.0+0x40>)
  407508:	62e3      	str	r3, [r4, #44]	; 0x2c
  40750a:	4b05      	ldr	r3, [pc, #20]	; (407520 <std.isra.0+0x44>)
  40750c:	6224      	str	r4, [r4, #32]
  40750e:	6323      	str	r3, [r4, #48]	; 0x30
  407510:	bd10      	pop	{r4, pc}
  407512:	bf00      	nop
  407514:	0040802d 	.word	0x0040802d
  407518:	0040804f 	.word	0x0040804f
  40751c:	00408087 	.word	0x00408087
  407520:	004080ab 	.word	0x004080ab

00407524 <__sfmoreglue>:
  407524:	b570      	push	{r4, r5, r6, lr}
  407526:	1e4a      	subs	r2, r1, #1
  407528:	2568      	movs	r5, #104	; 0x68
  40752a:	4355      	muls	r5, r2
  40752c:	460e      	mov	r6, r1
  40752e:	f105 0174 	add.w	r1, r5, #116	; 0x74
  407532:	f7fe fb17 	bl	405b64 <_malloc_r>
  407536:	4604      	mov	r4, r0
  407538:	b140      	cbz	r0, 40754c <__sfmoreglue+0x28>
  40753a:	2100      	movs	r1, #0
  40753c:	e880 0042 	stmia.w	r0, {r1, r6}
  407540:	300c      	adds	r0, #12
  407542:	60a0      	str	r0, [r4, #8]
  407544:	f105 0268 	add.w	r2, r5, #104	; 0x68
  407548:	f7fe fab5 	bl	405ab6 <memset>
  40754c:	4620      	mov	r0, r4
  40754e:	bd70      	pop	{r4, r5, r6, pc}

00407550 <__sinit>:
  407550:	6983      	ldr	r3, [r0, #24]
  407552:	b510      	push	{r4, lr}
  407554:	4604      	mov	r4, r0
  407556:	bb33      	cbnz	r3, 4075a6 <__sinit+0x56>
  407558:	6483      	str	r3, [r0, #72]	; 0x48
  40755a:	64c3      	str	r3, [r0, #76]	; 0x4c
  40755c:	6503      	str	r3, [r0, #80]	; 0x50
  40755e:	4b12      	ldr	r3, [pc, #72]	; (4075a8 <__sinit+0x58>)
  407560:	4a12      	ldr	r2, [pc, #72]	; (4075ac <__sinit+0x5c>)
  407562:	681b      	ldr	r3, [r3, #0]
  407564:	6282      	str	r2, [r0, #40]	; 0x28
  407566:	4298      	cmp	r0, r3
  407568:	bf04      	itt	eq
  40756a:	2301      	moveq	r3, #1
  40756c:	6183      	streq	r3, [r0, #24]
  40756e:	f000 f81f 	bl	4075b0 <__sfp>
  407572:	6060      	str	r0, [r4, #4]
  407574:	4620      	mov	r0, r4
  407576:	f000 f81b 	bl	4075b0 <__sfp>
  40757a:	60a0      	str	r0, [r4, #8]
  40757c:	4620      	mov	r0, r4
  40757e:	f000 f817 	bl	4075b0 <__sfp>
  407582:	2200      	movs	r2, #0
  407584:	60e0      	str	r0, [r4, #12]
  407586:	2104      	movs	r1, #4
  407588:	6860      	ldr	r0, [r4, #4]
  40758a:	f7ff ffa7 	bl	4074dc <std.isra.0>
  40758e:	2201      	movs	r2, #1
  407590:	2109      	movs	r1, #9
  407592:	68a0      	ldr	r0, [r4, #8]
  407594:	f7ff ffa2 	bl	4074dc <std.isra.0>
  407598:	2202      	movs	r2, #2
  40759a:	2112      	movs	r1, #18
  40759c:	68e0      	ldr	r0, [r4, #12]
  40759e:	f7ff ff9d 	bl	4074dc <std.isra.0>
  4075a2:	2301      	movs	r3, #1
  4075a4:	61a3      	str	r3, [r4, #24]
  4075a6:	bd10      	pop	{r4, pc}
  4075a8:	00408970 	.word	0x00408970
  4075ac:	004074d1 	.word	0x004074d1

004075b0 <__sfp>:
  4075b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4075b2:	4b1c      	ldr	r3, [pc, #112]	; (407624 <__sfp+0x74>)
  4075b4:	681e      	ldr	r6, [r3, #0]
  4075b6:	69b3      	ldr	r3, [r6, #24]
  4075b8:	4607      	mov	r7, r0
  4075ba:	b913      	cbnz	r3, 4075c2 <__sfp+0x12>
  4075bc:	4630      	mov	r0, r6
  4075be:	f7ff ffc7 	bl	407550 <__sinit>
  4075c2:	3648      	adds	r6, #72	; 0x48
  4075c4:	68b4      	ldr	r4, [r6, #8]
  4075c6:	6873      	ldr	r3, [r6, #4]
  4075c8:	3b01      	subs	r3, #1
  4075ca:	d503      	bpl.n	4075d4 <__sfp+0x24>
  4075cc:	6833      	ldr	r3, [r6, #0]
  4075ce:	b133      	cbz	r3, 4075de <__sfp+0x2e>
  4075d0:	6836      	ldr	r6, [r6, #0]
  4075d2:	e7f7      	b.n	4075c4 <__sfp+0x14>
  4075d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  4075d8:	b16d      	cbz	r5, 4075f6 <__sfp+0x46>
  4075da:	3468      	adds	r4, #104	; 0x68
  4075dc:	e7f4      	b.n	4075c8 <__sfp+0x18>
  4075de:	2104      	movs	r1, #4
  4075e0:	4638      	mov	r0, r7
  4075e2:	f7ff ff9f 	bl	407524 <__sfmoreglue>
  4075e6:	6030      	str	r0, [r6, #0]
  4075e8:	2800      	cmp	r0, #0
  4075ea:	d1f1      	bne.n	4075d0 <__sfp+0x20>
  4075ec:	230c      	movs	r3, #12
  4075ee:	603b      	str	r3, [r7, #0]
  4075f0:	4604      	mov	r4, r0
  4075f2:	4620      	mov	r0, r4
  4075f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4075f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4075fa:	81e3      	strh	r3, [r4, #14]
  4075fc:	2301      	movs	r3, #1
  4075fe:	81a3      	strh	r3, [r4, #12]
  407600:	6665      	str	r5, [r4, #100]	; 0x64
  407602:	6025      	str	r5, [r4, #0]
  407604:	60a5      	str	r5, [r4, #8]
  407606:	6065      	str	r5, [r4, #4]
  407608:	6125      	str	r5, [r4, #16]
  40760a:	6165      	str	r5, [r4, #20]
  40760c:	61a5      	str	r5, [r4, #24]
  40760e:	2208      	movs	r2, #8
  407610:	4629      	mov	r1, r5
  407612:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  407616:	f7fe fa4e 	bl	405ab6 <memset>
  40761a:	6365      	str	r5, [r4, #52]	; 0x34
  40761c:	63a5      	str	r5, [r4, #56]	; 0x38
  40761e:	64a5      	str	r5, [r4, #72]	; 0x48
  407620:	64e5      	str	r5, [r4, #76]	; 0x4c
  407622:	e7e6      	b.n	4075f2 <__sfp+0x42>
  407624:	00408970 	.word	0x00408970

00407628 <_fwalk_reent>:
  407628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40762c:	4680      	mov	r8, r0
  40762e:	4689      	mov	r9, r1
  407630:	f100 0448 	add.w	r4, r0, #72	; 0x48
  407634:	2600      	movs	r6, #0
  407636:	b914      	cbnz	r4, 40763e <_fwalk_reent+0x16>
  407638:	4630      	mov	r0, r6
  40763a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40763e:	68a5      	ldr	r5, [r4, #8]
  407640:	6867      	ldr	r7, [r4, #4]
  407642:	3f01      	subs	r7, #1
  407644:	d501      	bpl.n	40764a <_fwalk_reent+0x22>
  407646:	6824      	ldr	r4, [r4, #0]
  407648:	e7f5      	b.n	407636 <_fwalk_reent+0xe>
  40764a:	89ab      	ldrh	r3, [r5, #12]
  40764c:	2b01      	cmp	r3, #1
  40764e:	d907      	bls.n	407660 <_fwalk_reent+0x38>
  407650:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  407654:	3301      	adds	r3, #1
  407656:	d003      	beq.n	407660 <_fwalk_reent+0x38>
  407658:	4629      	mov	r1, r5
  40765a:	4640      	mov	r0, r8
  40765c:	47c8      	blx	r9
  40765e:	4306      	orrs	r6, r0
  407660:	3568      	adds	r5, #104	; 0x68
  407662:	e7ee      	b.n	407642 <_fwalk_reent+0x1a>

00407664 <_localeconv_r>:
  407664:	4b04      	ldr	r3, [pc, #16]	; (407678 <_localeconv_r+0x14>)
  407666:	681b      	ldr	r3, [r3, #0]
  407668:	6a18      	ldr	r0, [r3, #32]
  40766a:	4b04      	ldr	r3, [pc, #16]	; (40767c <_localeconv_r+0x18>)
  40766c:	2800      	cmp	r0, #0
  40766e:	bf08      	it	eq
  407670:	4618      	moveq	r0, r3
  407672:	30f0      	adds	r0, #240	; 0xf0
  407674:	4770      	bx	lr
  407676:	bf00      	nop
  407678:	2040004c 	.word	0x2040004c
  40767c:	204000b0 	.word	0x204000b0

00407680 <__swhatbuf_r>:
  407680:	b570      	push	{r4, r5, r6, lr}
  407682:	460e      	mov	r6, r1
  407684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407688:	2900      	cmp	r1, #0
  40768a:	b090      	sub	sp, #64	; 0x40
  40768c:	4614      	mov	r4, r2
  40768e:	461d      	mov	r5, r3
  407690:	da07      	bge.n	4076a2 <__swhatbuf_r+0x22>
  407692:	2300      	movs	r3, #0
  407694:	602b      	str	r3, [r5, #0]
  407696:	89b3      	ldrh	r3, [r6, #12]
  407698:	061a      	lsls	r2, r3, #24
  40769a:	d410      	bmi.n	4076be <__swhatbuf_r+0x3e>
  40769c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4076a0:	e00e      	b.n	4076c0 <__swhatbuf_r+0x40>
  4076a2:	aa01      	add	r2, sp, #4
  4076a4:	f000 fde8 	bl	408278 <_fstat_r>
  4076a8:	2800      	cmp	r0, #0
  4076aa:	dbf2      	blt.n	407692 <__swhatbuf_r+0x12>
  4076ac:	9a02      	ldr	r2, [sp, #8]
  4076ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4076b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  4076b6:	425a      	negs	r2, r3
  4076b8:	415a      	adcs	r2, r3
  4076ba:	602a      	str	r2, [r5, #0]
  4076bc:	e7ee      	b.n	40769c <__swhatbuf_r+0x1c>
  4076be:	2340      	movs	r3, #64	; 0x40
  4076c0:	2000      	movs	r0, #0
  4076c2:	6023      	str	r3, [r4, #0]
  4076c4:	b010      	add	sp, #64	; 0x40
  4076c6:	bd70      	pop	{r4, r5, r6, pc}

004076c8 <__smakebuf_r>:
  4076c8:	898b      	ldrh	r3, [r1, #12]
  4076ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
  4076cc:	079d      	lsls	r5, r3, #30
  4076ce:	4606      	mov	r6, r0
  4076d0:	460c      	mov	r4, r1
  4076d2:	d507      	bpl.n	4076e4 <__smakebuf_r+0x1c>
  4076d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
  4076d8:	6023      	str	r3, [r4, #0]
  4076da:	6123      	str	r3, [r4, #16]
  4076dc:	2301      	movs	r3, #1
  4076de:	6163      	str	r3, [r4, #20]
  4076e0:	b002      	add	sp, #8
  4076e2:	bd70      	pop	{r4, r5, r6, pc}
  4076e4:	ab01      	add	r3, sp, #4
  4076e6:	466a      	mov	r2, sp
  4076e8:	f7ff ffca 	bl	407680 <__swhatbuf_r>
  4076ec:	9900      	ldr	r1, [sp, #0]
  4076ee:	4605      	mov	r5, r0
  4076f0:	4630      	mov	r0, r6
  4076f2:	f7fe fa37 	bl	405b64 <_malloc_r>
  4076f6:	b948      	cbnz	r0, 40770c <__smakebuf_r+0x44>
  4076f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4076fc:	059a      	lsls	r2, r3, #22
  4076fe:	d4ef      	bmi.n	4076e0 <__smakebuf_r+0x18>
  407700:	f023 0303 	bic.w	r3, r3, #3
  407704:	f043 0302 	orr.w	r3, r3, #2
  407708:	81a3      	strh	r3, [r4, #12]
  40770a:	e7e3      	b.n	4076d4 <__smakebuf_r+0xc>
  40770c:	4b0d      	ldr	r3, [pc, #52]	; (407744 <__smakebuf_r+0x7c>)
  40770e:	62b3      	str	r3, [r6, #40]	; 0x28
  407710:	89a3      	ldrh	r3, [r4, #12]
  407712:	6020      	str	r0, [r4, #0]
  407714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407718:	81a3      	strh	r3, [r4, #12]
  40771a:	9b00      	ldr	r3, [sp, #0]
  40771c:	6163      	str	r3, [r4, #20]
  40771e:	9b01      	ldr	r3, [sp, #4]
  407720:	6120      	str	r0, [r4, #16]
  407722:	b15b      	cbz	r3, 40773c <__smakebuf_r+0x74>
  407724:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407728:	4630      	mov	r0, r6
  40772a:	f000 fdb7 	bl	40829c <_isatty_r>
  40772e:	b128      	cbz	r0, 40773c <__smakebuf_r+0x74>
  407730:	89a3      	ldrh	r3, [r4, #12]
  407732:	f023 0303 	bic.w	r3, r3, #3
  407736:	f043 0301 	orr.w	r3, r3, #1
  40773a:	81a3      	strh	r3, [r4, #12]
  40773c:	89a3      	ldrh	r3, [r4, #12]
  40773e:	431d      	orrs	r5, r3
  407740:	81a5      	strh	r5, [r4, #12]
  407742:	e7cd      	b.n	4076e0 <__smakebuf_r+0x18>
  407744:	004074d1 	.word	0x004074d1
	...

00407750 <memchr>:
  407750:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407754:	2a10      	cmp	r2, #16
  407756:	db2b      	blt.n	4077b0 <memchr+0x60>
  407758:	f010 0f07 	tst.w	r0, #7
  40775c:	d008      	beq.n	407770 <memchr+0x20>
  40775e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407762:	3a01      	subs	r2, #1
  407764:	428b      	cmp	r3, r1
  407766:	d02d      	beq.n	4077c4 <memchr+0x74>
  407768:	f010 0f07 	tst.w	r0, #7
  40776c:	b342      	cbz	r2, 4077c0 <memchr+0x70>
  40776e:	d1f6      	bne.n	40775e <memchr+0xe>
  407770:	b4f0      	push	{r4, r5, r6, r7}
  407772:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407776:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40777a:	f022 0407 	bic.w	r4, r2, #7
  40777e:	f07f 0700 	mvns.w	r7, #0
  407782:	2300      	movs	r3, #0
  407784:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407788:	3c08      	subs	r4, #8
  40778a:	ea85 0501 	eor.w	r5, r5, r1
  40778e:	ea86 0601 	eor.w	r6, r6, r1
  407792:	fa85 f547 	uadd8	r5, r5, r7
  407796:	faa3 f587 	sel	r5, r3, r7
  40779a:	fa86 f647 	uadd8	r6, r6, r7
  40779e:	faa5 f687 	sel	r6, r5, r7
  4077a2:	b98e      	cbnz	r6, 4077c8 <memchr+0x78>
  4077a4:	d1ee      	bne.n	407784 <memchr+0x34>
  4077a6:	bcf0      	pop	{r4, r5, r6, r7}
  4077a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4077ac:	f002 0207 	and.w	r2, r2, #7
  4077b0:	b132      	cbz	r2, 4077c0 <memchr+0x70>
  4077b2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4077b6:	3a01      	subs	r2, #1
  4077b8:	ea83 0301 	eor.w	r3, r3, r1
  4077bc:	b113      	cbz	r3, 4077c4 <memchr+0x74>
  4077be:	d1f8      	bne.n	4077b2 <memchr+0x62>
  4077c0:	2000      	movs	r0, #0
  4077c2:	4770      	bx	lr
  4077c4:	3801      	subs	r0, #1
  4077c6:	4770      	bx	lr
  4077c8:	2d00      	cmp	r5, #0
  4077ca:	bf06      	itte	eq
  4077cc:	4635      	moveq	r5, r6
  4077ce:	3803      	subeq	r0, #3
  4077d0:	3807      	subne	r0, #7
  4077d2:	f015 0f01 	tst.w	r5, #1
  4077d6:	d107      	bne.n	4077e8 <memchr+0x98>
  4077d8:	3001      	adds	r0, #1
  4077da:	f415 7f80 	tst.w	r5, #256	; 0x100
  4077de:	bf02      	ittt	eq
  4077e0:	3001      	addeq	r0, #1
  4077e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4077e6:	3001      	addeq	r0, #1
  4077e8:	bcf0      	pop	{r4, r5, r6, r7}
  4077ea:	3801      	subs	r0, #1
  4077ec:	4770      	bx	lr
  4077ee:	bf00      	nop

004077f0 <__malloc_lock>:
  4077f0:	4770      	bx	lr

004077f2 <__malloc_unlock>:
  4077f2:	4770      	bx	lr

004077f4 <_Balloc>:
  4077f4:	b570      	push	{r4, r5, r6, lr}
  4077f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
  4077f8:	4604      	mov	r4, r0
  4077fa:	460e      	mov	r6, r1
  4077fc:	b93d      	cbnz	r5, 40780e <_Balloc+0x1a>
  4077fe:	2010      	movs	r0, #16
  407800:	f7fe f946 	bl	405a90 <malloc>
  407804:	6260      	str	r0, [r4, #36]	; 0x24
  407806:	6045      	str	r5, [r0, #4]
  407808:	6085      	str	r5, [r0, #8]
  40780a:	6005      	str	r5, [r0, #0]
  40780c:	60c5      	str	r5, [r0, #12]
  40780e:	6a65      	ldr	r5, [r4, #36]	; 0x24
  407810:	68eb      	ldr	r3, [r5, #12]
  407812:	b183      	cbz	r3, 407836 <_Balloc+0x42>
  407814:	6a63      	ldr	r3, [r4, #36]	; 0x24
  407816:	68db      	ldr	r3, [r3, #12]
  407818:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  40781c:	b9b8      	cbnz	r0, 40784e <_Balloc+0x5a>
  40781e:	2101      	movs	r1, #1
  407820:	fa01 f506 	lsl.w	r5, r1, r6
  407824:	1d6a      	adds	r2, r5, #5
  407826:	0092      	lsls	r2, r2, #2
  407828:	4620      	mov	r0, r4
  40782a:	f000 fab3 	bl	407d94 <_calloc_r>
  40782e:	b160      	cbz	r0, 40784a <_Balloc+0x56>
  407830:	6046      	str	r6, [r0, #4]
  407832:	6085      	str	r5, [r0, #8]
  407834:	e00e      	b.n	407854 <_Balloc+0x60>
  407836:	2221      	movs	r2, #33	; 0x21
  407838:	2104      	movs	r1, #4
  40783a:	4620      	mov	r0, r4
  40783c:	f000 faaa 	bl	407d94 <_calloc_r>
  407840:	6a63      	ldr	r3, [r4, #36]	; 0x24
  407842:	60e8      	str	r0, [r5, #12]
  407844:	68db      	ldr	r3, [r3, #12]
  407846:	2b00      	cmp	r3, #0
  407848:	d1e4      	bne.n	407814 <_Balloc+0x20>
  40784a:	2000      	movs	r0, #0
  40784c:	bd70      	pop	{r4, r5, r6, pc}
  40784e:	6802      	ldr	r2, [r0, #0]
  407850:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  407854:	2300      	movs	r3, #0
  407856:	6103      	str	r3, [r0, #16]
  407858:	60c3      	str	r3, [r0, #12]
  40785a:	bd70      	pop	{r4, r5, r6, pc}

0040785c <_Bfree>:
  40785c:	b570      	push	{r4, r5, r6, lr}
  40785e:	6a44      	ldr	r4, [r0, #36]	; 0x24
  407860:	4606      	mov	r6, r0
  407862:	460d      	mov	r5, r1
  407864:	b93c      	cbnz	r4, 407876 <_Bfree+0x1a>
  407866:	2010      	movs	r0, #16
  407868:	f7fe f912 	bl	405a90 <malloc>
  40786c:	6270      	str	r0, [r6, #36]	; 0x24
  40786e:	6044      	str	r4, [r0, #4]
  407870:	6084      	str	r4, [r0, #8]
  407872:	6004      	str	r4, [r0, #0]
  407874:	60c4      	str	r4, [r0, #12]
  407876:	b13d      	cbz	r5, 407888 <_Bfree+0x2c>
  407878:	6a73      	ldr	r3, [r6, #36]	; 0x24
  40787a:	686a      	ldr	r2, [r5, #4]
  40787c:	68db      	ldr	r3, [r3, #12]
  40787e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407882:	6029      	str	r1, [r5, #0]
  407884:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407888:	bd70      	pop	{r4, r5, r6, pc}

0040788a <__multadd>:
  40788a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40788e:	690d      	ldr	r5, [r1, #16]
  407890:	461f      	mov	r7, r3
  407892:	4606      	mov	r6, r0
  407894:	460c      	mov	r4, r1
  407896:	f101 0e14 	add.w	lr, r1, #20
  40789a:	2300      	movs	r3, #0
  40789c:	f8de 0000 	ldr.w	r0, [lr]
  4078a0:	b281      	uxth	r1, r0
  4078a2:	fb02 7101 	mla	r1, r2, r1, r7
  4078a6:	0c0f      	lsrs	r7, r1, #16
  4078a8:	0c00      	lsrs	r0, r0, #16
  4078aa:	fb02 7000 	mla	r0, r2, r0, r7
  4078ae:	b289      	uxth	r1, r1
  4078b0:	3301      	adds	r3, #1
  4078b2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  4078b6:	429d      	cmp	r5, r3
  4078b8:	ea4f 4710 	mov.w	r7, r0, lsr #16
  4078bc:	f84e 1b04 	str.w	r1, [lr], #4
  4078c0:	dcec      	bgt.n	40789c <__multadd+0x12>
  4078c2:	b1d7      	cbz	r7, 4078fa <__multadd+0x70>
  4078c4:	68a3      	ldr	r3, [r4, #8]
  4078c6:	429d      	cmp	r5, r3
  4078c8:	db12      	blt.n	4078f0 <__multadd+0x66>
  4078ca:	6861      	ldr	r1, [r4, #4]
  4078cc:	4630      	mov	r0, r6
  4078ce:	3101      	adds	r1, #1
  4078d0:	f7ff ff90 	bl	4077f4 <_Balloc>
  4078d4:	6922      	ldr	r2, [r4, #16]
  4078d6:	3202      	adds	r2, #2
  4078d8:	f104 010c 	add.w	r1, r4, #12
  4078dc:	4680      	mov	r8, r0
  4078de:	0092      	lsls	r2, r2, #2
  4078e0:	300c      	adds	r0, #12
  4078e2:	f7fe f8dd 	bl	405aa0 <memcpy>
  4078e6:	4621      	mov	r1, r4
  4078e8:	4630      	mov	r0, r6
  4078ea:	f7ff ffb7 	bl	40785c <_Bfree>
  4078ee:	4644      	mov	r4, r8
  4078f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  4078f4:	3501      	adds	r5, #1
  4078f6:	615f      	str	r7, [r3, #20]
  4078f8:	6125      	str	r5, [r4, #16]
  4078fa:	4620      	mov	r0, r4
  4078fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00407900 <__hi0bits>:
  407900:	0c02      	lsrs	r2, r0, #16
  407902:	0412      	lsls	r2, r2, #16
  407904:	4603      	mov	r3, r0
  407906:	b9b2      	cbnz	r2, 407936 <__hi0bits+0x36>
  407908:	0403      	lsls	r3, r0, #16
  40790a:	2010      	movs	r0, #16
  40790c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407910:	bf04      	itt	eq
  407912:	021b      	lsleq	r3, r3, #8
  407914:	3008      	addeq	r0, #8
  407916:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40791a:	bf04      	itt	eq
  40791c:	011b      	lsleq	r3, r3, #4
  40791e:	3004      	addeq	r0, #4
  407920:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407924:	bf04      	itt	eq
  407926:	009b      	lsleq	r3, r3, #2
  407928:	3002      	addeq	r0, #2
  40792a:	2b00      	cmp	r3, #0
  40792c:	db06      	blt.n	40793c <__hi0bits+0x3c>
  40792e:	005b      	lsls	r3, r3, #1
  407930:	d503      	bpl.n	40793a <__hi0bits+0x3a>
  407932:	3001      	adds	r0, #1
  407934:	4770      	bx	lr
  407936:	2000      	movs	r0, #0
  407938:	e7e8      	b.n	40790c <__hi0bits+0xc>
  40793a:	2020      	movs	r0, #32
  40793c:	4770      	bx	lr

0040793e <__lo0bits>:
  40793e:	6803      	ldr	r3, [r0, #0]
  407940:	f013 0207 	ands.w	r2, r3, #7
  407944:	4601      	mov	r1, r0
  407946:	d00b      	beq.n	407960 <__lo0bits+0x22>
  407948:	07da      	lsls	r2, r3, #31
  40794a:	d423      	bmi.n	407994 <__lo0bits+0x56>
  40794c:	0798      	lsls	r0, r3, #30
  40794e:	bf49      	itett	mi
  407950:	085b      	lsrmi	r3, r3, #1
  407952:	089b      	lsrpl	r3, r3, #2
  407954:	2001      	movmi	r0, #1
  407956:	600b      	strmi	r3, [r1, #0]
  407958:	bf5c      	itt	pl
  40795a:	600b      	strpl	r3, [r1, #0]
  40795c:	2002      	movpl	r0, #2
  40795e:	4770      	bx	lr
  407960:	b298      	uxth	r0, r3
  407962:	b9a8      	cbnz	r0, 407990 <__lo0bits+0x52>
  407964:	0c1b      	lsrs	r3, r3, #16
  407966:	2010      	movs	r0, #16
  407968:	f013 0fff 	tst.w	r3, #255	; 0xff
  40796c:	bf04      	itt	eq
  40796e:	0a1b      	lsreq	r3, r3, #8
  407970:	3008      	addeq	r0, #8
  407972:	071a      	lsls	r2, r3, #28
  407974:	bf04      	itt	eq
  407976:	091b      	lsreq	r3, r3, #4
  407978:	3004      	addeq	r0, #4
  40797a:	079a      	lsls	r2, r3, #30
  40797c:	bf04      	itt	eq
  40797e:	089b      	lsreq	r3, r3, #2
  407980:	3002      	addeq	r0, #2
  407982:	07da      	lsls	r2, r3, #31
  407984:	d402      	bmi.n	40798c <__lo0bits+0x4e>
  407986:	085b      	lsrs	r3, r3, #1
  407988:	d006      	beq.n	407998 <__lo0bits+0x5a>
  40798a:	3001      	adds	r0, #1
  40798c:	600b      	str	r3, [r1, #0]
  40798e:	4770      	bx	lr
  407990:	4610      	mov	r0, r2
  407992:	e7e9      	b.n	407968 <__lo0bits+0x2a>
  407994:	2000      	movs	r0, #0
  407996:	4770      	bx	lr
  407998:	2020      	movs	r0, #32
  40799a:	4770      	bx	lr

0040799c <__i2b>:
  40799c:	b510      	push	{r4, lr}
  40799e:	460c      	mov	r4, r1
  4079a0:	2101      	movs	r1, #1
  4079a2:	f7ff ff27 	bl	4077f4 <_Balloc>
  4079a6:	2201      	movs	r2, #1
  4079a8:	6144      	str	r4, [r0, #20]
  4079aa:	6102      	str	r2, [r0, #16]
  4079ac:	bd10      	pop	{r4, pc}

004079ae <__multiply>:
  4079ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4079b2:	4614      	mov	r4, r2
  4079b4:	690a      	ldr	r2, [r1, #16]
  4079b6:	6923      	ldr	r3, [r4, #16]
  4079b8:	429a      	cmp	r2, r3
  4079ba:	bfb8      	it	lt
  4079bc:	460b      	movlt	r3, r1
  4079be:	4689      	mov	r9, r1
  4079c0:	bfbc      	itt	lt
  4079c2:	46a1      	movlt	r9, r4
  4079c4:	461c      	movlt	r4, r3
  4079c6:	f8d9 7010 	ldr.w	r7, [r9, #16]
  4079ca:	f8d4 a010 	ldr.w	sl, [r4, #16]
  4079ce:	f8d9 3008 	ldr.w	r3, [r9, #8]
  4079d2:	f8d9 1004 	ldr.w	r1, [r9, #4]
  4079d6:	eb07 060a 	add.w	r6, r7, sl
  4079da:	429e      	cmp	r6, r3
  4079dc:	bfc8      	it	gt
  4079de:	3101      	addgt	r1, #1
  4079e0:	f7ff ff08 	bl	4077f4 <_Balloc>
  4079e4:	f100 0514 	add.w	r5, r0, #20
  4079e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  4079ec:	462b      	mov	r3, r5
  4079ee:	2200      	movs	r2, #0
  4079f0:	4543      	cmp	r3, r8
  4079f2:	d316      	bcc.n	407a22 <__multiply+0x74>
  4079f4:	f104 0214 	add.w	r2, r4, #20
  4079f8:	f109 0114 	add.w	r1, r9, #20
  4079fc:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  407a00:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  407a04:	9301      	str	r3, [sp, #4]
  407a06:	9c01      	ldr	r4, [sp, #4]
  407a08:	4294      	cmp	r4, r2
  407a0a:	4613      	mov	r3, r2
  407a0c:	d80c      	bhi.n	407a28 <__multiply+0x7a>
  407a0e:	2e00      	cmp	r6, #0
  407a10:	dd03      	ble.n	407a1a <__multiply+0x6c>
  407a12:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  407a16:	2b00      	cmp	r3, #0
  407a18:	d054      	beq.n	407ac4 <__multiply+0x116>
  407a1a:	6106      	str	r6, [r0, #16]
  407a1c:	b003      	add	sp, #12
  407a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a22:	f843 2b04 	str.w	r2, [r3], #4
  407a26:	e7e3      	b.n	4079f0 <__multiply+0x42>
  407a28:	f8b3 a000 	ldrh.w	sl, [r3]
  407a2c:	3204      	adds	r2, #4
  407a2e:	f1ba 0f00 	cmp.w	sl, #0
  407a32:	d020      	beq.n	407a76 <__multiply+0xc8>
  407a34:	46ae      	mov	lr, r5
  407a36:	4689      	mov	r9, r1
  407a38:	f04f 0c00 	mov.w	ip, #0
  407a3c:	f859 4b04 	ldr.w	r4, [r9], #4
  407a40:	f8be b000 	ldrh.w	fp, [lr]
  407a44:	b2a3      	uxth	r3, r4
  407a46:	fb0a b303 	mla	r3, sl, r3, fp
  407a4a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  407a4e:	f8de 4000 	ldr.w	r4, [lr]
  407a52:	4463      	add	r3, ip
  407a54:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  407a58:	fb0a c40b 	mla	r4, sl, fp, ip
  407a5c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  407a60:	b29b      	uxth	r3, r3
  407a62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  407a66:	454f      	cmp	r7, r9
  407a68:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  407a6c:	f84e 3b04 	str.w	r3, [lr], #4
  407a70:	d8e4      	bhi.n	407a3c <__multiply+0x8e>
  407a72:	f8ce c000 	str.w	ip, [lr]
  407a76:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  407a7a:	f1b9 0f00 	cmp.w	r9, #0
  407a7e:	d01f      	beq.n	407ac0 <__multiply+0x112>
  407a80:	682b      	ldr	r3, [r5, #0]
  407a82:	46ae      	mov	lr, r5
  407a84:	468c      	mov	ip, r1
  407a86:	f04f 0a00 	mov.w	sl, #0
  407a8a:	f8bc 4000 	ldrh.w	r4, [ip]
  407a8e:	f8be b002 	ldrh.w	fp, [lr, #2]
  407a92:	fb09 b404 	mla	r4, r9, r4, fp
  407a96:	44a2      	add	sl, r4
  407a98:	b29b      	uxth	r3, r3
  407a9a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  407a9e:	f84e 3b04 	str.w	r3, [lr], #4
  407aa2:	f85c 3b04 	ldr.w	r3, [ip], #4
  407aa6:	f8be 4000 	ldrh.w	r4, [lr]
  407aaa:	0c1b      	lsrs	r3, r3, #16
  407aac:	fb09 4303 	mla	r3, r9, r3, r4
  407ab0:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  407ab4:	4567      	cmp	r7, ip
  407ab6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  407aba:	d8e6      	bhi.n	407a8a <__multiply+0xdc>
  407abc:	f8ce 3000 	str.w	r3, [lr]
  407ac0:	3504      	adds	r5, #4
  407ac2:	e7a0      	b.n	407a06 <__multiply+0x58>
  407ac4:	3e01      	subs	r6, #1
  407ac6:	e7a2      	b.n	407a0e <__multiply+0x60>

00407ac8 <__pow5mult>:
  407ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407acc:	4615      	mov	r5, r2
  407ace:	f012 0203 	ands.w	r2, r2, #3
  407ad2:	4606      	mov	r6, r0
  407ad4:	460f      	mov	r7, r1
  407ad6:	d007      	beq.n	407ae8 <__pow5mult+0x20>
  407ad8:	3a01      	subs	r2, #1
  407ada:	4c21      	ldr	r4, [pc, #132]	; (407b60 <__pow5mult+0x98>)
  407adc:	2300      	movs	r3, #0
  407ade:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  407ae2:	f7ff fed2 	bl	40788a <__multadd>
  407ae6:	4607      	mov	r7, r0
  407ae8:	10ad      	asrs	r5, r5, #2
  407aea:	d035      	beq.n	407b58 <__pow5mult+0x90>
  407aec:	6a74      	ldr	r4, [r6, #36]	; 0x24
  407aee:	b93c      	cbnz	r4, 407b00 <__pow5mult+0x38>
  407af0:	2010      	movs	r0, #16
  407af2:	f7fd ffcd 	bl	405a90 <malloc>
  407af6:	6270      	str	r0, [r6, #36]	; 0x24
  407af8:	6044      	str	r4, [r0, #4]
  407afa:	6084      	str	r4, [r0, #8]
  407afc:	6004      	str	r4, [r0, #0]
  407afe:	60c4      	str	r4, [r0, #12]
  407b00:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  407b04:	f8d8 4008 	ldr.w	r4, [r8, #8]
  407b08:	b94c      	cbnz	r4, 407b1e <__pow5mult+0x56>
  407b0a:	f240 2171 	movw	r1, #625	; 0x271
  407b0e:	4630      	mov	r0, r6
  407b10:	f7ff ff44 	bl	40799c <__i2b>
  407b14:	2300      	movs	r3, #0
  407b16:	f8c8 0008 	str.w	r0, [r8, #8]
  407b1a:	4604      	mov	r4, r0
  407b1c:	6003      	str	r3, [r0, #0]
  407b1e:	f04f 0800 	mov.w	r8, #0
  407b22:	07eb      	lsls	r3, r5, #31
  407b24:	d50a      	bpl.n	407b3c <__pow5mult+0x74>
  407b26:	4639      	mov	r1, r7
  407b28:	4622      	mov	r2, r4
  407b2a:	4630      	mov	r0, r6
  407b2c:	f7ff ff3f 	bl	4079ae <__multiply>
  407b30:	4639      	mov	r1, r7
  407b32:	4681      	mov	r9, r0
  407b34:	4630      	mov	r0, r6
  407b36:	f7ff fe91 	bl	40785c <_Bfree>
  407b3a:	464f      	mov	r7, r9
  407b3c:	106d      	asrs	r5, r5, #1
  407b3e:	d00b      	beq.n	407b58 <__pow5mult+0x90>
  407b40:	6820      	ldr	r0, [r4, #0]
  407b42:	b938      	cbnz	r0, 407b54 <__pow5mult+0x8c>
  407b44:	4622      	mov	r2, r4
  407b46:	4621      	mov	r1, r4
  407b48:	4630      	mov	r0, r6
  407b4a:	f7ff ff30 	bl	4079ae <__multiply>
  407b4e:	6020      	str	r0, [r4, #0]
  407b50:	f8c0 8000 	str.w	r8, [r0]
  407b54:	4604      	mov	r4, r0
  407b56:	e7e4      	b.n	407b22 <__pow5mult+0x5a>
  407b58:	4638      	mov	r0, r7
  407b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b5e:	bf00      	nop
  407b60:	00408b08 	.word	0x00408b08

00407b64 <__lshift>:
  407b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407b68:	460c      	mov	r4, r1
  407b6a:	ea4f 1a62 	mov.w	sl, r2, asr #5
  407b6e:	6923      	ldr	r3, [r4, #16]
  407b70:	6849      	ldr	r1, [r1, #4]
  407b72:	eb0a 0903 	add.w	r9, sl, r3
  407b76:	68a3      	ldr	r3, [r4, #8]
  407b78:	4607      	mov	r7, r0
  407b7a:	4616      	mov	r6, r2
  407b7c:	f109 0501 	add.w	r5, r9, #1
  407b80:	42ab      	cmp	r3, r5
  407b82:	db31      	blt.n	407be8 <__lshift+0x84>
  407b84:	4638      	mov	r0, r7
  407b86:	f7ff fe35 	bl	4077f4 <_Balloc>
  407b8a:	2200      	movs	r2, #0
  407b8c:	4680      	mov	r8, r0
  407b8e:	f100 0314 	add.w	r3, r0, #20
  407b92:	4611      	mov	r1, r2
  407b94:	4552      	cmp	r2, sl
  407b96:	db2a      	blt.n	407bee <__lshift+0x8a>
  407b98:	6920      	ldr	r0, [r4, #16]
  407b9a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  407b9e:	f104 0114 	add.w	r1, r4, #20
  407ba2:	f016 021f 	ands.w	r2, r6, #31
  407ba6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  407baa:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  407bae:	d022      	beq.n	407bf6 <__lshift+0x92>
  407bb0:	f1c2 0c20 	rsb	ip, r2, #32
  407bb4:	2000      	movs	r0, #0
  407bb6:	680e      	ldr	r6, [r1, #0]
  407bb8:	4096      	lsls	r6, r2
  407bba:	4330      	orrs	r0, r6
  407bbc:	f843 0b04 	str.w	r0, [r3], #4
  407bc0:	f851 0b04 	ldr.w	r0, [r1], #4
  407bc4:	458e      	cmp	lr, r1
  407bc6:	fa20 f00c 	lsr.w	r0, r0, ip
  407bca:	d8f4      	bhi.n	407bb6 <__lshift+0x52>
  407bcc:	6018      	str	r0, [r3, #0]
  407bce:	b108      	cbz	r0, 407bd4 <__lshift+0x70>
  407bd0:	f109 0502 	add.w	r5, r9, #2
  407bd4:	3d01      	subs	r5, #1
  407bd6:	4638      	mov	r0, r7
  407bd8:	f8c8 5010 	str.w	r5, [r8, #16]
  407bdc:	4621      	mov	r1, r4
  407bde:	f7ff fe3d 	bl	40785c <_Bfree>
  407be2:	4640      	mov	r0, r8
  407be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407be8:	3101      	adds	r1, #1
  407bea:	005b      	lsls	r3, r3, #1
  407bec:	e7c8      	b.n	407b80 <__lshift+0x1c>
  407bee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407bf2:	3201      	adds	r2, #1
  407bf4:	e7ce      	b.n	407b94 <__lshift+0x30>
  407bf6:	3b04      	subs	r3, #4
  407bf8:	f851 2b04 	ldr.w	r2, [r1], #4
  407bfc:	f843 2f04 	str.w	r2, [r3, #4]!
  407c00:	458e      	cmp	lr, r1
  407c02:	d8f9      	bhi.n	407bf8 <__lshift+0x94>
  407c04:	e7e6      	b.n	407bd4 <__lshift+0x70>

00407c06 <__mcmp>:
  407c06:	6903      	ldr	r3, [r0, #16]
  407c08:	690a      	ldr	r2, [r1, #16]
  407c0a:	1a9b      	subs	r3, r3, r2
  407c0c:	b530      	push	{r4, r5, lr}
  407c0e:	d10c      	bne.n	407c2a <__mcmp+0x24>
  407c10:	0092      	lsls	r2, r2, #2
  407c12:	3014      	adds	r0, #20
  407c14:	3114      	adds	r1, #20
  407c16:	1884      	adds	r4, r0, r2
  407c18:	4411      	add	r1, r2
  407c1a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  407c1e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407c22:	4295      	cmp	r5, r2
  407c24:	d003      	beq.n	407c2e <__mcmp+0x28>
  407c26:	d305      	bcc.n	407c34 <__mcmp+0x2e>
  407c28:	2301      	movs	r3, #1
  407c2a:	4618      	mov	r0, r3
  407c2c:	bd30      	pop	{r4, r5, pc}
  407c2e:	42a0      	cmp	r0, r4
  407c30:	d3f3      	bcc.n	407c1a <__mcmp+0x14>
  407c32:	e7fa      	b.n	407c2a <__mcmp+0x24>
  407c34:	f04f 33ff 	mov.w	r3, #4294967295
  407c38:	e7f7      	b.n	407c2a <__mcmp+0x24>

00407c3a <__mdiff>:
  407c3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407c3e:	460d      	mov	r5, r1
  407c40:	4607      	mov	r7, r0
  407c42:	4611      	mov	r1, r2
  407c44:	4628      	mov	r0, r5
  407c46:	4614      	mov	r4, r2
  407c48:	f7ff ffdd 	bl	407c06 <__mcmp>
  407c4c:	1e06      	subs	r6, r0, #0
  407c4e:	d108      	bne.n	407c62 <__mdiff+0x28>
  407c50:	4631      	mov	r1, r6
  407c52:	4638      	mov	r0, r7
  407c54:	f7ff fdce 	bl	4077f4 <_Balloc>
  407c58:	2301      	movs	r3, #1
  407c5a:	6103      	str	r3, [r0, #16]
  407c5c:	6146      	str	r6, [r0, #20]
  407c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407c62:	bfa4      	itt	ge
  407c64:	4623      	movge	r3, r4
  407c66:	462c      	movge	r4, r5
  407c68:	4638      	mov	r0, r7
  407c6a:	6861      	ldr	r1, [r4, #4]
  407c6c:	bfa6      	itte	ge
  407c6e:	461d      	movge	r5, r3
  407c70:	2600      	movge	r6, #0
  407c72:	2601      	movlt	r6, #1
  407c74:	f7ff fdbe 	bl	4077f4 <_Balloc>
  407c78:	692b      	ldr	r3, [r5, #16]
  407c7a:	60c6      	str	r6, [r0, #12]
  407c7c:	6926      	ldr	r6, [r4, #16]
  407c7e:	f105 0914 	add.w	r9, r5, #20
  407c82:	f104 0214 	add.w	r2, r4, #20
  407c86:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  407c8a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  407c8e:	f100 0514 	add.w	r5, r0, #20
  407c92:	f04f 0c00 	mov.w	ip, #0
  407c96:	f852 ab04 	ldr.w	sl, [r2], #4
  407c9a:	f859 4b04 	ldr.w	r4, [r9], #4
  407c9e:	fa1c f18a 	uxtah	r1, ip, sl
  407ca2:	b2a3      	uxth	r3, r4
  407ca4:	1ac9      	subs	r1, r1, r3
  407ca6:	0c23      	lsrs	r3, r4, #16
  407ca8:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  407cac:	eb03 4321 	add.w	r3, r3, r1, asr #16
  407cb0:	b289      	uxth	r1, r1
  407cb2:	ea4f 4c23 	mov.w	ip, r3, asr #16
  407cb6:	45c8      	cmp	r8, r9
  407cb8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  407cbc:	4696      	mov	lr, r2
  407cbe:	f845 3b04 	str.w	r3, [r5], #4
  407cc2:	d8e8      	bhi.n	407c96 <__mdiff+0x5c>
  407cc4:	45be      	cmp	lr, r7
  407cc6:	d305      	bcc.n	407cd4 <__mdiff+0x9a>
  407cc8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407ccc:	b18b      	cbz	r3, 407cf2 <__mdiff+0xb8>
  407cce:	6106      	str	r6, [r0, #16]
  407cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407cd4:	f85e 1b04 	ldr.w	r1, [lr], #4
  407cd8:	fa1c f381 	uxtah	r3, ip, r1
  407cdc:	141a      	asrs	r2, r3, #16
  407cde:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  407ce2:	b29b      	uxth	r3, r3
  407ce4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407ce8:	ea4f 4c22 	mov.w	ip, r2, asr #16
  407cec:	f845 3b04 	str.w	r3, [r5], #4
  407cf0:	e7e8      	b.n	407cc4 <__mdiff+0x8a>
  407cf2:	3e01      	subs	r6, #1
  407cf4:	e7e8      	b.n	407cc8 <__mdiff+0x8e>

00407cf6 <__d2b>:
  407cf6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  407cfa:	2101      	movs	r1, #1
  407cfc:	461c      	mov	r4, r3
  407cfe:	4690      	mov	r8, r2
  407d00:	9e08      	ldr	r6, [sp, #32]
  407d02:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407d04:	f7ff fd76 	bl	4077f4 <_Balloc>
  407d08:	f3c4 0213 	ubfx	r2, r4, #0, #20
  407d0c:	f3c4 540a 	ubfx	r4, r4, #20, #11
  407d10:	4607      	mov	r7, r0
  407d12:	bb34      	cbnz	r4, 407d62 <__d2b+0x6c>
  407d14:	9201      	str	r2, [sp, #4]
  407d16:	f1b8 0f00 	cmp.w	r8, #0
  407d1a:	d027      	beq.n	407d6c <__d2b+0x76>
  407d1c:	a802      	add	r0, sp, #8
  407d1e:	f840 8d08 	str.w	r8, [r0, #-8]!
  407d22:	f7ff fe0c 	bl	40793e <__lo0bits>
  407d26:	9900      	ldr	r1, [sp, #0]
  407d28:	b1f0      	cbz	r0, 407d68 <__d2b+0x72>
  407d2a:	9a01      	ldr	r2, [sp, #4]
  407d2c:	f1c0 0320 	rsb	r3, r0, #32
  407d30:	fa02 f303 	lsl.w	r3, r2, r3
  407d34:	430b      	orrs	r3, r1
  407d36:	40c2      	lsrs	r2, r0
  407d38:	617b      	str	r3, [r7, #20]
  407d3a:	9201      	str	r2, [sp, #4]
  407d3c:	9b01      	ldr	r3, [sp, #4]
  407d3e:	61bb      	str	r3, [r7, #24]
  407d40:	2b00      	cmp	r3, #0
  407d42:	bf14      	ite	ne
  407d44:	2102      	movne	r1, #2
  407d46:	2101      	moveq	r1, #1
  407d48:	6139      	str	r1, [r7, #16]
  407d4a:	b1c4      	cbz	r4, 407d7e <__d2b+0x88>
  407d4c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  407d50:	4404      	add	r4, r0
  407d52:	6034      	str	r4, [r6, #0]
  407d54:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407d58:	6028      	str	r0, [r5, #0]
  407d5a:	4638      	mov	r0, r7
  407d5c:	b002      	add	sp, #8
  407d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d62:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  407d66:	e7d5      	b.n	407d14 <__d2b+0x1e>
  407d68:	6179      	str	r1, [r7, #20]
  407d6a:	e7e7      	b.n	407d3c <__d2b+0x46>
  407d6c:	a801      	add	r0, sp, #4
  407d6e:	f7ff fde6 	bl	40793e <__lo0bits>
  407d72:	9b01      	ldr	r3, [sp, #4]
  407d74:	617b      	str	r3, [r7, #20]
  407d76:	2101      	movs	r1, #1
  407d78:	6139      	str	r1, [r7, #16]
  407d7a:	3020      	adds	r0, #32
  407d7c:	e7e5      	b.n	407d4a <__d2b+0x54>
  407d7e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  407d82:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407d86:	6030      	str	r0, [r6, #0]
  407d88:	6918      	ldr	r0, [r3, #16]
  407d8a:	f7ff fdb9 	bl	407900 <__hi0bits>
  407d8e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407d92:	e7e1      	b.n	407d58 <__d2b+0x62>

00407d94 <_calloc_r>:
  407d94:	b538      	push	{r3, r4, r5, lr}
  407d96:	fb02 f401 	mul.w	r4, r2, r1
  407d9a:	4621      	mov	r1, r4
  407d9c:	f7fd fee2 	bl	405b64 <_malloc_r>
  407da0:	4605      	mov	r5, r0
  407da2:	b118      	cbz	r0, 407dac <_calloc_r+0x18>
  407da4:	4622      	mov	r2, r4
  407da6:	2100      	movs	r1, #0
  407da8:	f7fd fe85 	bl	405ab6 <memset>
  407dac:	4628      	mov	r0, r5
  407dae:	bd38      	pop	{r3, r4, r5, pc}

00407db0 <__sfputc_r>:
  407db0:	6893      	ldr	r3, [r2, #8]
  407db2:	3b01      	subs	r3, #1
  407db4:	2b00      	cmp	r3, #0
  407db6:	b410      	push	{r4}
  407db8:	6093      	str	r3, [r2, #8]
  407dba:	da08      	bge.n	407dce <__sfputc_r+0x1e>
  407dbc:	6994      	ldr	r4, [r2, #24]
  407dbe:	42a3      	cmp	r3, r4
  407dc0:	db02      	blt.n	407dc8 <__sfputc_r+0x18>
  407dc2:	b2cb      	uxtb	r3, r1
  407dc4:	2b0a      	cmp	r3, #10
  407dc6:	d102      	bne.n	407dce <__sfputc_r+0x1e>
  407dc8:	bc10      	pop	{r4}
  407dca:	f000 b973 	b.w	4080b4 <__swbuf_r>
  407dce:	6813      	ldr	r3, [r2, #0]
  407dd0:	1c58      	adds	r0, r3, #1
  407dd2:	6010      	str	r0, [r2, #0]
  407dd4:	7019      	strb	r1, [r3, #0]
  407dd6:	b2c8      	uxtb	r0, r1
  407dd8:	bc10      	pop	{r4}
  407dda:	4770      	bx	lr

00407ddc <__sfputs_r>:
  407ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407dde:	4606      	mov	r6, r0
  407de0:	460f      	mov	r7, r1
  407de2:	4614      	mov	r4, r2
  407de4:	18d5      	adds	r5, r2, r3
  407de6:	42ac      	cmp	r4, r5
  407de8:	d101      	bne.n	407dee <__sfputs_r+0x12>
  407dea:	2000      	movs	r0, #0
  407dec:	e007      	b.n	407dfe <__sfputs_r+0x22>
  407dee:	463a      	mov	r2, r7
  407df0:	f814 1b01 	ldrb.w	r1, [r4], #1
  407df4:	4630      	mov	r0, r6
  407df6:	f7ff ffdb 	bl	407db0 <__sfputc_r>
  407dfa:	1c43      	adds	r3, r0, #1
  407dfc:	d1f3      	bne.n	407de6 <__sfputs_r+0xa>
  407dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00407e00 <_vfiprintf_r>:
  407e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e04:	b09d      	sub	sp, #116	; 0x74
  407e06:	460c      	mov	r4, r1
  407e08:	4617      	mov	r7, r2
  407e0a:	9303      	str	r3, [sp, #12]
  407e0c:	4606      	mov	r6, r0
  407e0e:	b118      	cbz	r0, 407e18 <_vfiprintf_r+0x18>
  407e10:	6983      	ldr	r3, [r0, #24]
  407e12:	b90b      	cbnz	r3, 407e18 <_vfiprintf_r+0x18>
  407e14:	f7ff fb9c 	bl	407550 <__sinit>
  407e18:	4b7c      	ldr	r3, [pc, #496]	; (40800c <_vfiprintf_r+0x20c>)
  407e1a:	429c      	cmp	r4, r3
  407e1c:	d157      	bne.n	407ece <_vfiprintf_r+0xce>
  407e1e:	6874      	ldr	r4, [r6, #4]
  407e20:	89a3      	ldrh	r3, [r4, #12]
  407e22:	0718      	lsls	r0, r3, #28
  407e24:	d55d      	bpl.n	407ee2 <_vfiprintf_r+0xe2>
  407e26:	6923      	ldr	r3, [r4, #16]
  407e28:	2b00      	cmp	r3, #0
  407e2a:	d05a      	beq.n	407ee2 <_vfiprintf_r+0xe2>
  407e2c:	2300      	movs	r3, #0
  407e2e:	9309      	str	r3, [sp, #36]	; 0x24
  407e30:	2320      	movs	r3, #32
  407e32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  407e36:	2330      	movs	r3, #48	; 0x30
  407e38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  407e3c:	f04f 0b01 	mov.w	fp, #1
  407e40:	46b8      	mov	r8, r7
  407e42:	4645      	mov	r5, r8
  407e44:	f815 3b01 	ldrb.w	r3, [r5], #1
  407e48:	2b00      	cmp	r3, #0
  407e4a:	d155      	bne.n	407ef8 <_vfiprintf_r+0xf8>
  407e4c:	ebb8 0a07 	subs.w	sl, r8, r7
  407e50:	d00b      	beq.n	407e6a <_vfiprintf_r+0x6a>
  407e52:	4653      	mov	r3, sl
  407e54:	463a      	mov	r2, r7
  407e56:	4621      	mov	r1, r4
  407e58:	4630      	mov	r0, r6
  407e5a:	f7ff ffbf 	bl	407ddc <__sfputs_r>
  407e5e:	3001      	adds	r0, #1
  407e60:	f000 80c4 	beq.w	407fec <_vfiprintf_r+0x1ec>
  407e64:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407e66:	4453      	add	r3, sl
  407e68:	9309      	str	r3, [sp, #36]	; 0x24
  407e6a:	f898 3000 	ldrb.w	r3, [r8]
  407e6e:	2b00      	cmp	r3, #0
  407e70:	f000 80bc 	beq.w	407fec <_vfiprintf_r+0x1ec>
  407e74:	2300      	movs	r3, #0
  407e76:	f04f 32ff 	mov.w	r2, #4294967295
  407e7a:	9304      	str	r3, [sp, #16]
  407e7c:	9307      	str	r3, [sp, #28]
  407e7e:	9205      	str	r2, [sp, #20]
  407e80:	9306      	str	r3, [sp, #24]
  407e82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  407e86:	931a      	str	r3, [sp, #104]	; 0x68
  407e88:	2205      	movs	r2, #5
  407e8a:	7829      	ldrb	r1, [r5, #0]
  407e8c:	4860      	ldr	r0, [pc, #384]	; (408010 <_vfiprintf_r+0x210>)
  407e8e:	f7ff fc5f 	bl	407750 <memchr>
  407e92:	f105 0801 	add.w	r8, r5, #1
  407e96:	9b04      	ldr	r3, [sp, #16]
  407e98:	2800      	cmp	r0, #0
  407e9a:	d131      	bne.n	407f00 <_vfiprintf_r+0x100>
  407e9c:	06d9      	lsls	r1, r3, #27
  407e9e:	bf44      	itt	mi
  407ea0:	2220      	movmi	r2, #32
  407ea2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  407ea6:	071a      	lsls	r2, r3, #28
  407ea8:	bf44      	itt	mi
  407eaa:	222b      	movmi	r2, #43	; 0x2b
  407eac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  407eb0:	782a      	ldrb	r2, [r5, #0]
  407eb2:	2a2a      	cmp	r2, #42	; 0x2a
  407eb4:	d02c      	beq.n	407f10 <_vfiprintf_r+0x110>
  407eb6:	9a07      	ldr	r2, [sp, #28]
  407eb8:	2100      	movs	r1, #0
  407eba:	200a      	movs	r0, #10
  407ebc:	46a8      	mov	r8, r5
  407ebe:	3501      	adds	r5, #1
  407ec0:	f898 3000 	ldrb.w	r3, [r8]
  407ec4:	3b30      	subs	r3, #48	; 0x30
  407ec6:	2b09      	cmp	r3, #9
  407ec8:	d96d      	bls.n	407fa6 <_vfiprintf_r+0x1a6>
  407eca:	b371      	cbz	r1, 407f2a <_vfiprintf_r+0x12a>
  407ecc:	e026      	b.n	407f1c <_vfiprintf_r+0x11c>
  407ece:	4b51      	ldr	r3, [pc, #324]	; (408014 <_vfiprintf_r+0x214>)
  407ed0:	429c      	cmp	r4, r3
  407ed2:	d101      	bne.n	407ed8 <_vfiprintf_r+0xd8>
  407ed4:	68b4      	ldr	r4, [r6, #8]
  407ed6:	e7a3      	b.n	407e20 <_vfiprintf_r+0x20>
  407ed8:	4b4f      	ldr	r3, [pc, #316]	; (408018 <_vfiprintf_r+0x218>)
  407eda:	429c      	cmp	r4, r3
  407edc:	bf08      	it	eq
  407ede:	68f4      	ldreq	r4, [r6, #12]
  407ee0:	e79e      	b.n	407e20 <_vfiprintf_r+0x20>
  407ee2:	4621      	mov	r1, r4
  407ee4:	4630      	mov	r0, r6
  407ee6:	f000 f949 	bl	40817c <__swsetup_r>
  407eea:	2800      	cmp	r0, #0
  407eec:	d09e      	beq.n	407e2c <_vfiprintf_r+0x2c>
  407eee:	f04f 30ff 	mov.w	r0, #4294967295
  407ef2:	b01d      	add	sp, #116	; 0x74
  407ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ef8:	2b25      	cmp	r3, #37	; 0x25
  407efa:	d0a7      	beq.n	407e4c <_vfiprintf_r+0x4c>
  407efc:	46a8      	mov	r8, r5
  407efe:	e7a0      	b.n	407e42 <_vfiprintf_r+0x42>
  407f00:	4a43      	ldr	r2, [pc, #268]	; (408010 <_vfiprintf_r+0x210>)
  407f02:	1a80      	subs	r0, r0, r2
  407f04:	fa0b f000 	lsl.w	r0, fp, r0
  407f08:	4318      	orrs	r0, r3
  407f0a:	9004      	str	r0, [sp, #16]
  407f0c:	4645      	mov	r5, r8
  407f0e:	e7bb      	b.n	407e88 <_vfiprintf_r+0x88>
  407f10:	9a03      	ldr	r2, [sp, #12]
  407f12:	1d11      	adds	r1, r2, #4
  407f14:	6812      	ldr	r2, [r2, #0]
  407f16:	9103      	str	r1, [sp, #12]
  407f18:	2a00      	cmp	r2, #0
  407f1a:	db01      	blt.n	407f20 <_vfiprintf_r+0x120>
  407f1c:	9207      	str	r2, [sp, #28]
  407f1e:	e004      	b.n	407f2a <_vfiprintf_r+0x12a>
  407f20:	4252      	negs	r2, r2
  407f22:	f043 0302 	orr.w	r3, r3, #2
  407f26:	9207      	str	r2, [sp, #28]
  407f28:	9304      	str	r3, [sp, #16]
  407f2a:	f898 3000 	ldrb.w	r3, [r8]
  407f2e:	2b2e      	cmp	r3, #46	; 0x2e
  407f30:	d110      	bne.n	407f54 <_vfiprintf_r+0x154>
  407f32:	f898 3001 	ldrb.w	r3, [r8, #1]
  407f36:	2b2a      	cmp	r3, #42	; 0x2a
  407f38:	f108 0101 	add.w	r1, r8, #1
  407f3c:	d137      	bne.n	407fae <_vfiprintf_r+0x1ae>
  407f3e:	9b03      	ldr	r3, [sp, #12]
  407f40:	1d1a      	adds	r2, r3, #4
  407f42:	681b      	ldr	r3, [r3, #0]
  407f44:	9203      	str	r2, [sp, #12]
  407f46:	2b00      	cmp	r3, #0
  407f48:	bfb8      	it	lt
  407f4a:	f04f 33ff 	movlt.w	r3, #4294967295
  407f4e:	f108 0802 	add.w	r8, r8, #2
  407f52:	9305      	str	r3, [sp, #20]
  407f54:	4d31      	ldr	r5, [pc, #196]	; (40801c <_vfiprintf_r+0x21c>)
  407f56:	f898 1000 	ldrb.w	r1, [r8]
  407f5a:	2203      	movs	r2, #3
  407f5c:	4628      	mov	r0, r5
  407f5e:	f7ff fbf7 	bl	407750 <memchr>
  407f62:	b140      	cbz	r0, 407f76 <_vfiprintf_r+0x176>
  407f64:	2340      	movs	r3, #64	; 0x40
  407f66:	1b40      	subs	r0, r0, r5
  407f68:	fa03 f000 	lsl.w	r0, r3, r0
  407f6c:	9b04      	ldr	r3, [sp, #16]
  407f6e:	4303      	orrs	r3, r0
  407f70:	9304      	str	r3, [sp, #16]
  407f72:	f108 0801 	add.w	r8, r8, #1
  407f76:	f898 1000 	ldrb.w	r1, [r8]
  407f7a:	4829      	ldr	r0, [pc, #164]	; (408020 <_vfiprintf_r+0x220>)
  407f7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  407f80:	2206      	movs	r2, #6
  407f82:	f108 0701 	add.w	r7, r8, #1
  407f86:	f7ff fbe3 	bl	407750 <memchr>
  407f8a:	2800      	cmp	r0, #0
  407f8c:	d034      	beq.n	407ff8 <_vfiprintf_r+0x1f8>
  407f8e:	4b25      	ldr	r3, [pc, #148]	; (408024 <_vfiprintf_r+0x224>)
  407f90:	bb03      	cbnz	r3, 407fd4 <_vfiprintf_r+0x1d4>
  407f92:	9b03      	ldr	r3, [sp, #12]
  407f94:	3307      	adds	r3, #7
  407f96:	f023 0307 	bic.w	r3, r3, #7
  407f9a:	3308      	adds	r3, #8
  407f9c:	9303      	str	r3, [sp, #12]
  407f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407fa0:	444b      	add	r3, r9
  407fa2:	9309      	str	r3, [sp, #36]	; 0x24
  407fa4:	e74c      	b.n	407e40 <_vfiprintf_r+0x40>
  407fa6:	fb00 3202 	mla	r2, r0, r2, r3
  407faa:	2101      	movs	r1, #1
  407fac:	e786      	b.n	407ebc <_vfiprintf_r+0xbc>
  407fae:	2300      	movs	r3, #0
  407fb0:	9305      	str	r3, [sp, #20]
  407fb2:	4618      	mov	r0, r3
  407fb4:	250a      	movs	r5, #10
  407fb6:	4688      	mov	r8, r1
  407fb8:	3101      	adds	r1, #1
  407fba:	f898 2000 	ldrb.w	r2, [r8]
  407fbe:	3a30      	subs	r2, #48	; 0x30
  407fc0:	2a09      	cmp	r2, #9
  407fc2:	d903      	bls.n	407fcc <_vfiprintf_r+0x1cc>
  407fc4:	2b00      	cmp	r3, #0
  407fc6:	d0c5      	beq.n	407f54 <_vfiprintf_r+0x154>
  407fc8:	9005      	str	r0, [sp, #20]
  407fca:	e7c3      	b.n	407f54 <_vfiprintf_r+0x154>
  407fcc:	fb05 2000 	mla	r0, r5, r0, r2
  407fd0:	2301      	movs	r3, #1
  407fd2:	e7f0      	b.n	407fb6 <_vfiprintf_r+0x1b6>
  407fd4:	ab03      	add	r3, sp, #12
  407fd6:	9300      	str	r3, [sp, #0]
  407fd8:	4622      	mov	r2, r4
  407fda:	4b13      	ldr	r3, [pc, #76]	; (408028 <_vfiprintf_r+0x228>)
  407fdc:	a904      	add	r1, sp, #16
  407fde:	4630      	mov	r0, r6
  407fe0:	f7fd feb0 	bl	405d44 <_printf_float>
  407fe4:	f1b0 3fff 	cmp.w	r0, #4294967295
  407fe8:	4681      	mov	r9, r0
  407fea:	d1d8      	bne.n	407f9e <_vfiprintf_r+0x19e>
  407fec:	89a3      	ldrh	r3, [r4, #12]
  407fee:	065b      	lsls	r3, r3, #25
  407ff0:	f53f af7d 	bmi.w	407eee <_vfiprintf_r+0xee>
  407ff4:	9809      	ldr	r0, [sp, #36]	; 0x24
  407ff6:	e77c      	b.n	407ef2 <_vfiprintf_r+0xf2>
  407ff8:	ab03      	add	r3, sp, #12
  407ffa:	9300      	str	r3, [sp, #0]
  407ffc:	4622      	mov	r2, r4
  407ffe:	4b0a      	ldr	r3, [pc, #40]	; (408028 <_vfiprintf_r+0x228>)
  408000:	a904      	add	r1, sp, #16
  408002:	4630      	mov	r0, r6
  408004:	f7fe f94c 	bl	4062a0 <_printf_i>
  408008:	e7ec      	b.n	407fe4 <_vfiprintf_r+0x1e4>
  40800a:	bf00      	nop
  40800c:	004089d8 	.word	0x004089d8
  408010:	00408b14 	.word	0x00408b14
  408014:	004089f8 	.word	0x004089f8
  408018:	004089b8 	.word	0x004089b8
  40801c:	00408b1a 	.word	0x00408b1a
  408020:	00408b1e 	.word	0x00408b1e
  408024:	00405d45 	.word	0x00405d45
  408028:	00407ddd 	.word	0x00407ddd

0040802c <__sread>:
  40802c:	b510      	push	{r4, lr}
  40802e:	460c      	mov	r4, r1
  408030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408034:	f000 f966 	bl	408304 <_read_r>
  408038:	2800      	cmp	r0, #0
  40803a:	bfab      	itete	ge
  40803c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  40803e:	89a3      	ldrhlt	r3, [r4, #12]
  408040:	181b      	addge	r3, r3, r0
  408042:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  408046:	bfac      	ite	ge
  408048:	6563      	strge	r3, [r4, #84]	; 0x54
  40804a:	81a3      	strhlt	r3, [r4, #12]
  40804c:	bd10      	pop	{r4, pc}

0040804e <__swrite>:
  40804e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408052:	461f      	mov	r7, r3
  408054:	898b      	ldrh	r3, [r1, #12]
  408056:	05db      	lsls	r3, r3, #23
  408058:	4605      	mov	r5, r0
  40805a:	460c      	mov	r4, r1
  40805c:	4616      	mov	r6, r2
  40805e:	d505      	bpl.n	40806c <__swrite+0x1e>
  408060:	2302      	movs	r3, #2
  408062:	2200      	movs	r2, #0
  408064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408068:	f000 f928 	bl	4082bc <_lseek_r>
  40806c:	89a3      	ldrh	r3, [r4, #12]
  40806e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408072:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  408076:	81a3      	strh	r3, [r4, #12]
  408078:	4632      	mov	r2, r6
  40807a:	463b      	mov	r3, r7
  40807c:	4628      	mov	r0, r5
  40807e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408082:	f000 b869 	b.w	408158 <_write_r>

00408086 <__sseek>:
  408086:	b510      	push	{r4, lr}
  408088:	460c      	mov	r4, r1
  40808a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40808e:	f000 f915 	bl	4082bc <_lseek_r>
  408092:	1c43      	adds	r3, r0, #1
  408094:	89a3      	ldrh	r3, [r4, #12]
  408096:	bf15      	itete	ne
  408098:	6560      	strne	r0, [r4, #84]	; 0x54
  40809a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40809e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4080a2:	81a3      	strheq	r3, [r4, #12]
  4080a4:	bf18      	it	ne
  4080a6:	81a3      	strhne	r3, [r4, #12]
  4080a8:	bd10      	pop	{r4, pc}

004080aa <__sclose>:
  4080aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4080ae:	f000 b8d3 	b.w	408258 <_close_r>
	...

004080b4 <__swbuf_r>:
  4080b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4080b6:	460e      	mov	r6, r1
  4080b8:	4614      	mov	r4, r2
  4080ba:	4605      	mov	r5, r0
  4080bc:	b118      	cbz	r0, 4080c6 <__swbuf_r+0x12>
  4080be:	6983      	ldr	r3, [r0, #24]
  4080c0:	b90b      	cbnz	r3, 4080c6 <__swbuf_r+0x12>
  4080c2:	f7ff fa45 	bl	407550 <__sinit>
  4080c6:	4b21      	ldr	r3, [pc, #132]	; (40814c <__swbuf_r+0x98>)
  4080c8:	429c      	cmp	r4, r3
  4080ca:	d12a      	bne.n	408122 <__swbuf_r+0x6e>
  4080cc:	686c      	ldr	r4, [r5, #4]
  4080ce:	69a3      	ldr	r3, [r4, #24]
  4080d0:	60a3      	str	r3, [r4, #8]
  4080d2:	89a3      	ldrh	r3, [r4, #12]
  4080d4:	071a      	lsls	r2, r3, #28
  4080d6:	d52e      	bpl.n	408136 <__swbuf_r+0x82>
  4080d8:	6923      	ldr	r3, [r4, #16]
  4080da:	b363      	cbz	r3, 408136 <__swbuf_r+0x82>
  4080dc:	6923      	ldr	r3, [r4, #16]
  4080de:	6820      	ldr	r0, [r4, #0]
  4080e0:	1ac0      	subs	r0, r0, r3
  4080e2:	6963      	ldr	r3, [r4, #20]
  4080e4:	b2f6      	uxtb	r6, r6
  4080e6:	4298      	cmp	r0, r3
  4080e8:	4637      	mov	r7, r6
  4080ea:	db04      	blt.n	4080f6 <__swbuf_r+0x42>
  4080ec:	4621      	mov	r1, r4
  4080ee:	4628      	mov	r0, r5
  4080f0:	f7ff f9c4 	bl	40747c <_fflush_r>
  4080f4:	bb28      	cbnz	r0, 408142 <__swbuf_r+0x8e>
  4080f6:	68a3      	ldr	r3, [r4, #8]
  4080f8:	3b01      	subs	r3, #1
  4080fa:	60a3      	str	r3, [r4, #8]
  4080fc:	6823      	ldr	r3, [r4, #0]
  4080fe:	1c5a      	adds	r2, r3, #1
  408100:	6022      	str	r2, [r4, #0]
  408102:	701e      	strb	r6, [r3, #0]
  408104:	6963      	ldr	r3, [r4, #20]
  408106:	3001      	adds	r0, #1
  408108:	4298      	cmp	r0, r3
  40810a:	d004      	beq.n	408116 <__swbuf_r+0x62>
  40810c:	89a3      	ldrh	r3, [r4, #12]
  40810e:	07db      	lsls	r3, r3, #31
  408110:	d519      	bpl.n	408146 <__swbuf_r+0x92>
  408112:	2e0a      	cmp	r6, #10
  408114:	d117      	bne.n	408146 <__swbuf_r+0x92>
  408116:	4621      	mov	r1, r4
  408118:	4628      	mov	r0, r5
  40811a:	f7ff f9af 	bl	40747c <_fflush_r>
  40811e:	b190      	cbz	r0, 408146 <__swbuf_r+0x92>
  408120:	e00f      	b.n	408142 <__swbuf_r+0x8e>
  408122:	4b0b      	ldr	r3, [pc, #44]	; (408150 <__swbuf_r+0x9c>)
  408124:	429c      	cmp	r4, r3
  408126:	d101      	bne.n	40812c <__swbuf_r+0x78>
  408128:	68ac      	ldr	r4, [r5, #8]
  40812a:	e7d0      	b.n	4080ce <__swbuf_r+0x1a>
  40812c:	4b09      	ldr	r3, [pc, #36]	; (408154 <__swbuf_r+0xa0>)
  40812e:	429c      	cmp	r4, r3
  408130:	bf08      	it	eq
  408132:	68ec      	ldreq	r4, [r5, #12]
  408134:	e7cb      	b.n	4080ce <__swbuf_r+0x1a>
  408136:	4621      	mov	r1, r4
  408138:	4628      	mov	r0, r5
  40813a:	f000 f81f 	bl	40817c <__swsetup_r>
  40813e:	2800      	cmp	r0, #0
  408140:	d0cc      	beq.n	4080dc <__swbuf_r+0x28>
  408142:	f04f 37ff 	mov.w	r7, #4294967295
  408146:	4638      	mov	r0, r7
  408148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40814a:	bf00      	nop
  40814c:	004089d8 	.word	0x004089d8
  408150:	004089f8 	.word	0x004089f8
  408154:	004089b8 	.word	0x004089b8

00408158 <_write_r>:
  408158:	b538      	push	{r3, r4, r5, lr}
  40815a:	4c07      	ldr	r4, [pc, #28]	; (408178 <_write_r+0x20>)
  40815c:	4605      	mov	r5, r0
  40815e:	4608      	mov	r0, r1
  408160:	4611      	mov	r1, r2
  408162:	2200      	movs	r2, #0
  408164:	6022      	str	r2, [r4, #0]
  408166:	461a      	mov	r2, r3
  408168:	f7fb fc1c 	bl	4039a4 <_write>
  40816c:	1c43      	adds	r3, r0, #1
  40816e:	d102      	bne.n	408176 <_write_r+0x1e>
  408170:	6823      	ldr	r3, [r4, #0]
  408172:	b103      	cbz	r3, 408176 <_write_r+0x1e>
  408174:	602b      	str	r3, [r5, #0]
  408176:	bd38      	pop	{r3, r4, r5, pc}
  408178:	20400f2c 	.word	0x20400f2c

0040817c <__swsetup_r>:
  40817c:	4b32      	ldr	r3, [pc, #200]	; (408248 <__swsetup_r+0xcc>)
  40817e:	b570      	push	{r4, r5, r6, lr}
  408180:	681d      	ldr	r5, [r3, #0]
  408182:	4606      	mov	r6, r0
  408184:	460c      	mov	r4, r1
  408186:	b125      	cbz	r5, 408192 <__swsetup_r+0x16>
  408188:	69ab      	ldr	r3, [r5, #24]
  40818a:	b913      	cbnz	r3, 408192 <__swsetup_r+0x16>
  40818c:	4628      	mov	r0, r5
  40818e:	f7ff f9df 	bl	407550 <__sinit>
  408192:	4b2e      	ldr	r3, [pc, #184]	; (40824c <__swsetup_r+0xd0>)
  408194:	429c      	cmp	r4, r3
  408196:	d10f      	bne.n	4081b8 <__swsetup_r+0x3c>
  408198:	686c      	ldr	r4, [r5, #4]
  40819a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40819e:	b29a      	uxth	r2, r3
  4081a0:	0715      	lsls	r5, r2, #28
  4081a2:	d42c      	bmi.n	4081fe <__swsetup_r+0x82>
  4081a4:	06d0      	lsls	r0, r2, #27
  4081a6:	d411      	bmi.n	4081cc <__swsetup_r+0x50>
  4081a8:	2209      	movs	r2, #9
  4081aa:	6032      	str	r2, [r6, #0]
  4081ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4081b0:	81a3      	strh	r3, [r4, #12]
  4081b2:	f04f 30ff 	mov.w	r0, #4294967295
  4081b6:	bd70      	pop	{r4, r5, r6, pc}
  4081b8:	4b25      	ldr	r3, [pc, #148]	; (408250 <__swsetup_r+0xd4>)
  4081ba:	429c      	cmp	r4, r3
  4081bc:	d101      	bne.n	4081c2 <__swsetup_r+0x46>
  4081be:	68ac      	ldr	r4, [r5, #8]
  4081c0:	e7eb      	b.n	40819a <__swsetup_r+0x1e>
  4081c2:	4b24      	ldr	r3, [pc, #144]	; (408254 <__swsetup_r+0xd8>)
  4081c4:	429c      	cmp	r4, r3
  4081c6:	bf08      	it	eq
  4081c8:	68ec      	ldreq	r4, [r5, #12]
  4081ca:	e7e6      	b.n	40819a <__swsetup_r+0x1e>
  4081cc:	0751      	lsls	r1, r2, #29
  4081ce:	d512      	bpl.n	4081f6 <__swsetup_r+0x7a>
  4081d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4081d2:	b141      	cbz	r1, 4081e6 <__swsetup_r+0x6a>
  4081d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4081d8:	4299      	cmp	r1, r3
  4081da:	d002      	beq.n	4081e2 <__swsetup_r+0x66>
  4081dc:	4630      	mov	r0, r6
  4081de:	f7fd fc73 	bl	405ac8 <_free_r>
  4081e2:	2300      	movs	r3, #0
  4081e4:	6363      	str	r3, [r4, #52]	; 0x34
  4081e6:	89a3      	ldrh	r3, [r4, #12]
  4081e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  4081ec:	81a3      	strh	r3, [r4, #12]
  4081ee:	2300      	movs	r3, #0
  4081f0:	6063      	str	r3, [r4, #4]
  4081f2:	6923      	ldr	r3, [r4, #16]
  4081f4:	6023      	str	r3, [r4, #0]
  4081f6:	89a3      	ldrh	r3, [r4, #12]
  4081f8:	f043 0308 	orr.w	r3, r3, #8
  4081fc:	81a3      	strh	r3, [r4, #12]
  4081fe:	6923      	ldr	r3, [r4, #16]
  408200:	b94b      	cbnz	r3, 408216 <__swsetup_r+0x9a>
  408202:	89a3      	ldrh	r3, [r4, #12]
  408204:	f403 7320 	and.w	r3, r3, #640	; 0x280
  408208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40820c:	d003      	beq.n	408216 <__swsetup_r+0x9a>
  40820e:	4621      	mov	r1, r4
  408210:	4630      	mov	r0, r6
  408212:	f7ff fa59 	bl	4076c8 <__smakebuf_r>
  408216:	89a2      	ldrh	r2, [r4, #12]
  408218:	f012 0301 	ands.w	r3, r2, #1
  40821c:	d00c      	beq.n	408238 <__swsetup_r+0xbc>
  40821e:	2300      	movs	r3, #0
  408220:	60a3      	str	r3, [r4, #8]
  408222:	6963      	ldr	r3, [r4, #20]
  408224:	425b      	negs	r3, r3
  408226:	61a3      	str	r3, [r4, #24]
  408228:	6923      	ldr	r3, [r4, #16]
  40822a:	b953      	cbnz	r3, 408242 <__swsetup_r+0xc6>
  40822c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408230:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  408234:	d1ba      	bne.n	4081ac <__swsetup_r+0x30>
  408236:	bd70      	pop	{r4, r5, r6, pc}
  408238:	0792      	lsls	r2, r2, #30
  40823a:	bf58      	it	pl
  40823c:	6963      	ldrpl	r3, [r4, #20]
  40823e:	60a3      	str	r3, [r4, #8]
  408240:	e7f2      	b.n	408228 <__swsetup_r+0xac>
  408242:	2000      	movs	r0, #0
  408244:	e7f7      	b.n	408236 <__swsetup_r+0xba>
  408246:	bf00      	nop
  408248:	2040004c 	.word	0x2040004c
  40824c:	004089d8 	.word	0x004089d8
  408250:	004089f8 	.word	0x004089f8
  408254:	004089b8 	.word	0x004089b8

00408258 <_close_r>:
  408258:	b538      	push	{r3, r4, r5, lr}
  40825a:	4c06      	ldr	r4, [pc, #24]	; (408274 <_close_r+0x1c>)
  40825c:	2300      	movs	r3, #0
  40825e:	4605      	mov	r5, r0
  408260:	4608      	mov	r0, r1
  408262:	6023      	str	r3, [r4, #0]
  408264:	f7fa fa52 	bl	40270c <_close>
  408268:	1c43      	adds	r3, r0, #1
  40826a:	d102      	bne.n	408272 <_close_r+0x1a>
  40826c:	6823      	ldr	r3, [r4, #0]
  40826e:	b103      	cbz	r3, 408272 <_close_r+0x1a>
  408270:	602b      	str	r3, [r5, #0]
  408272:	bd38      	pop	{r3, r4, r5, pc}
  408274:	20400f2c 	.word	0x20400f2c

00408278 <_fstat_r>:
  408278:	b538      	push	{r3, r4, r5, lr}
  40827a:	4c07      	ldr	r4, [pc, #28]	; (408298 <_fstat_r+0x20>)
  40827c:	2300      	movs	r3, #0
  40827e:	4605      	mov	r5, r0
  408280:	4608      	mov	r0, r1
  408282:	4611      	mov	r1, r2
  408284:	6023      	str	r3, [r4, #0]
  408286:	f7fa fa44 	bl	402712 <_fstat>
  40828a:	1c43      	adds	r3, r0, #1
  40828c:	d102      	bne.n	408294 <_fstat_r+0x1c>
  40828e:	6823      	ldr	r3, [r4, #0]
  408290:	b103      	cbz	r3, 408294 <_fstat_r+0x1c>
  408292:	602b      	str	r3, [r5, #0]
  408294:	bd38      	pop	{r3, r4, r5, pc}
  408296:	bf00      	nop
  408298:	20400f2c 	.word	0x20400f2c

0040829c <_isatty_r>:
  40829c:	b538      	push	{r3, r4, r5, lr}
  40829e:	4c06      	ldr	r4, [pc, #24]	; (4082b8 <_isatty_r+0x1c>)
  4082a0:	2300      	movs	r3, #0
  4082a2:	4605      	mov	r5, r0
  4082a4:	4608      	mov	r0, r1
  4082a6:	6023      	str	r3, [r4, #0]
  4082a8:	f7fa fa38 	bl	40271c <_isatty>
  4082ac:	1c43      	adds	r3, r0, #1
  4082ae:	d102      	bne.n	4082b6 <_isatty_r+0x1a>
  4082b0:	6823      	ldr	r3, [r4, #0]
  4082b2:	b103      	cbz	r3, 4082b6 <_isatty_r+0x1a>
  4082b4:	602b      	str	r3, [r5, #0]
  4082b6:	bd38      	pop	{r3, r4, r5, pc}
  4082b8:	20400f2c 	.word	0x20400f2c

004082bc <_lseek_r>:
  4082bc:	b538      	push	{r3, r4, r5, lr}
  4082be:	4c07      	ldr	r4, [pc, #28]	; (4082dc <_lseek_r+0x20>)
  4082c0:	4605      	mov	r5, r0
  4082c2:	4608      	mov	r0, r1
  4082c4:	4611      	mov	r1, r2
  4082c6:	2200      	movs	r2, #0
  4082c8:	6022      	str	r2, [r4, #0]
  4082ca:	461a      	mov	r2, r3
  4082cc:	f7fa fa28 	bl	402720 <_lseek>
  4082d0:	1c43      	adds	r3, r0, #1
  4082d2:	d102      	bne.n	4082da <_lseek_r+0x1e>
  4082d4:	6823      	ldr	r3, [r4, #0]
  4082d6:	b103      	cbz	r3, 4082da <_lseek_r+0x1e>
  4082d8:	602b      	str	r3, [r5, #0]
  4082da:	bd38      	pop	{r3, r4, r5, pc}
  4082dc:	20400f2c 	.word	0x20400f2c

004082e0 <__ascii_mbtowc>:
  4082e0:	b082      	sub	sp, #8
  4082e2:	b901      	cbnz	r1, 4082e6 <__ascii_mbtowc+0x6>
  4082e4:	a901      	add	r1, sp, #4
  4082e6:	b142      	cbz	r2, 4082fa <__ascii_mbtowc+0x1a>
  4082e8:	b14b      	cbz	r3, 4082fe <__ascii_mbtowc+0x1e>
  4082ea:	7813      	ldrb	r3, [r2, #0]
  4082ec:	600b      	str	r3, [r1, #0]
  4082ee:	7812      	ldrb	r2, [r2, #0]
  4082f0:	1c10      	adds	r0, r2, #0
  4082f2:	bf18      	it	ne
  4082f4:	2001      	movne	r0, #1
  4082f6:	b002      	add	sp, #8
  4082f8:	4770      	bx	lr
  4082fa:	4610      	mov	r0, r2
  4082fc:	e7fb      	b.n	4082f6 <__ascii_mbtowc+0x16>
  4082fe:	f06f 0001 	mvn.w	r0, #1
  408302:	e7f8      	b.n	4082f6 <__ascii_mbtowc+0x16>

00408304 <_read_r>:
  408304:	b538      	push	{r3, r4, r5, lr}
  408306:	4c07      	ldr	r4, [pc, #28]	; (408324 <_read_r+0x20>)
  408308:	4605      	mov	r5, r0
  40830a:	4608      	mov	r0, r1
  40830c:	4611      	mov	r1, r2
  40830e:	2200      	movs	r2, #0
  408310:	6022      	str	r2, [r4, #0]
  408312:	461a      	mov	r2, r3
  408314:	f7fb fb34 	bl	403980 <_read>
  408318:	1c43      	adds	r3, r0, #1
  40831a:	d102      	bne.n	408322 <_read_r+0x1e>
  40831c:	6823      	ldr	r3, [r4, #0]
  40831e:	b103      	cbz	r3, 408322 <_read_r+0x1e>
  408320:	602b      	str	r3, [r5, #0]
  408322:	bd38      	pop	{r3, r4, r5, pc}
  408324:	20400f2c 	.word	0x20400f2c

00408328 <__ascii_wctomb>:
  408328:	b149      	cbz	r1, 40833e <__ascii_wctomb+0x16>
  40832a:	2aff      	cmp	r2, #255	; 0xff
  40832c:	bf85      	ittet	hi
  40832e:	238a      	movhi	r3, #138	; 0x8a
  408330:	6003      	strhi	r3, [r0, #0]
  408332:	700a      	strbls	r2, [r1, #0]
  408334:	f04f 30ff 	movhi.w	r0, #4294967295
  408338:	bf98      	it	ls
  40833a:	2001      	movls	r0, #1
  40833c:	4770      	bx	lr
  40833e:	4608      	mov	r0, r1
  408340:	4770      	bx	lr
  408342:	0000      	movs	r0, r0
  408344:	2066706c 	.word	0x2066706c
  408348:	74696e69 	.word	0x74696e69
  40834c:	00000000 	.word	0x00000000
  408350:	682f2e2e 	.word	0x682f2e2e
  408354:	732f6c61 	.word	0x732f6c61
  408358:	682f6372 	.word	0x682f6372
  40835c:	615f6c61 	.word	0x615f6c61
  408360:	615f6364 	.word	0x615f6364
  408364:	636e7973 	.word	0x636e7973
  408368:	0000632e 	.word	0x0000632e
  40836c:	682f2e2e 	.word	0x682f2e2e
  408370:	732f6c61 	.word	0x732f6c61
  408374:	682f6372 	.word	0x682f6372
  408378:	695f6c61 	.word	0x695f6c61
  40837c:	00632e6f 	.word	0x00632e6f
  408380:	682f2e2e 	.word	0x682f2e2e
  408384:	732f6c61 	.word	0x732f6c61
  408388:	682f6372 	.word	0x682f6372
  40838c:	705f6c61 	.word	0x705f6c61
  408390:	632e6d77 	.word	0x632e6d77
  408394:	00000000 	.word	0x00000000
  408398:	682f2e2e 	.word	0x682f2e2e
  40839c:	732f6c61 	.word	0x732f6c61
  4083a0:	682f6372 	.word	0x682f6372
  4083a4:	745f6c61 	.word	0x745f6c61
  4083a8:	72656d69 	.word	0x72656d69
  4083ac:	0000632e 	.word	0x0000632e
  4083b0:	682f2e2e 	.word	0x682f2e2e
  4083b4:	732f6c61 	.word	0x732f6c61
  4083b8:	682f6372 	.word	0x682f6372
  4083bc:	755f6c61 	.word	0x755f6c61
  4083c0:	74726173 	.word	0x74726173
  4083c4:	6e79735f 	.word	0x6e79735f
  4083c8:	00632e63 	.word	0x00632e63
  4083cc:	682f2e2e 	.word	0x682f2e2e
  4083d0:	752f6c61 	.word	0x752f6c61
  4083d4:	736c6974 	.word	0x736c6974
  4083d8:	6372732f 	.word	0x6372732f
  4083dc:	6974752f 	.word	0x6974752f
  4083e0:	6c5f736c 	.word	0x6c5f736c
  4083e4:	2e747369 	.word	0x2e747369
  4083e8:	00000063 	.word	0x00000063
  4083ec:	682f2e2e 	.word	0x682f2e2e
  4083f0:	752f6c61 	.word	0x752f6c61
  4083f4:	736c6974 	.word	0x736c6974
  4083f8:	6372732f 	.word	0x6372732f
  4083fc:	6974752f 	.word	0x6974752f
  408400:	725f736c 	.word	0x725f736c
  408404:	62676e69 	.word	0x62676e69
  408408:	65666675 	.word	0x65666675
  40840c:	00632e72 	.word	0x00632e72

00408410 <_afecs>:
  408410:	00000000 2f84080b 23000000 ffffffff     ......./...#....
  408420:	0000ffff 00000000 00000000 00000000     ................
  408430:	0000030c 00000000 00000000 00000000     ................
  408440:	00000000 00000200 00000200 00000200     ................
  408450:	00000200 00000200 00000200 00000200     ................
  408460:	00000200 00000200 00000200 00000200     ................
  408470:	00000200 00000001 2f84080b 23000000     .........../...#
  408480:	ffffffff 0000ffff 00000000 00000000     ................
  408490:	00000000 0000030c 00000000 00000000     ................
	...
  4084a8:	00000200 00000200 00000200 00000200     ................
  4084b8:	00000200 00000200 00000200 00000200     ................
  4084c8:	00000200 00000200 00000200 00000200     ................
  4084d8:	682f2e2e 612f6c70 2f636566 5f6c7068     ../hpl/afec/hpl_
  4084e8:	63656661 0000632e                       afec.c..

004084f0 <_ext_irq>:
  4084f0:	00000000 00000024 00000000 00000000     ....$...........
	...
  40850c:	00000001 00002000 00002000 00002000     ..... ... ... ..
  40851c:	00000000 00002000 00000000 00000003     ..... ..........
  40852c:	00080000 00000000 00000000 00000000     ................
	...

00408544 <_pio_irq_n>:
  408544:	100c0b0a 00000011 682f2e2e 702f6c70     ........../hpl/p
  408554:	682f6f69 705f6c70 655f6f69 632e7478     io/hpl_pio_ext.c
  408564:	00000000                                ....

00408568 <_pwms>:
  408568:	40020000 0000001f 00010005 00000001     ...@............
  408578:	00000001 000000ff 00000000 00000004     ................
	...
  408594:	00000002 004085f0 00000001 20400408     ......@.......@ 
  4085a4:	4005c000 0000003c 00010005 00000001     ...@<...........
  4085b4:	00000001 000000ff 00000000 00000004     ................
	...
  4085d0:	00000001 004085e0 00000001 204003fc     ......@.......@ 

004085e0 <_ch_cfg1>:
  4085e0:	00000000 0000010b 000003e8 00000200     ................

004085f0 <_ch_cfg0>:
  4085f0:	00000000 0000010b 000003e8 00000200     ................
  408600:	00000002 0000010b 000003e8 00000200     ................
  408610:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  408620:	632e6d77 00000000 682f2e2e 742f6c70     wm.c....../hpl/t
  408630:	70682f63 63745f6c 0000632e              c/hpl_tc.c..

0040863c <_usarts>:
  40863c:	00000001 001008c0 000100f4 682f2e2e     ............../h
  40864c:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  40865c:	632e7472 00000000                       rt.c....

00408664 <_cfgs>:
  408664:	23043001 00000000 24043001 00000000     .0.#.....0.$....
  408674:	00000040 00000000 00000040 00000000     @.......@.......
  408684:	00000040 00000000 00000040 00000000     @.......@.......
  408694:	00000040 00000000 00000040 00000000     @.......@.......
  4086a4:	00000040 00000000 00000040 00000000     @.......@.......
  4086b4:	00000040 00000000 00000040 00000000     @.......@.......
  4086c4:	00000040 00000000 00000040 00000000     @.......@.......
  4086d4:	00000040 00000000 00000040 00000000     @.......@.......
  4086e4:	00000040 00000000 00000040 00000000     @.......@.......
  4086f4:	00000040 00000000 00000040 00000000     @.......@.......
  408704:	00000040 00000000 00000040 00000000     @.......@.......
  408714:	00000040 00000000 00000040 00000000     @.......@.......
  408724:	7366666f 41207465 20662520 20422009     offset A %f . B 
  408734:	09206625 25204320 000a2066 66647361     %f . C %f ..asdf
  408744:	0000000a 74696e49 65746169 000a2064     ....Initiated ..
  408754:	72617453 676e6974 61204420 20736978     Starting D axis 
  408764:	67696c61 6e656d6e 000a2074 696e6946     alignment ..Fini
  408774:	64656873 61204420 20736978 67696c61     shed D axis alig
  408784:	6e656d6e 000a2074 74727173 00000000     nment ..sqrt....

00408794 <npio2_hw>:
  408794:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  4087a4:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  4087b4:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  4087c4:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  4087d4:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  4087e4:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  4087f4:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  408804:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00408814 <two_over_pi>:
  408814:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  408824:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  408834:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  408844:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  408854:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  408864:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  408874:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  408884:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  408894:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  4088a4:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  4088b4:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  4088c4:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  4088d4:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  4088e4:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  4088f4:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  408904:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  408914:	0060e27b 00c08c6b 00000000              {.`.k.......

00408920 <PIo2>:
  408920:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  408930:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  408940:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  408950:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

00408960 <init_jk>:
  408960:	00000002 00000003 00000004 00000006     ................

00408970 <_global_impure_ptr>:
  408970:	20400050 00464e49 00666e69 004e414e     P.@ INF.inf.NAN.
  408980:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  408990:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  4089a0:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  4089b0:	4e614e00 00000000                       .NaN....

004089b8 <__sf_fake_stderr>:
	...

004089d8 <__sf_fake_stdin>:
	...

004089f8 <__sf_fake_stdout>:
	...

00408a18 <__mprec_bigtens>:
  408a18:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408a28:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408a38:	7f73bf3c 75154fdd                       <.s..O.u

00408a40 <__mprec_tens>:
  408a40:	00000000 3ff00000 00000000 40240000     .......?......$@
  408a50:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408a60:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408a70:	00000000 412e8480 00000000 416312d0     .......A......cA
  408a80:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408a90:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408aa0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408ab0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408ac0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408ad0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408ae0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408af0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408b00:	79d99db4 44ea7843                       ...yCx.D

00408b08 <p05.6047>:
  408b08:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  408b18:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
  408b28:	5849534f 00002e00                                OSIX...

00408b2f <_ctype_>:
  408b2f:	20202000 20202020 28282020 20282828     .         ((((( 
  408b3f:	20202020 20202020 20202020 20202020                     
  408b4f:	10108820 10101010 10101010 10101010      ...............
  408b5f:	04040410 04040404 10040404 10101010     ................
  408b6f:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408b7f:	01010101 01010101 01010101 10101010     ................
  408b8f:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408b9f:	02020202 02020202 02020202 10101010     ................
  408baf:	00000020 00000000 00000000 00000000      ...............
	...

00408c30 <_init>:
  408c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c32:	bf00      	nop
  408c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408c36:	bc08      	pop	{r3}
  408c38:	469e      	mov	lr, r3
  408c3a:	4770      	bx	lr

00408c3c <__init_array_start>:
  408c3c:	0040018d 	.word	0x0040018d

00408c40 <_fini>:
  408c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c42:	bf00      	nop
  408c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408c46:	bc08      	pop	{r3}
  408c48:	469e      	mov	lr, r3
  408c4a:	4770      	bx	lr

00408c4c <__fini_array_start>:
  408c4c:	00400169 	.word	0x00400169
