# Generated by Yosys 0.34+43 (git sha1 d21c464ae, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 1077
attribute \src "tlul_slave_formal.sv:1.1-97.10"
attribute \hdlname "\\tlul_slave_formal"
attribute \dynports 1
attribute \keep 1
module $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal
  parameter \AW 4
  parameter \RS 4
  parameter \MAX 5'01010
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $0$formal$tlul_slave_formal.sv:33$58_CHECK[0:0]$214
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $0$formal$tlul_slave_formal.sv:33$58_EN[0:0]$215
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $0$formal$tlul_slave_formal.sv:34$60_CHECK[0:0]$216
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $0$formal$tlul_slave_formal.sv:35$62_CHECK[0:0]$218
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $0$formal$tlul_slave_formal.sv:36$64_CHECK[0:0]$220
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $0$formal$tlul_slave_formal.sv:43$66_CHECK[0:0]$87
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $0$formal$tlul_slave_formal.sv:44$67_CHECK[0:0]$89
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:50$68_CHECK[0:0]$110
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:51$69_CHECK[0:0]$112
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:52$70_CHECK[0:0]$114
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:53$71_CHECK[0:0]$116
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:54$72_CHECK[0:0]$118
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:55$73_CHECK[0:0]$120
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:56$74_CHECK[0:0]$122
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:57$75_CHECK[0:0]$124
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$formal$tlul_slave_formal.sv:58$76_CHECK[0:0]$126
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  wire $0$formal$tlul_slave_formal.sv:64$77_CHECK[0:0]$154
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  wire $0$formal$tlul_slave_formal.sv:64$77_EN[0:0]$155
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  wire $0$formal$tlul_slave_formal.sv:65$78_CHECK[0:0]$156
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  wire $0$formal$tlul_slave_formal.sv:66$79_CHECK[0:0]$158
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  wire $0$formal$tlul_slave_formal.sv:67$80_CHECK[0:0]$160
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  wire $0$formal$tlul_slave_formal.sv:68$81_CHECK[0:0]$162
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  wire $0$formal$tlul_slave_formal.sv:69$82_CHECK[0:0]$164
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  wire $0$formal$tlul_slave_formal.sv:70$83_CHECK[0:0]$166
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  wire $0$formal$tlul_slave_formal.sv:71$84_CHECK[0:0]$168
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  wire $0$past$tlul_slave_formal.sv:50$37$0[0:0]$100
  attribute \src "tlul_slave_formal.sv:76.5-96.8"
  wire width 5 $0\total_transactions[4:0]
  attribute \src "tlul_slave_formal.sv:86.43-86.66"
  wire width 5 $add$tlul_slave_formal.sv:86$188_Y
  attribute \src "tlul_slave_formal.sv:50.13-50.46"
  wire $and$tlul_slave_formal.sv:50$128_Y
  attribute \src "tlul_slave_formal.sv:50.13-50.68"
  wire $and$tlul_slave_formal.sv:50$130_Y
  attribute \src "tlul_slave_formal.sv:50.13-50.90"
  wire $and$tlul_slave_formal.sv:50$131_Y
  attribute \src "tlul_slave_formal.sv:64.13-64.46"
  wire $and$tlul_slave_formal.sv:64$170_Y
  attribute \src "tlul_slave_formal.sv:64.13-64.68"
  wire $and$tlul_slave_formal.sv:64$172_Y
  attribute \src "tlul_slave_formal.sv:64.13-64.90"
  wire $and$tlul_slave_formal.sv:64$173_Y
  attribute \src "tlul_slave_formal.sv:78.49-78.76"
  wire $and$tlul_slave_formal.sv:78$185_Y
  attribute \src "tlul_slave_formal.sv:78.20-78.47"
  wire $and$tlul_slave_formal.sv:78$186_Y
  wire $auto$opt_reduce.cc:134:opt_pmux$902
  attribute \src "tlul_slave_formal.sv:45.16-45.36"
  wire $eq$tlul_slave_formal.sv:45$92_Y
  attribute \src "tlul_slave_formal.sv:45.38-45.58"
  wire $eq$tlul_slave_formal.sv:45$93_Y
  attribute \src "tlul_slave_formal.sv:45.60-45.80"
  wire $eq$tlul_slave_formal.sv:45$95_Y
  attribute \src "tlul_slave_formal.sv:51.20-51.27"
  wire $eq$tlul_slave_formal.sv:51$132_Y
  attribute \src "tlul_slave_formal.sv:52.20-52.27"
  wire $eq$tlul_slave_formal.sv:52$133_Y
  attribute \src "tlul_slave_formal.sv:53.20-53.27"
  wire $eq$tlul_slave_formal.sv:53$134_Y
  attribute \src "tlul_slave_formal.sv:54.20-54.27"
  wire $eq$tlul_slave_formal.sv:54$135_Y
  attribute \src "tlul_slave_formal.sv:55.20-55.27"
  wire $eq$tlul_slave_formal.sv:55$136_Y
  attribute \src "tlul_slave_formal.sv:56.20-56.27"
  wire $eq$tlul_slave_formal.sv:56$137_Y
  attribute \src "tlul_slave_formal.sv:57.20-57.27"
  wire $eq$tlul_slave_formal.sv:57$138_Y
  attribute \src "tlul_slave_formal.sv:58.20-58.27"
  wire $eq$tlul_slave_formal.sv:58$139_Y
  attribute \src "tlul_slave_formal.sv:59.20-59.27"
  wire $eq$tlul_slave_formal.sv:59$140_Y
  attribute \src "tlul_slave_formal.sv:65.20-65.27"
  wire $eq$tlul_slave_formal.sv:65$174_Y
  attribute \src "tlul_slave_formal.sv:66.20-66.27"
  wire $eq$tlul_slave_formal.sv:66$175_Y
  attribute \src "tlul_slave_formal.sv:67.20-67.27"
  wire $eq$tlul_slave_formal.sv:67$176_Y
  attribute \src "tlul_slave_formal.sv:68.20-68.27"
  wire $eq$tlul_slave_formal.sv:68$177_Y
  attribute \src "tlul_slave_formal.sv:69.20-69.27"
  wire $eq$tlul_slave_formal.sv:69$178_Y
  attribute \src "tlul_slave_formal.sv:70.20-70.27"
  wire $eq$tlul_slave_formal.sv:70$179_Y
  attribute \src "tlul_slave_formal.sv:71.20-71.27"
  wire $eq$tlul_slave_formal.sv:71$180_Y
  attribute \src "tlul_slave_formal.sv:72.20-72.27"
  wire $eq$tlul_slave_formal.sv:72$181_Y
  attribute \init 1'0
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $formal$tlul_slave_formal.sv:64$77_EN
  attribute \src "tlul_slave_formal.sv:50.47-50.68"
  wire $logic_not$tlul_slave_formal.sv:50$129_Y
  attribute \src "tlul_slave_formal.sv:64.47-64.68"
  wire $logic_not$tlul_slave_formal.sv:64$171_Y
  attribute \src "tlul_slave_formal.sv:45.16-45.58"
  wire $logic_or$tlul_slave_formal.sv:45$94_Y
  attribute \init 1'0
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $past$tlul_slave_formal.sv:50$35$0
  attribute \init 1'0
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $past$tlul_slave_formal.sv:64$47$0
  attribute \init 1'0
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  wire $past$tlul_slave_formal.sv:64$49$0
  wire width 5 $procmux$663_Y
  wire $procmux$664_CMP
  wire $procmux$665_CMP
  wire $procmux$666_CMP
  wire $procmux$667_CMP
  attribute \src "tlul_slave_formal.sv:83.43-83.66"
  wire width 5 $sub$tlul_slave_formal.sv:83$187_Y
  attribute \hdlname "_witness_ anyinit_procdff_834"
  wire \_witness_.anyinit_procdff_834
  attribute \hdlname "_witness_ anyinit_procdff_836"
  wire width 32 \_witness_.anyinit_procdff_836
  attribute \hdlname "_witness_ anyinit_procdff_837"
  wire \_witness_.anyinit_procdff_837
  attribute \hdlname "_witness_ anyinit_procdff_838"
  wire width 3 \_witness_.anyinit_procdff_838
  attribute \hdlname "_witness_ anyinit_procdff_839"
  wire width 2 \_witness_.anyinit_procdff_839
  attribute \hdlname "_witness_ anyinit_procdff_840"
  wire width 4 \_witness_.anyinit_procdff_840
  attribute \hdlname "_witness_ anyinit_procdff_841"
  wire width 4 \_witness_.anyinit_procdff_841
  attribute \hdlname "_witness_ anyinit_procdff_842"
  wire \_witness_.anyinit_procdff_842
  attribute \hdlname "_witness_ anyinit_procdff_843"
  wire \_witness_.anyinit_procdff_843
  attribute \hdlname "_witness_ anyinit_procdff_844"
  wire \_witness_.anyinit_procdff_844
  attribute \hdlname "_witness_ anyinit_procdff_846"
  wire \_witness_.anyinit_procdff_846
  attribute \hdlname "_witness_ anyinit_procdff_848"
  wire \_witness_.anyinit_procdff_848
  attribute \hdlname "_witness_ anyinit_procdff_850"
  wire \_witness_.anyinit_procdff_850
  attribute \hdlname "_witness_ anyinit_procdff_852"
  wire \_witness_.anyinit_procdff_852
  attribute \hdlname "_witness_ anyinit_procdff_854"
  wire \_witness_.anyinit_procdff_854
  attribute \hdlname "_witness_ anyinit_procdff_856"
  wire \_witness_.anyinit_procdff_856
  attribute \hdlname "_witness_ anyinit_procdff_858"
  wire \_witness_.anyinit_procdff_858
  attribute \hdlname "_witness_ anyinit_procdff_861"
  wire \_witness_.anyinit_procdff_861
  attribute \hdlname "_witness_ anyinit_procdff_863"
  wire width 32 \_witness_.anyinit_procdff_863
  attribute \hdlname "_witness_ anyinit_procdff_864"
  wire width 4 \_witness_.anyinit_procdff_864
  attribute \hdlname "_witness_ anyinit_procdff_865"
  wire \_witness_.anyinit_procdff_865
  attribute \hdlname "_witness_ anyinit_procdff_866"
  wire width 4 \_witness_.anyinit_procdff_866
  attribute \hdlname "_witness_ anyinit_procdff_867"
  wire width 3 \_witness_.anyinit_procdff_867
  attribute \hdlname "_witness_ anyinit_procdff_868"
  wire width 3 \_witness_.anyinit_procdff_868
  attribute \hdlname "_witness_ anyinit_procdff_869"
  wire width 4 \_witness_.anyinit_procdff_869
  attribute \hdlname "_witness_ anyinit_procdff_870"
  wire width 4 \_witness_.anyinit_procdff_870
  attribute \hdlname "_witness_ anyinit_procdff_871"
  wire \_witness_.anyinit_procdff_871
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_929"
  wire width 5 \_witness_.anyseq_auto_setundef_cc_533_execute_929
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_931"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_931
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_933"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_933
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_935"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_935
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_937"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_937
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_939"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_939
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_941"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_941
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_943"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_943
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_945"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_945
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_947"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_947
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_949"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_949
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_951"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_951
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_953"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_953
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_955"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_955
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_957"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_957
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_959"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_959
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_961"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_961
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_963"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_963
  attribute \src "tlul_slave_formal.sv:27.47-27.73"
  wire width 5 output 22 \outstanding_transactions_o
  attribute \init 1'0
  attribute \src "tlul_slave_formal.sv:29.9-29.21"
  wire \past_valid_f
  attribute \src "tlul_slave_formal.sv:10.49-10.64"
  wire width 4 input 7 \slave_a_address
  attribute \src "tlul_slave_formal.sv:13.49-13.64"
  wire input 10 \slave_a_corrupt
  attribute \src "tlul_slave_formal.sv:12.49-12.61"
  wire width 32 input 9 \slave_a_data
  attribute \src "tlul_slave_formal.sv:11.49-11.61"
  wire width 4 input 8 \slave_a_mask
  attribute \src "tlul_slave_formal.sv:6.49-6.63"
  wire width 3 input 3 \slave_a_opcode
  attribute \src "tlul_slave_formal.sv:7.49-7.62"
  wire width 3 input 4 \slave_a_param
  attribute \src "tlul_slave_formal.sv:15.49-15.62"
  wire input 12 \slave_a_ready
  attribute \src "tlul_slave_formal.sv:8.49-8.61"
  wire width 4 input 5 \slave_a_size
  attribute \src "tlul_slave_formal.sv:9.49-9.63"
  wire width 4 input 6 \slave_a_source
  attribute \src "tlul_slave_formal.sv:14.49-14.62"
  wire input 11 \slave_a_valid
  attribute \keep 1
  attribute \replaced_by_gclk 1'1
  attribute \src "tlul_slave_formal.sv:2.49-2.62"
  wire input 1 \slave_clock_i
  attribute \src "tlul_slave_formal.sv:23.49-23.64"
  wire input 19 \slave_d_corrupt
  attribute \src "tlul_slave_formal.sv:22.49-22.61"
  wire width 32 input 18 \slave_d_data
  attribute \src "tlul_slave_formal.sv:21.49-21.63"
  wire input 17 \slave_d_denied
  attribute \src "tlul_slave_formal.sv:17.49-17.63"
  wire width 3 input 13 \slave_d_opcode
  attribute \src "tlul_slave_formal.sv:18.49-18.62"
  wire width 2 input 14 \slave_d_param
  attribute \src "tlul_slave_formal.sv:25.49-25.62"
  wire input 21 \slave_d_ready
  attribute \src "tlul_slave_formal.sv:19.49-19.61"
  wire width 4 input 15 \slave_d_size
  attribute \src "tlul_slave_formal.sv:20.49-20.63"
  wire width 4 input 16 \slave_d_source
  attribute \src "tlul_slave_formal.sv:24.49-24.62"
  wire input 20 \slave_d_valid
  attribute \src "tlul_slave_formal.sv:3.49-3.62"
  wire input 2 \slave_reset_i
  attribute \src "tlul_slave_formal.sv:30.16-30.34"
  wire width 5 \total_transactions
  attribute \src "tlul_slave_formal.sv:86.43-86.66"
  cell $add $add$tlul_slave_formal.sv:86$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \total_transactions
    connect \B 1'1
    connect \Y $add$tlul_slave_formal.sv:86$188_Y
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.46"
  cell $and $and$tlul_slave_formal.sv:50$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \past_valid_f
    connect \B $past$tlul_slave_formal.sv:50$35$0
    connect \Y $and$tlul_slave_formal.sv:50$128_Y
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.68"
  cell $and $and$tlul_slave_formal.sv:50$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$tlul_slave_formal.sv:50$128_Y
    connect \B $logic_not$tlul_slave_formal.sv:50$129_Y
    connect \Y $and$tlul_slave_formal.sv:50$130_Y
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90"
  cell $and $and$tlul_slave_formal.sv:50$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$tlul_slave_formal.sv:50$130_Y
    connect \B $past$tlul_slave_formal.sv:64$49$0
    connect \Y $and$tlul_slave_formal.sv:50$131_Y
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.46"
  cell $and $and$tlul_slave_formal.sv:64$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \past_valid_f
    connect \B $past$tlul_slave_formal.sv:64$47$0
    connect \Y $and$tlul_slave_formal.sv:64$170_Y
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.68"
  cell $and $and$tlul_slave_formal.sv:64$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$tlul_slave_formal.sv:64$170_Y
    connect \B $logic_not$tlul_slave_formal.sv:64$171_Y
    connect \Y $and$tlul_slave_formal.sv:64$172_Y
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90"
  cell $and $and$tlul_slave_formal.sv:64$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$tlul_slave_formal.sv:64$172_Y
    connect \B $past$tlul_slave_formal.sv:64$49$0
    connect \Y $and$tlul_slave_formal.sv:64$173_Y
  end
  attribute \src "tlul_slave_formal.sv:78.49-78.76"
  cell $and $and$tlul_slave_formal.sv:78$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slave_d_ready
    connect \B \slave_d_valid
    connect \Y $and$tlul_slave_formal.sv:78$185_Y
  end
  attribute \src "tlul_slave_formal.sv:78.20-78.47"
  cell $and $and$tlul_slave_formal.sv:78$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slave_a_valid
    connect \B \slave_a_ready
    connect \Y $and$tlul_slave_formal.sv:78$186_Y
  end
  attribute \src "tlul_slave_formal.sv:64.97-65.42"
  cell $assert $assert$tlul_slave_formal.sv:64$204
    connect \A \_witness_.anyinit_procdff_844
    connect \EN $formal$tlul_slave_formal.sv:64$77_EN
  end
  attribute \src "tlul_slave_formal.sv:65.43-66.45"
  cell $assert $assert$tlul_slave_formal.sv:65$205
    connect \A \_witness_.anyinit_procdff_846
    connect \EN $formal$tlul_slave_formal.sv:64$77_EN
  end
  attribute \src "tlul_slave_formal.sv:66.46-67.44"
  cell $assert $assert$tlul_slave_formal.sv:66$206
    connect \A \_witness_.anyinit_procdff_848
    connect \EN $formal$tlul_slave_formal.sv:64$77_EN
  end
  attribute \src "tlul_slave_formal.sv:67.45-68.43"
  cell $assert $assert$tlul_slave_formal.sv:67$207
    connect \A \_witness_.anyinit_procdff_850
    connect \EN $formal$tlul_slave_formal.sv:64$77_EN
  end
  attribute \src "tlul_slave_formal.sv:68.44-69.42"
  cell $assert $assert$tlul_slave_formal.sv:68$208
    connect \A \_witness_.anyinit_procdff_852
    connect \EN $formal$tlul_slave_formal.sv:64$77_EN
  end
  attribute \src "tlul_slave_formal.sv:69.43-70.44"
  cell $assert $assert$tlul_slave_formal.sv:69$209
    connect \A \_witness_.anyinit_procdff_854
    connect \EN $formal$tlul_slave_formal.sv:64$77_EN
  end
  attribute \src "tlul_slave_formal.sv:70.45-71.44"
  cell $assert $assert$tlul_slave_formal.sv:70$210
    connect \A \_witness_.anyinit_procdff_856
    connect \EN $formal$tlul_slave_formal.sv:64$77_EN
  end
  attribute \src "tlul_slave_formal.sv:71.45-72.43"
  cell $assert $assert$tlul_slave_formal.sv:71$211
    connect \A \_witness_.anyinit_procdff_858
    connect \EN $formal$tlul_slave_formal.sv:64$77_EN
  end
  attribute \src "tlul_slave_formal.sv:33.18-34.40"
  cell $assume $assume$tlul_slave_formal.sv:33$189
    connect \A $0$formal$tlul_slave_formal.sv:33$58_CHECK[0:0]$214
    connect \EN $0$formal$tlul_slave_formal.sv:33$58_EN[0:0]$215
  end
  attribute \src "tlul_slave_formal.sv:34.41-35.33"
  cell $assume $assume$tlul_slave_formal.sv:34$190
    connect \A $0$formal$tlul_slave_formal.sv:34$60_CHECK[0:0]$216
    connect \EN $0$formal$tlul_slave_formal.sv:33$58_EN[0:0]$215
  end
  attribute \src "tlul_slave_formal.sv:35.34-36.34"
  cell $assume $assume$tlul_slave_formal.sv:35$191
    connect \A $0$formal$tlul_slave_formal.sv:35$62_CHECK[0:0]$218
    connect \EN $0$formal$tlul_slave_formal.sv:33$58_EN[0:0]$215
  end
  attribute \src "tlul_slave_formal.sv:36.35-37.33"
  cell $assume $assume$tlul_slave_formal.sv:36$192
    connect \A $0$formal$tlul_slave_formal.sv:36$64_CHECK[0:0]$220
    connect \EN $0$formal$tlul_slave_formal.sv:33$58_EN[0:0]$215
  end
  attribute \src "tlul_slave_formal.sv:43.22-44.35"
  cell $assume $assume$tlul_slave_formal.sv:43$193
    connect \A $0$formal$tlul_slave_formal.sv:43$66_CHECK[0:0]$87
    connect \EN 1'1
  end
  attribute \src "tlul_slave_formal.sv:44.36-45.81"
  cell $assume $assume$tlul_slave_formal.sv:44$194
    connect \A $0$formal$tlul_slave_formal.sv:44$67_CHECK[0:0]$89
    connect \EN 1'1
  end
  attribute \src "tlul_slave_formal.sv:50.97-51.42"
  cell $assume $assume$tlul_slave_formal.sv:50$195
    connect \A $0$formal$tlul_slave_formal.sv:50$68_CHECK[0:0]$110
    connect \EN $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  attribute \src "tlul_slave_formal.sv:51.43-52.45"
  cell $assume $assume$tlul_slave_formal.sv:51$196
    connect \A $0$formal$tlul_slave_formal.sv:51$69_CHECK[0:0]$112
    connect \EN $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  attribute \src "tlul_slave_formal.sv:52.46-53.45"
  cell $assume $assume$tlul_slave_formal.sv:52$197
    connect \A $0$formal$tlul_slave_formal.sv:52$70_CHECK[0:0]$114
    connect \EN $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  attribute \src "tlul_slave_formal.sv:53.46-54.42"
  cell $assume $assume$tlul_slave_formal.sv:53$198
    connect \A $0$formal$tlul_slave_formal.sv:53$71_CHECK[0:0]$116
    connect \EN $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  attribute \src "tlul_slave_formal.sv:54.43-55.44"
  cell $assume $assume$tlul_slave_formal.sv:54$199
    connect \A $0$formal$tlul_slave_formal.sv:54$72_CHECK[0:0]$118
    connect \EN $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  attribute \src "tlul_slave_formal.sv:55.45-56.43"
  cell $assume $assume$tlul_slave_formal.sv:55$200
    connect \A $0$formal$tlul_slave_formal.sv:55$73_CHECK[0:0]$120
    connect \EN $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  attribute \src "tlul_slave_formal.sv:56.44-57.42"
  cell $assume $assume$tlul_slave_formal.sv:56$201
    connect \A $0$formal$tlul_slave_formal.sv:56$74_CHECK[0:0]$122
    connect \EN $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  attribute \src "tlul_slave_formal.sv:57.43-58.44"
  cell $assume $assume$tlul_slave_formal.sv:57$202
    connect \A $0$formal$tlul_slave_formal.sv:57$75_CHECK[0:0]$124
    connect \EN $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  attribute \src "tlul_slave_formal.sv:58.45-59.43"
  cell $assume $assume$tlul_slave_formal.sv:58$203
    connect \A $0$formal$tlul_slave_formal.sv:58$76_CHECK[0:0]$126
    connect \EN $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$901
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$667_CMP $procmux$664_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$902
  end
  cell $anyseq $auto$setundef.cc:533:execute$929
    parameter \WIDTH 5
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_929
  end
  cell $anyseq $auto$setundef.cc:533:execute$931
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_931
  end
  cell $anyseq $auto$setundef.cc:533:execute$933
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_933
  end
  cell $anyseq $auto$setundef.cc:533:execute$935
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_935
  end
  cell $anyseq $auto$setundef.cc:533:execute$937
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_937
  end
  cell $anyseq $auto$setundef.cc:533:execute$939
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_939
  end
  cell $anyseq $auto$setundef.cc:533:execute$941
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_941
  end
  cell $anyseq $auto$setundef.cc:533:execute$943
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_943
  end
  cell $anyseq $auto$setundef.cc:533:execute$945
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_945
  end
  cell $anyseq $auto$setundef.cc:533:execute$947
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_947
  end
  cell $anyseq $auto$setundef.cc:533:execute$949
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_949
  end
  cell $anyseq $auto$setundef.cc:533:execute$951
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_951
  end
  cell $anyseq $auto$setundef.cc:533:execute$953
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_953
  end
  cell $anyseq $auto$setundef.cc:533:execute$955
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_955
  end
  cell $anyseq $auto$setundef.cc:533:execute$957
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_957
  end
  cell $anyseq $auto$setundef.cc:533:execute$959
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_959
  end
  cell $anyseq $auto$setundef.cc:533:execute$961
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_961
  end
  cell $anyseq $auto$setundef.cc:533:execute$963
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_963
  end
  attribute \src "tlul_slave_formal.sv:34.16-34.39"
  cell $logic_not $eq$tlul_slave_formal.sv:34$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \total_transactions
    connect \Y $0$formal$tlul_slave_formal.sv:33$58_CHECK[0:0]$214
  end
  attribute \src "tlul_slave_formal.sv:35.16-35.32"
  cell $not $eq$tlul_slave_formal.sv:35$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slave_d_valid
    connect \Y $0$formal$tlul_slave_formal.sv:34$60_CHECK[0:0]$216
  end
  attribute \src "tlul_slave_formal.sv:36.16-36.33"
  cell $not $eq$tlul_slave_formal.sv:36$224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slave_d_denied
    connect \Y $0$formal$tlul_slave_formal.sv:35$62_CHECK[0:0]$218
  end
  attribute \src "tlul_slave_formal.sv:37.16-37.32"
  cell $not $eq$tlul_slave_formal.sv:37$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slave_a_valid
    connect \Y $0$formal$tlul_slave_formal.sv:36$64_CHECK[0:0]$220
  end
  attribute \src "tlul_slave_formal.sv:45.16-45.36"
  cell $eq $eq$tlul_slave_formal.sv:45$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \slave_a_opcode
    connect \B 3'100
    connect \Y $eq$tlul_slave_formal.sv:45$92_Y
  end
  attribute \src "tlul_slave_formal.sv:45.38-45.58"
  cell $eq $eq$tlul_slave_formal.sv:45$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slave_a_opcode
    connect \B 1'1
    connect \Y $eq$tlul_slave_formal.sv:45$93_Y
  end
  attribute \src "tlul_slave_formal.sv:45.60-45.80"
  cell $logic_not $eq$tlul_slave_formal.sv:45$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \slave_a_opcode
    connect \Y $eq$tlul_slave_formal.sv:45$95_Y
  end
  attribute \src "tlul_slave_formal.sv:51.20-51.27"
  cell $eq $eq$tlul_slave_formal.sv:51$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_863
    connect \B \slave_a_data
    connect \Y $eq$tlul_slave_formal.sv:51$132_Y
  end
  attribute \src "tlul_slave_formal.sv:52.20-52.27"
  cell $eq $eq$tlul_slave_formal.sv:52$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_864
    connect \B \slave_a_address
    connect \Y $eq$tlul_slave_formal.sv:52$133_Y
  end
  attribute \src "tlul_slave_formal.sv:53.20-53.27"
  cell $eq $eq$tlul_slave_formal.sv:53$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_865
    connect \B \slave_a_corrupt
    connect \Y $eq$tlul_slave_formal.sv:53$134_Y
  end
  attribute \src "tlul_slave_formal.sv:54.20-54.27"
  cell $eq $eq$tlul_slave_formal.sv:54$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_866
    connect \B \slave_a_mask
    connect \Y $eq$tlul_slave_formal.sv:54$135_Y
  end
  attribute \src "tlul_slave_formal.sv:55.20-55.27"
  cell $eq $eq$tlul_slave_formal.sv:55$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_867
    connect \B \slave_a_opcode
    connect \Y $eq$tlul_slave_formal.sv:55$136_Y
  end
  attribute \src "tlul_slave_formal.sv:56.20-56.27"
  cell $eq $eq$tlul_slave_formal.sv:56$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_868
    connect \B \slave_a_param
    connect \Y $eq$tlul_slave_formal.sv:56$137_Y
  end
  attribute \src "tlul_slave_formal.sv:57.20-57.27"
  cell $eq $eq$tlul_slave_formal.sv:57$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_869
    connect \B \slave_a_size
    connect \Y $eq$tlul_slave_formal.sv:57$138_Y
  end
  attribute \src "tlul_slave_formal.sv:58.20-58.27"
  cell $eq $eq$tlul_slave_formal.sv:58$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_870
    connect \B \slave_a_source
    connect \Y $eq$tlul_slave_formal.sv:58$139_Y
  end
  attribute \src "tlul_slave_formal.sv:59.20-59.27"
  cell $eq $eq$tlul_slave_formal.sv:59$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_871
    connect \B \slave_a_valid
    connect \Y $eq$tlul_slave_formal.sv:59$140_Y
  end
  attribute \src "tlul_slave_formal.sv:65.20-65.27"
  cell $eq $eq$tlul_slave_formal.sv:65$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_836
    connect \B \slave_d_data
    connect \Y $eq$tlul_slave_formal.sv:65$174_Y
  end
  attribute \src "tlul_slave_formal.sv:66.20-66.27"
  cell $eq $eq$tlul_slave_formal.sv:66$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_837
    connect \B \slave_d_corrupt
    connect \Y $eq$tlul_slave_formal.sv:66$175_Y
  end
  attribute \src "tlul_slave_formal.sv:67.20-67.27"
  cell $eq $eq$tlul_slave_formal.sv:67$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_838
    connect \B \slave_d_opcode
    connect \Y $eq$tlul_slave_formal.sv:67$176_Y
  end
  attribute \src "tlul_slave_formal.sv:68.20-68.27"
  cell $eq $eq$tlul_slave_formal.sv:68$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_839
    connect \B \slave_d_param
    connect \Y $eq$tlul_slave_formal.sv:68$177_Y
  end
  attribute \src "tlul_slave_formal.sv:69.20-69.27"
  cell $eq $eq$tlul_slave_formal.sv:69$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_840
    connect \B \slave_d_size
    connect \Y $eq$tlul_slave_formal.sv:69$178_Y
  end
  attribute \src "tlul_slave_formal.sv:70.20-70.27"
  cell $eq $eq$tlul_slave_formal.sv:70$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_841
    connect \B \slave_d_source
    connect \Y $eq$tlul_slave_formal.sv:70$179_Y
  end
  attribute \src "tlul_slave_formal.sv:71.20-71.27"
  cell $eq $eq$tlul_slave_formal.sv:71$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_842
    connect \B \slave_d_denied
    connect \Y $eq$tlul_slave_formal.sv:71$180_Y
  end
  attribute \src "tlul_slave_formal.sv:72.20-72.27"
  cell $eq $eq$tlul_slave_formal.sv:72$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_843
    connect \B \slave_d_valid
    connect \Y $eq$tlul_slave_formal.sv:72$181_Y
  end
  attribute \module_not_derived 1
  attribute \src "tlul_slave_formal.sv:0.0-0.0"
  cell $initstate $initstate$59
    connect \Y $0$formal$tlul_slave_formal.sv:33$58_EN[0:0]$215
  end
  attribute \src "tlul_slave_formal.sv:44.16-44.34"
  cell $le $le$tlul_slave_formal.sv:44$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \slave_a_size
    connect \B 2'10
    connect \Y $0$formal$tlul_slave_formal.sv:43$66_CHECK[0:0]$87
  end
  attribute \src "tlul_slave_formal.sv:50.47-50.68"
  cell $logic_not $logic_not$tlul_slave_formal.sv:50$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_861
    connect \Y $logic_not$tlul_slave_formal.sv:50$129_Y
  end
  attribute \src "tlul_slave_formal.sv:50.75-50.89"
  cell $logic_not $logic_not$tlul_slave_formal.sv:50$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slave_reset_i
    connect \Y $0$past$tlul_slave_formal.sv:50$37$0[0:0]$100
  end
  attribute \src "tlul_slave_formal.sv:64.47-64.68"
  cell $logic_not $logic_not$tlul_slave_formal.sv:64$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_witness_.anyinit_procdff_834
    connect \Y $logic_not$tlul_slave_formal.sv:64$171_Y
  end
  attribute \src "tlul_slave_formal.sv:45.16-45.58"
  cell $logic_or $logic_or$tlul_slave_formal.sv:45$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$tlul_slave_formal.sv:45$92_Y
    connect \B $eq$tlul_slave_formal.sv:45$93_Y
    connect \Y $logic_or$tlul_slave_formal.sv:45$94_Y
  end
  attribute \src "tlul_slave_formal.sv:45.16-45.80"
  cell $logic_or $logic_or$tlul_slave_formal.sv:45$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$tlul_slave_formal.sv:45$94_Y
    connect \B $eq$tlul_slave_formal.sv:45$95_Y
    connect \Y $0$formal$tlul_slave_formal.sv:44$67_CHECK[0:0]$89
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:76.5-96.8"
  cell $anyinit $procdff$832
    parameter \WIDTH 5
    connect \D $0\total_transactions[4:0]
    connect \Q \total_transactions
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $ff $procdff$833
    parameter \WIDTH 1
    connect \D \slave_d_valid
    connect \Q $past$tlul_slave_formal.sv:64$47$0
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$834
    parameter \WIDTH 1
    connect \D \slave_d_ready
    connect \Q \_witness_.anyinit_procdff_834
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $ff $procdff$835
    parameter \WIDTH 1
    connect \D $0$past$tlul_slave_formal.sv:50$37$0[0:0]$100
    connect \Q $past$tlul_slave_formal.sv:64$49$0
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$836
    parameter \WIDTH 32
    connect \D \slave_d_data
    connect \Q \_witness_.anyinit_procdff_836
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$837
    parameter \WIDTH 1
    connect \D \slave_d_corrupt
    connect \Q \_witness_.anyinit_procdff_837
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$838
    parameter \WIDTH 3
    connect \D \slave_d_opcode
    connect \Q \_witness_.anyinit_procdff_838
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$839
    parameter \WIDTH 2
    connect \D \slave_d_param
    connect \Q \_witness_.anyinit_procdff_839
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$840
    parameter \WIDTH 4
    connect \D \slave_d_size
    connect \Q \_witness_.anyinit_procdff_840
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$841
    parameter \WIDTH 4
    connect \D \slave_d_source
    connect \Q \_witness_.anyinit_procdff_841
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$842
    parameter \WIDTH 1
    connect \D \slave_d_denied
    connect \Q \_witness_.anyinit_procdff_842
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$843
    parameter \WIDTH 1
    connect \D \slave_d_valid
    connect \Q \_witness_.anyinit_procdff_843
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$844
    parameter \WIDTH 1
    connect \D $0$formal$tlul_slave_formal.sv:64$77_CHECK[0:0]$154
    connect \Q \_witness_.anyinit_procdff_844
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $ff $procdff$845
    parameter \WIDTH 1
    connect \D $0$formal$tlul_slave_formal.sv:64$77_EN[0:0]$155
    connect \Q $formal$tlul_slave_formal.sv:64$77_EN
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$846
    parameter \WIDTH 1
    connect \D $0$formal$tlul_slave_formal.sv:65$78_CHECK[0:0]$156
    connect \Q \_witness_.anyinit_procdff_846
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$848
    parameter \WIDTH 1
    connect \D $0$formal$tlul_slave_formal.sv:66$79_CHECK[0:0]$158
    connect \Q \_witness_.anyinit_procdff_848
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$850
    parameter \WIDTH 1
    connect \D $0$formal$tlul_slave_formal.sv:67$80_CHECK[0:0]$160
    connect \Q \_witness_.anyinit_procdff_850
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$852
    parameter \WIDTH 1
    connect \D $0$formal$tlul_slave_formal.sv:68$81_CHECK[0:0]$162
    connect \Q \_witness_.anyinit_procdff_852
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$854
    parameter \WIDTH 1
    connect \D $0$formal$tlul_slave_formal.sv:69$82_CHECK[0:0]$164
    connect \Q \_witness_.anyinit_procdff_854
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$856
    parameter \WIDTH 1
    connect \D $0$formal$tlul_slave_formal.sv:70$83_CHECK[0:0]$166
    connect \Q \_witness_.anyinit_procdff_856
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:63.5-74.8"
  cell $anyinit $procdff$858
    parameter \WIDTH 1
    connect \D $0$formal$tlul_slave_formal.sv:71$84_CHECK[0:0]$168
    connect \Q \_witness_.anyinit_procdff_858
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $ff $procdff$860
    parameter \WIDTH 1
    connect \D \slave_a_valid
    connect \Q $past$tlul_slave_formal.sv:50$35$0
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$861
    parameter \WIDTH 1
    connect \D \slave_a_ready
    connect \Q \_witness_.anyinit_procdff_861
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$863
    parameter \WIDTH 32
    connect \D \slave_a_data
    connect \Q \_witness_.anyinit_procdff_863
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$864
    parameter \WIDTH 4
    connect \D \slave_a_address
    connect \Q \_witness_.anyinit_procdff_864
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$865
    parameter \WIDTH 1
    connect \D \slave_a_corrupt
    connect \Q \_witness_.anyinit_procdff_865
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$866
    parameter \WIDTH 4
    connect \D \slave_a_mask
    connect \Q \_witness_.anyinit_procdff_866
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$867
    parameter \WIDTH 3
    connect \D \slave_a_opcode
    connect \Q \_witness_.anyinit_procdff_867
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$868
    parameter \WIDTH 3
    connect \D \slave_a_param
    connect \Q \_witness_.anyinit_procdff_868
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$869
    parameter \WIDTH 4
    connect \D \slave_a_size
    connect \Q \_witness_.anyinit_procdff_869
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$870
    parameter \WIDTH 4
    connect \D \slave_a_source
    connect \Q \_witness_.anyinit_procdff_870
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:49.5-61.8"
  cell $anyinit $procdff$871
    parameter \WIDTH 1
    connect \D \slave_a_valid
    connect \Q \_witness_.anyinit_procdff_871
  end
  attribute \always_ff 1
  attribute \src "tlul_slave_formal.sv:39.5-41.8"
  cell $ff $procdff$890
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \past_valid_f
  end
  attribute \full_case 1
  attribute \src "tlul_slave_formal.sv:0.0-0.0|tlul_slave_formal.sv:78.13-91.20"
  cell $pmux $procmux$663
    parameter \S_WIDTH 3
    parameter \WIDTH 5
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_929
    connect \B { $sub$tlul_slave_formal.sv:83$187_Y $add$tlul_slave_formal.sv:86$188_Y \total_transactions }
    connect \S { $procmux$666_CMP $procmux$665_CMP $auto$opt_reduce.cc:134:opt_pmux$902 }
    connect \Y $procmux$663_Y
  end
  attribute \full_case 1
  attribute \src "tlul_slave_formal.sv:0.0-0.0|tlul_slave_formal.sv:78.13-91.20"
  cell $eq $procmux$664_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $and$tlul_slave_formal.sv:78$186_Y $and$tlul_slave_formal.sv:78$185_Y }
    connect \B 2'11
    connect \Y $procmux$664_CMP
  end
  attribute \full_case 1
  attribute \src "tlul_slave_formal.sv:0.0-0.0|tlul_slave_formal.sv:78.13-91.20"
  cell $eq $procmux$665_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $and$tlul_slave_formal.sv:78$186_Y $and$tlul_slave_formal.sv:78$185_Y }
    connect \B 2'10
    connect \Y $procmux$665_CMP
  end
  attribute \full_case 1
  attribute \src "tlul_slave_formal.sv:0.0-0.0|tlul_slave_formal.sv:78.13-91.20"
  cell $eq $procmux$666_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { $and$tlul_slave_formal.sv:78$186_Y $and$tlul_slave_formal.sv:78$185_Y }
    connect \B 1'1
    connect \Y $procmux$666_CMP
  end
  attribute \full_case 1
  attribute \src "tlul_slave_formal.sv:0.0-0.0|tlul_slave_formal.sv:78.13-91.20"
  cell $logic_not $procmux$667_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $and$tlul_slave_formal.sv:78$186_Y $and$tlul_slave_formal.sv:78$185_Y }
    connect \Y $procmux$667_CMP
  end
  attribute \full_case 1
  attribute \src "tlul_slave_formal.sv:77.13-77.27|tlul_slave_formal.sv:77.9-94.12"
  cell $mux $procmux$668
    parameter \WIDTH 5
    connect \A $procmux$663_Y
    connect \B 5'00000
    connect \S \slave_reset_i
    connect \Y $0\total_transactions[4:0]
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90|tlul_slave_formal.sv:64.9-73.12"
  cell $mux $procmux$670
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $and$tlul_slave_formal.sv:64$173_Y
    connect \Y $0$formal$tlul_slave_formal.sv:64$77_EN[0:0]$155
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90|tlul_slave_formal.sv:64.9-73.12"
  cell $mux $procmux$672
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_931
    connect \B $eq$tlul_slave_formal.sv:65$174_Y
    connect \S $and$tlul_slave_formal.sv:64$173_Y
    connect \Y $0$formal$tlul_slave_formal.sv:64$77_CHECK[0:0]$154
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90|tlul_slave_formal.sv:64.9-73.12"
  cell $mux $procmux$676
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_933
    connect \B $eq$tlul_slave_formal.sv:66$175_Y
    connect \S $and$tlul_slave_formal.sv:64$173_Y
    connect \Y $0$formal$tlul_slave_formal.sv:65$78_CHECK[0:0]$156
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90|tlul_slave_formal.sv:64.9-73.12"
  cell $mux $procmux$680
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_935
    connect \B $eq$tlul_slave_formal.sv:67$176_Y
    connect \S $and$tlul_slave_formal.sv:64$173_Y
    connect \Y $0$formal$tlul_slave_formal.sv:66$79_CHECK[0:0]$158
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90|tlul_slave_formal.sv:64.9-73.12"
  cell $mux $procmux$684
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_937
    connect \B $eq$tlul_slave_formal.sv:68$177_Y
    connect \S $and$tlul_slave_formal.sv:64$173_Y
    connect \Y $0$formal$tlul_slave_formal.sv:67$80_CHECK[0:0]$160
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90|tlul_slave_formal.sv:64.9-73.12"
  cell $mux $procmux$688
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_939
    connect \B $eq$tlul_slave_formal.sv:69$178_Y
    connect \S $and$tlul_slave_formal.sv:64$173_Y
    connect \Y $0$formal$tlul_slave_formal.sv:68$81_CHECK[0:0]$162
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90|tlul_slave_formal.sv:64.9-73.12"
  cell $mux $procmux$692
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_941
    connect \B $eq$tlul_slave_formal.sv:70$179_Y
    connect \S $and$tlul_slave_formal.sv:64$173_Y
    connect \Y $0$formal$tlul_slave_formal.sv:69$82_CHECK[0:0]$164
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90|tlul_slave_formal.sv:64.9-73.12"
  cell $mux $procmux$696
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_943
    connect \B $eq$tlul_slave_formal.sv:71$180_Y
    connect \S $and$tlul_slave_formal.sv:64$173_Y
    connect \Y $0$formal$tlul_slave_formal.sv:70$83_CHECK[0:0]$166
  end
  attribute \src "tlul_slave_formal.sv:64.13-64.90|tlul_slave_formal.sv:64.9-73.12"
  cell $mux $procmux$700
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_945
    connect \B $eq$tlul_slave_formal.sv:72$181_Y
    connect \S $and$tlul_slave_formal.sv:64$173_Y
    connect \Y $0$formal$tlul_slave_formal.sv:71$84_CHECK[0:0]$168
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$702
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:50$68_EN[0:0]$111
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$704
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_947
    connect \B $eq$tlul_slave_formal.sv:51$132_Y
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:50$68_CHECK[0:0]$110
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$708
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_949
    connect \B $eq$tlul_slave_formal.sv:52$133_Y
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:51$69_CHECK[0:0]$112
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$712
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_951
    connect \B $eq$tlul_slave_formal.sv:53$134_Y
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:52$70_CHECK[0:0]$114
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$716
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_953
    connect \B $eq$tlul_slave_formal.sv:54$135_Y
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:53$71_CHECK[0:0]$116
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$720
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_955
    connect \B $eq$tlul_slave_formal.sv:55$136_Y
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:54$72_CHECK[0:0]$118
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$724
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_957
    connect \B $eq$tlul_slave_formal.sv:56$137_Y
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:55$73_CHECK[0:0]$120
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$728
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_959
    connect \B $eq$tlul_slave_formal.sv:57$138_Y
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:56$74_CHECK[0:0]$122
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$732
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_961
    connect \B $eq$tlul_slave_formal.sv:58$139_Y
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:57$75_CHECK[0:0]$124
  end
  attribute \src "tlul_slave_formal.sv:50.13-50.90|tlul_slave_formal.sv:50.9-60.12"
  cell $mux $procmux$736
    parameter \WIDTH 1
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_963
    connect \B $eq$tlul_slave_formal.sv:59$140_Y
    connect \S $and$tlul_slave_formal.sv:50$131_Y
    connect \Y $0$formal$tlul_slave_formal.sv:58$76_CHECK[0:0]$126
  end
  attribute \src "tlul_slave_formal.sv:83.43-83.66"
  cell $sub $sub$tlul_slave_formal.sv:83$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \total_transactions
    connect \B 1'1
    connect \Y $sub$tlul_slave_formal.sv:83$187_Y
  end
  connect \outstanding_transactions_o \total_transactions
end
attribute \src "sfifo.sv:2.1-112.18"
attribute \hdlname "\\sfifo"
attribute \dynports 1
module $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo
  parameter \FW 32
  parameter \DW 8
  attribute \src "sfifo.sv:50.5-56.8"
  wire width 5 $0$memwr$\fifo$sfifo.sv:52$307_ADDR[4:0]$325
  attribute \src "sfifo.sv:50.5-56.8"
  wire width 8 $0$memwr$\fifo$sfifo.sv:52$307_DATA[7:0]$326
  attribute \src "sfifo.sv:50.5-56.8"
  wire width 8 $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327
  attribute \src "sfifo.sv:50.5-56.8"
  wire $0\overflow[0:0]
  attribute \src "sfifo.sv:37.5-48.8"
  wire width 6 $0\read_ptr[5:0]
  attribute \src "sfifo.sv:50.5-56.8"
  wire $0\underflow[0:0]
  attribute \src "sfifo.sv:37.5-48.8"
  wire width 6 $0\write_ptr[5:0]
  wire width 6 $add$sfifo.sv:43$318_Y
  attribute \src "sfifo.sv:46.25-46.37"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$sfifo.sv:46$323_Y
  attribute \src "sfifo.sv:42.13-42.31"
  wire $and$sfifo.sv:42$315_Y
  attribute \src "sfifo.sv:42.13-42.41"
  wire $and$sfifo.sv:42$317_Y
  attribute \src "sfifo.sv:45.13-45.28"
  wire $and$sfifo.sv:45$320_Y
  attribute \src "sfifo.sv:45.13-45.39"
  wire $and$sfifo.sv:45$322_Y
  wire width 8 $auto$rtlil.cc:3274:Anyseq$1012
  wire width 5 $auto$rtlil.cc:3274:Anyseq$1014
  attribute \src "sfifo.sv:34.72-34.125"
  wire $eq$sfifo.sv:34$310_Y
  attribute \src "sfifo.sv:34.22-34.67"
  wire $ne$sfifo.sv:34$309_Y
  attribute \src "sfifo.sv:42.13-42.21"
  wire $not$sfifo.sv:42$314_Y
  attribute \src "sfifo.sv:42.34-42.41"
  wire $not$sfifo.sv:42$316_Y
  attribute \src "sfifo.sv:45.31-45.39"
  wire $not$sfifo.sv:45$321_Y
  wire width 6 $procmux$640_Y
  wire width 6 $procmux$644_Y
  attribute \keep 1
  attribute \replaced_by_gclk 1'1
  attribute \src "sfifo.sv:3.24-3.29"
  wire input 1 \i_clk
  attribute \src "sfifo.sv:12.24-12.28"
  wire input 6 \i_rd
  attribute \src "sfifo.sv:4.24-4.31"
  wire input 2 \i_reset
  attribute \src "sfifo.sv:8.33-8.42"
  wire width 8 input 4 \i_wr_data
  attribute \src "sfifo.sv:7.24-7.31"
  wire input 3 \i_wr_en
  attribute \src "sfifo.sv:14.24-14.31"
  wire output 8 \o_empty
  attribute \src "sfifo.sv:9.24-9.30"
  wire output 5 \o_full
  attribute \src "sfifo.sv:13.28-13.37"
  wire width 8 output 7 \o_rd_data
  attribute \init 1'0
  attribute \src "sfifo.sv:17.19-17.27"
  wire output 10 \overflow
  attribute \init 6'000000
  attribute \src "sfifo.sv:21.24-21.32"
  wire width 6 \read_ptr
  attribute \init 1'0
  attribute \src "sfifo.sv:16.19-16.28"
  wire output 9 \underflow
  attribute \init 6'000000
  attribute \src "sfifo.sv:22.24-22.33"
  wire width 6 \write_ptr
  attribute \src "sfifo.sv:43.26-43.39"
  cell $add $add$sfifo.sv:43$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \write_ptr
    connect \B 1'1
    connect \Y $add$sfifo.sv:43$318_Y
  end
  attribute \src "sfifo.sv:46.25-46.37"
  cell $add $add$sfifo.sv:46$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \read_ptr
    connect \B 1'1
    connect \Y $add$sfifo.sv:46$323_Y [5:0]
  end
  attribute \src "sfifo.sv:34.21-34.126"
  cell $and $and$sfifo.sv:34$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$sfifo.sv:34$309_Y
    connect \B $eq$sfifo.sv:34$310_Y
    connect \Y \o_full
  end
  attribute \src "sfifo.sv:42.13-42.31"
  cell $and $and$sfifo.sv:42$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$sfifo.sv:42$314_Y
    connect \B \i_wr_en
    connect \Y $and$sfifo.sv:42$315_Y
  end
  attribute \src "sfifo.sv:42.13-42.41"
  cell $and $and$sfifo.sv:42$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$sfifo.sv:42$315_Y
    connect \B $not$sfifo.sv:42$316_Y
    connect \Y $and$sfifo.sv:42$317_Y
  end
  attribute \src "sfifo.sv:45.13-45.28"
  cell $and $and$sfifo.sv:45$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$sfifo.sv:42$314_Y
    connect \B \i_rd
    connect \Y $and$sfifo.sv:45$320_Y
  end
  attribute \src "sfifo.sv:45.13-45.39"
  cell $and $and$sfifo.sv:45$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$sfifo.sv:45$320_Y
    connect \B $not$sfifo.sv:45$321_Y
    connect \Y $and$sfifo.sv:45$322_Y
  end
  attribute \src "sfifo.sv:54.22-54.36"
  cell $and $and$sfifo.sv:54$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_empty
    connect \B \i_rd
    connect \Y $0\underflow[0:0]
  end
  attribute \src "sfifo.sv:55.21-55.37"
  cell $and $and$sfifo.sv:55$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_full
    connect \B \i_wr_en
    connect \Y $0\overflow[0:0]
  end
  cell $anyseq $auto$setundef.cc:533:execute$1011
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3274:Anyseq$1012
  end
  cell $anyseq $auto$setundef.cc:533:execute$1013
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3274:Anyseq$1014
  end
  attribute \src "sfifo.sv:33.23-33.44"
  cell $eq $eq$sfifo.sv:33$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \read_ptr
    connect \B \write_ptr
    connect \Y \o_empty
  end
  attribute \src "sfifo.sv:34.72-34.125"
  cell $eq $eq$sfifo.sv:34$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \read_ptr [4:0]
    connect \B \write_ptr [4:0]
    connect \Y $eq$sfifo.sv:34$310_Y
  end
  attribute \src "sfifo.sv:34.22-34.67"
  cell $ne $ne$sfifo.sv:34$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_ptr [5]
    connect \B \read_ptr [5]
    connect \Y $ne$sfifo.sv:34$309_Y
  end
  attribute \src "sfifo.sv:42.13-42.21"
  cell $not $not$sfifo.sv:42$314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_reset
    connect \Y $not$sfifo.sv:42$314_Y
  end
  attribute \src "sfifo.sv:42.34-42.41"
  cell $not $not$sfifo.sv:42$316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_full
    connect \Y $not$sfifo.sv:42$316_Y
  end
  attribute \src "sfifo.sv:45.31-45.39"
  cell $not $not$sfifo.sv:45$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_empty
    connect \Y $not$sfifo.sv:45$321_Y
  end
  attribute \always_ff 1
  attribute \src "sfifo.sv:50.5-56.8"
  cell $ff $procdff$823
    parameter \WIDTH 1
    connect \D $0\underflow[0:0]
    connect \Q \underflow
  end
  attribute \always_ff 1
  attribute \src "sfifo.sv:50.5-56.8"
  cell $ff $procdff$824
    parameter \WIDTH 1
    connect \D $0\overflow[0:0]
    connect \Q \overflow
  end
  attribute \always_ff 1
  attribute \src "sfifo.sv:37.5-48.8"
  cell $ff $procdff$828
    parameter \WIDTH 6
    connect \D $0\read_ptr[5:0]
    connect \Q \read_ptr
  end
  attribute \always_ff 1
  attribute \src "sfifo.sv:37.5-48.8"
  cell $ff $procdff$829
    parameter \WIDTH 6
    connect \D $0\write_ptr[5:0]
    connect \Q \write_ptr
  end
  attribute \full_case 1
  attribute \src "sfifo.sv:51.13-51.41|sfifo.sv:51.9-53.12"
  cell $mux $procmux$632
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $and$sfifo.sv:42$317_Y
    connect \Y $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7]
  end
  attribute \full_case 1
  attribute \src "sfifo.sv:51.13-51.41|sfifo.sv:51.9-53.12"
  cell $mux $procmux$635
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3274:Anyseq$1012
    connect \B \i_wr_data
    connect \S $and$sfifo.sv:42$317_Y
    connect \Y $0$memwr$\fifo$sfifo.sv:52$307_DATA[7:0]$326
  end
  attribute \full_case 1
  attribute \src "sfifo.sv:51.13-51.41|sfifo.sv:51.9-53.12"
  cell $mux $procmux$638
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3274:Anyseq$1014
    connect \B \write_ptr [4:0]
    connect \S $and$sfifo.sv:42$317_Y
    connect \Y $0$memwr$\fifo$sfifo.sv:52$307_ADDR[4:0]$325
  end
  attribute \src "sfifo.sv:38.13-38.20|sfifo.sv:38.9-41.12"
  cell $mux $procmux$640
    parameter \WIDTH 6
    connect \A \write_ptr
    connect \B 6'000000
    connect \S \i_reset
    connect \Y $procmux$640_Y
  end
  attribute \src "sfifo.sv:42.13-42.41|sfifo.sv:42.9-44.12"
  cell $mux $procmux$642
    parameter \WIDTH 6
    connect \A $procmux$640_Y
    connect \B $add$sfifo.sv:43$318_Y
    connect \S $and$sfifo.sv:42$317_Y
    connect \Y $0\write_ptr[5:0]
  end
  attribute \src "sfifo.sv:38.13-38.20|sfifo.sv:38.9-41.12"
  cell $mux $procmux$644
    parameter \WIDTH 6
    connect \A \read_ptr
    connect \B 6'000000
    connect \S \i_reset
    connect \Y $procmux$644_Y
  end
  attribute \src "sfifo.sv:45.13-45.39|sfifo.sv:45.9-47.12"
  cell $mux $procmux$646
    parameter \WIDTH 6
    connect \A $procmux$644_Y
    connect \B $add$sfifo.sv:46$323_Y [5:0]
    connect \S $and$sfifo.sv:45$322_Y
    connect \Y $0\read_ptr[5:0]
  end
  attribute \src "sfifo.sv:20.18-20.22"
  cell $mem_v2 \fifo
    parameter \ABITS 5
    parameter \INIT 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \MEMID "\\fifo"
    parameter \OFFSET 0
    parameter \RD_ARST_VALUE 8'x
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_INIT_VALUE 8'x
    parameter \RD_PORTS 1
    parameter \RD_SRST_VALUE 8'x
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \SIZE 32
    parameter \WIDTH 8
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    connect \RD_ADDR \read_ptr [4:0]
    connect \RD_ARST 1'0
    connect \RD_CLK 1'0
    connect \RD_DATA \o_rd_data
    connect \RD_EN 1'1
    connect \RD_SRST 1'0
    connect \WR_ADDR $0$memwr$\fifo$sfifo.sv:52$307_ADDR[4:0]$325
    connect \WR_CLK \i_clk
    connect \WR_DATA $0$memwr$\fifo$sfifo.sv:52$307_DATA[7:0]$326
    connect \WR_EN { $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] }
  end
  connect $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [6:0] { $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] $0$memwr$\fifo$sfifo.sv:52$307_EN[7:0]$327 [7] }
end
attribute \src "skdbf.sv:1.1-37.10"
attribute \hdlname "\\skdbf"
attribute \dynports 1
module $paramod\skdbf\DW=s32'00000000000000000000000000110011
  parameter \DW 51
  attribute \src "skdbf.sv:25.5-35.8"
  wire width 51 $0\held_data[50:0]
  attribute \src "skdbf.sv:25.5-35.8"
  wire $0\held_vld[0:0]
  attribute \src "skdbf.sv:22.24-22.65"
  wire $and$skdbf.sv:22$268_Y
  attribute \src "skdbf.sv:22.24-22.79"
  wire $and$skdbf.sv:22$269_Y
  attribute \src "skdbf.sv:22.47-22.65"
  wire $logic_not$skdbf.sv:22$267_Y
  wire $procmux$648_Y
  wire $procmux$651_Y
  wire width 51 $procmux$657_Y
  attribute \keep 1
  attribute \replaced_by_gclk 1'1
  attribute \src "skdbf.sv:2.33-2.38"
  wire input 1 \clk_i
  attribute \src "skdbf.sv:5.33-5.53"
  wire input 3 \combinational_busy_i
  attribute \src "skdbf.sv:6.33-6.45"
  wire width 51 output 4 \cycle_data_o
  attribute \src "skdbf.sv:7.33-7.44"
  wire output 5 \cycle_vld_o
  attribute \init 51'000000000000000000000000000000000000000000000000000
  attribute \src "skdbf.sv:14.18-14.27"
  wire width 51 \held_data
  attribute \init 1'0
  attribute \src "skdbf.sv:15.9-15.17"
  wire \held_vld
  attribute \src "skdbf.sv:21.10-21.19"
  wire \hold_data
  attribute \src "skdbf.sv:9.33-9.50"
  wire output 6 \registered_busy_o
  attribute \src "skdbf.sv:10.33-10.50"
  wire width 51 input 7 \registered_data_i
  attribute \src "skdbf.sv:11.33-11.49"
  wire input 8 \registered_vld_i
  attribute \src "skdbf.sv:3.33-3.40"
  wire input 2 \reset_i
  attribute \src "skdbf.sv:22.24-22.65"
  cell $and $and$skdbf.sv:22$268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \combinational_busy_i
    connect \B $logic_not$skdbf.sv:22$267_Y
    connect \Y $and$skdbf.sv:22$268_Y
  end
  attribute \src "skdbf.sv:22.24-22.79"
  cell $and $and$skdbf.sv:22$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$skdbf.sv:22$268_Y
    connect \B \cycle_vld_o
    connect \Y $and$skdbf.sv:22$269_Y
  end
  attribute \src "skdbf.sv:22.24-22.98"
  cell $and $and$skdbf.sv:22$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$skdbf.sv:22$269_Y
    connect \B \registered_vld_i
    connect \Y \hold_data
  end
  attribute \src "skdbf.sv:22.47-22.65"
  cell $logic_not $logic_not$skdbf.sv:22$267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \held_vld
    connect \Y $logic_not$skdbf.sv:22$267_Y
  end
  attribute \always_ff 1
  attribute \src "skdbf.sv:25.5-35.8"
  cell $ff $procdff$830
    parameter \WIDTH 51
    connect \D $0\held_data[50:0]
    connect \Q \held_data
  end
  attribute \always_ff 1
  attribute \src "skdbf.sv:25.5-35.8"
  cell $ff $procdff$831
    parameter \WIDTH 1
    connect \D $0\held_vld[0:0]
    connect \Q \held_vld
  end
  attribute \src "skdbf.sv:32.22-32.43|skdbf.sv:32.18-34.12"
  cell $mux $procmux$648
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \held_vld
    connect \S \combinational_busy_i
    connect \Y $procmux$648_Y
  end
  attribute \full_case 1
  attribute \src "skdbf.sv:29.22-29.31|skdbf.sv:29.18-34.12"
  cell $mux $procmux$651
    parameter \WIDTH 1
    connect \A $procmux$648_Y
    connect \B 1'1
    connect \S \hold_data
    connect \Y $procmux$651_Y
  end
  attribute \full_case 1
  attribute \src "skdbf.sv:26.13-26.20|skdbf.sv:26.9-34.12"
  cell $mux $procmux$654
    parameter \WIDTH 1
    connect \A $procmux$651_Y
    connect \B 1'0
    connect \S \reset_i
    connect \Y $0\held_vld[0:0]
  end
  attribute \full_case 1
  attribute \src "skdbf.sv:29.22-29.31|skdbf.sv:29.18-34.12"
  cell $mux $procmux$657
    parameter \WIDTH 51
    connect \A \held_data
    connect \B \registered_data_i
    connect \S \hold_data
    connect \Y $procmux$657_Y
  end
  attribute \full_case 1
  attribute \src "skdbf.sv:26.13-26.20|skdbf.sv:26.9-34.12"
  cell $mux $procmux$660
    parameter \WIDTH 51
    connect \A $procmux$657_Y
    connect \B 51'000000000000000000000000000000000000000000000000000
    connect \S \reset_i
    connect \Y $0\held_data[50:0]
  end
  attribute \src "skdbf.sv:18.27-18.67"
  cell $mux $ternary$skdbf.sv:18$265
    parameter \WIDTH 51
    connect \A \registered_data_i
    connect \B \held_data
    connect \S \held_vld
    connect \Y \cycle_data_o
  end
  attribute \src "skdbf.sv:19.26-19.60"
  cell $mux $ternary$skdbf.sv:19$266
    parameter \WIDTH 1
    connect \A \registered_vld_i
    connect \B 1'1
    connect \S \held_vld
    connect \Y \cycle_vld_o
  end
  connect \registered_busy_o \held_vld
end
attribute \src "openPolarisUART.sv:1.1-146.10"
attribute \top 1
attribute \dynports 1
attribute \hdlname "\\openPolarisUART"
attribute \keep 1
module \openPolarisUART
  parameter \TL_RS 4
  parameter \TL_SZ 4
  attribute \src "openPolarisUART.sv:61.5-70.8"
  wire width 15 $0\polarisUartCSR[14:0]
  attribute \src "openPolarisUART.sv:85.5-115.8"
  wire $0\uart_d_corrupt[0:0]
  attribute \src "openPolarisUART.sv:85.5-115.8"
  wire width 32 $0\uart_d_data[31:0]
  attribute \src "openPolarisUART.sv:85.5-115.8"
  wire $0\uart_d_denied[0:0]
  attribute \src "openPolarisUART.sv:85.5-115.8"
  wire width 3 $0\uart_d_opcode[2:0]
  attribute \src "openPolarisUART.sv:85.5-115.8"
  wire width 2 $0\uart_d_param[1:0]
  attribute \src "openPolarisUART.sv:85.5-115.8"
  wire width 4 $0\uart_d_size[3:0]
  attribute \src "openPolarisUART.sv:85.5-115.8"
  wire width 4 $0\uart_d_source[3:0]
  attribute \src "openPolarisUART.sv:85.5-115.8"
  wire $0\uart_d_valid[0:0]
  attribute \src "openPolarisUART.sv:112.22-112.49"
  wire $and$openPolarisUART.sv:112$28_Y
  attribute \src "openPolarisUART.sv:116.21-116.47"
  wire $and$openPolarisUART.sv:116$30_Y
  attribute \src "openPolarisUART.sv:116.50-116.75"
  wire $and$openPolarisUART.sv:116$32_Y
  attribute \src "openPolarisUART.sv:65.18-65.44"
  wire $and$openPolarisUART.sv:65$6_Y
  attribute \src "openPolarisUART.sv:89.18-89.44"
  wire $and$openPolarisUART.sv:89$22_Y
  attribute \src "openPolarisUART.sv:94.38-94.71"
  wire width 3 $auto$wreduce.cc:461:run$910
  attribute \src "openPolarisUART.sv:66.17-66.44"
  wire $eq$openPolarisUART.sv:66$7_Y
  attribute \src "openPolarisUART.sv:66.46-66.73"
  wire $eq$openPolarisUART.sv:66$8_Y
  attribute \src "openPolarisUART.sv:80.49-80.68"
  wire $eq$openPolarisUART.sv:80$12_Y
  attribute \src "openPolarisUART.sv:80.70-80.97"
  wire $eq$openPolarisUART.sv:80$14_Y
  attribute \src "openPolarisUART.sv:81.79-81.106"
  wire $eq$openPolarisUART.sv:81$19_Y
  attribute \src "openPolarisUART.sv:66.17-66.73"
  wire $logic_and$openPolarisUART.sv:66$9_Y
  attribute \src "openPolarisUART.sv:80.21-80.68"
  wire $logic_and$openPolarisUART.sv:80$13_Y
  attribute \src "openPolarisUART.sv:81.22-81.77"
  wire $logic_and$openPolarisUART.sv:81$18_Y
  attribute \src "openPolarisUART.sv:112.22-112.36"
  wire $logic_not$openPolarisUART.sv:112$27_Y
  attribute \src "openPolarisUART.sv:116.21-116.29"
  wire $logic_not$openPolarisUART.sv:116$29_Y
  attribute \src "openPolarisUART.sv:116.50-116.57"
  wire $logic_not$openPolarisUART.sv:116$31_Y
  attribute \src "openPolarisUART.sv:102.38-102.59"
  wire $ne$openPolarisUART.sv:102$26_Y
  attribute \src "openPolarisUART.sv:97.38-97.67"
  wire $ne$openPolarisUART.sv:97$25_Y
  attribute \src "openPolarisUART.sv:43.69-43.82"
  wire $not$openPolarisUART.sv:43$3_Y
  wire $procmux$738_Y
  wire $procmux$741_Y
  wire $procmux$747_Y
  wire width 32 $procmux$753_Y
  wire width 32 $procmux$757_Y
  wire $procmux$763_Y
  wire $procmux$767_Y
  wire width 4 $procmux$773_Y
  wire width 4 $procmux$779_Y
  wire width 2 $procmux$785_Y
  wire width 3 $procmux$791_Y
  wire width 3 $procmux$795_Y
  wire width 15 $procmux$800_Y
  wire width 15 $procmux$802_Y
  attribute \src "openPolarisUART.sv:55.10-55.20"
  wire \core_ready
  attribute \src "openPolarisUART.sv:33.49-33.54"
  wire output 24 \irq_o
  attribute \src "openPolarisUART.sv:118.20-118.31"
  attribute \unused_bits "0 1 2 3 4"
  wire width 5 \outstanding
  attribute \init 15'000000000000000
  attribute \src "openPolarisUART.sv:57.16-57.30"
  wire width 15 \polarisUartCSR
  attribute \src "openPolarisUART.sv:72.17-72.26"
  wire width 8 \read_data
  attribute \src "openPolarisUART.sv:71.11-71.20"
  wire \read_fifo
  attribute \src "openPolarisUART.sv:75.24-75.31"
  wire \rxempty
  attribute \src "openPolarisUART.sv:75.51-75.57"
  wire \rxfull
  attribute \src "openPolarisUART.sv:75.10-75.17"
  wire \txempty
  attribute \src "openPolarisUART.sv:75.38-75.44"
  wire \txfull
  attribute \src "openPolarisUART.sv:13.49-13.63"
  wire width 4 input 7 \uart_a_address
  attribute \src "openPolarisUART.sv:16.49-16.63"
  wire input 10 \uart_a_corrupt
  attribute \src "openPolarisUART.sv:15.49-15.60"
  wire width 32 input 9 \uart_a_data
  attribute \src "openPolarisUART.sv:14.49-14.60"
  wire width 4 input 8 \uart_a_mask
  attribute \src "openPolarisUART.sv:9.49-9.62"
  wire width 3 input 3 \uart_a_opcode
  attribute \src "openPolarisUART.sv:10.49-10.61"
  wire width 3 input 4 \uart_a_param
  attribute \src "openPolarisUART.sv:18.49-18.61"
  wire output 12 \uart_a_ready
  attribute \src "openPolarisUART.sv:11.49-11.60"
  wire width 4 input 5 \uart_a_size
  attribute \src "openPolarisUART.sv:12.49-12.62"
  wire width 4 input 6 \uart_a_source
  attribute \src "openPolarisUART.sv:17.49-17.61"
  wire input 11 \uart_a_valid
  attribute \src "openPolarisUART.sv:35.10-35.19"
  wire \uart_busy
  attribute \keep 1
  attribute \replaced_by_gclk 1'1
  attribute \src "openPolarisUART.sv:5.49-5.61"
  wire input 1 \uart_clock_i
  attribute \src "openPolarisUART.sv:26.49-26.63"
  wire output 19 \uart_d_corrupt
  attribute \src "openPolarisUART.sv:25.49-25.60"
  wire width 32 output 18 \uart_d_data
  attribute \src "openPolarisUART.sv:24.49-24.62"
  wire output 17 \uart_d_denied
  attribute \src "openPolarisUART.sv:20.49-20.62"
  wire width 3 output 13 \uart_d_opcode
  attribute \src "openPolarisUART.sv:21.49-21.61"
  wire width 2 output 14 \uart_d_param
  attribute \src "openPolarisUART.sv:28.49-28.61"
  wire input 21 \uart_d_ready
  attribute \src "openPolarisUART.sv:22.49-22.60"
  wire width 4 output 15 \uart_d_size
  attribute \src "openPolarisUART.sv:23.49-23.62"
  wire width 4 output 16 \uart_d_source
  attribute \src "openPolarisUART.sv:27.49-27.61"
  wire output 20 \uart_d_valid
  attribute \src "openPolarisUART.sv:6.49-6.61"
  wire input 2 \uart_reset_i
  attribute \src "openPolarisUART.sv:30.49-30.58"
  wire input 22 \uart_rx_i
  attribute \src "openPolarisUART.sv:31.49-31.58"
  wire output 23 \uart_tx_o
  attribute \src "openPolarisUART.sv:41.16-41.31"
  attribute \unused_bits "0 1"
  wire width 4 \working_address
  attribute \src "openPolarisUART.sv:38.17-38.29"
  attribute \unused_bits "15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \working_data
  attribute \src "openPolarisUART.sv:39.16-39.28"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \working_mask
  attribute \src "openPolarisUART.sv:40.16-40.30"
  wire width 3 \working_opcode
  attribute \src "openPolarisUART.sv:37.22-37.34"
  wire width 4 \working_size
  attribute \src "openPolarisUART.sv:36.22-36.36"
  wire width 4 \working_source
  attribute \src "openPolarisUART.sv:42.10-42.23"
  wire \working_valid
  attribute \src "openPolarisUART.sv:74.17-74.27"
  wire width 8 \write_data
  attribute \src "openPolarisUART.sv:73.11-73.21"
  wire \write_fifo
  attribute \src "openPolarisUART.sv:112.22-112.49"
  cell $and $and$openPolarisUART.sv:112$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$openPolarisUART.sv:112$27_Y
    connect \B \uart_d_ready
    connect \Y $and$openPolarisUART.sv:112$28_Y
  end
  attribute \src "openPolarisUART.sv:116.21-116.47"
  cell $and $and$openPolarisUART.sv:116$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$openPolarisUART.sv:116$29_Y
    connect \B \polarisUartCSR [1]
    connect \Y $and$openPolarisUART.sv:116$30_Y
  end
  attribute \src "openPolarisUART.sv:116.50-116.75"
  cell $and $and$openPolarisUART.sv:116$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$openPolarisUART.sv:116$31_Y
    connect \B \polarisUartCSR [0]
    connect \Y $and$openPolarisUART.sv:116$32_Y
  end
  attribute \src "openPolarisUART.sv:65.18-65.44"
  cell $and $and$openPolarisUART.sv:65$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \working_valid
    connect \B \uart_a_ready
    connect \Y $and$openPolarisUART.sv:65$6_Y
  end
  attribute \src "openPolarisUART.sv:89.18-89.44"
  cell $and $and$openPolarisUART.sv:89$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \working_valid
    connect \B \uart_d_ready
    connect \Y $and$openPolarisUART.sv:89$22_Y
  end
  attribute \src "openPolarisUART.sv:66.17-66.44"
  cell $logic_not $eq$openPolarisUART.sv:66$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \working_opcode
    connect \Y $eq$openPolarisUART.sv:66$7_Y
  end
  attribute \src "openPolarisUART.sv:66.46-66.73"
  cell $logic_not $eq$openPolarisUART.sv:66$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \working_address [3:2]
    connect \Y $eq$openPolarisUART.sv:66$8_Y
  end
  attribute \src "openPolarisUART.sv:80.49-80.68"
  cell $eq $eq$openPolarisUART.sv:80$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \working_opcode
    connect \B 3'100
    connect \Y $eq$openPolarisUART.sv:80$12_Y
  end
  attribute \src "openPolarisUART.sv:80.70-80.97"
  cell $eq $eq$openPolarisUART.sv:80$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \working_address [3:2]
    connect \B 2'10
    connect \Y $eq$openPolarisUART.sv:80$14_Y
  end
  attribute \src "openPolarisUART.sv:81.79-81.106"
  cell $eq $eq$openPolarisUART.sv:81$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \working_address [3:2]
    connect \B 1'1
    connect \Y $eq$openPolarisUART.sv:81$19_Y
  end
  attribute \src "openPolarisUART.sv:66.17-66.73"
  cell $logic_and $logic_and$openPolarisUART.sv:66$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$openPolarisUART.sv:66$7_Y
    connect \B $eq$openPolarisUART.sv:66$8_Y
    connect \Y $logic_and$openPolarisUART.sv:66$9_Y
  end
  attribute \src "openPolarisUART.sv:80.21-80.68"
  cell $logic_and $logic_and$openPolarisUART.sv:80$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$openPolarisUART.sv:65$6_Y
    connect \B $eq$openPolarisUART.sv:80$12_Y
    connect \Y $logic_and$openPolarisUART.sv:80$13_Y
  end
  attribute \src "openPolarisUART.sv:80.21-80.97"
  cell $logic_and $logic_and$openPolarisUART.sv:80$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$openPolarisUART.sv:80$13_Y
    connect \B $eq$openPolarisUART.sv:80$14_Y
    connect \Y \read_fifo
  end
  attribute \src "openPolarisUART.sv:81.22-81.77"
  cell $logic_and $logic_and$openPolarisUART.sv:81$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$openPolarisUART.sv:65$6_Y
    connect \B $eq$openPolarisUART.sv:66$7_Y
    connect \Y $logic_and$openPolarisUART.sv:81$18_Y
  end
  attribute \src "openPolarisUART.sv:81.22-81.106"
  cell $logic_and $logic_and$openPolarisUART.sv:81$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$openPolarisUART.sv:81$18_Y
    connect \B $eq$openPolarisUART.sv:81$19_Y
    connect \Y \write_fifo
  end
  attribute \src "openPolarisUART.sv:112.22-112.36"
  cell $logic_not $logic_not$openPolarisUART.sv:112$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \working_valid
    connect \Y $logic_not$openPolarisUART.sv:112$27_Y
  end
  attribute \src "openPolarisUART.sv:116.21-116.29"
  cell $logic_not $logic_not$openPolarisUART.sv:116$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rxempty
    connect \Y $logic_not$openPolarisUART.sv:116$29_Y
  end
  attribute \src "openPolarisUART.sv:116.50-116.57"
  cell $logic_not $logic_not$openPolarisUART.sv:116$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \txfull
    connect \Y $logic_not$openPolarisUART.sv:116$31_Y
  end
  attribute \src "openPolarisUART.sv:102.38-102.59"
  cell $ne $ne$openPolarisUART.sv:102$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \working_opcode
    connect \B 3'100
    connect \Y $ne$openPolarisUART.sv:102$26_Y
  end
  attribute \src "openPolarisUART.sv:97.38-97.67"
  cell $reduce_bool $ne$openPolarisUART.sv:97$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \working_opcode
    connect \Y $ne$openPolarisUART.sv:97$25_Y
  end
  attribute \src "openPolarisUART.sv:43.69-43.82"
  cell $not $not$openPolarisUART.sv:43$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \uart_d_ready
    connect \Y $not$openPolarisUART.sv:43$3_Y
  end
  attribute \src "openPolarisUART.sv:53.27-53.37"
  cell $not $not$openPolarisUART.sv:53$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \uart_busy
    connect \Y \uart_a_ready
  end
  attribute \src "openPolarisUART.sv:116.20-116.76"
  cell $or $or$openPolarisUART.sv:116$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$openPolarisUART.sv:116$30_Y
    connect \B $and$openPolarisUART.sv:116$32_Y
    connect \Y \irq_o
  end
  attribute \always_ff 1
  attribute \src "openPolarisUART.sv:85.5-115.8"
  cell $anyinit $procdff$891
    parameter \WIDTH 3
    connect \D $0\uart_d_opcode[2:0]
    connect \Q \uart_d_opcode
  end
  attribute \always_ff 1
  attribute \src "openPolarisUART.sv:85.5-115.8"
  cell $anyinit $procdff$892
    parameter \WIDTH 2
    connect \D $0\uart_d_param[1:0]
    connect \Q \uart_d_param
  end
  attribute \always_ff 1
  attribute \src "openPolarisUART.sv:85.5-115.8"
  cell $anyinit $procdff$893
    parameter \WIDTH 4
    connect \D $0\uart_d_size[3:0]
    connect \Q \uart_d_size
  end
  attribute \always_ff 1
  attribute \src "openPolarisUART.sv:85.5-115.8"
  cell $anyinit $procdff$894
    parameter \WIDTH 4
    connect \D $0\uart_d_source[3:0]
    connect \Q \uart_d_source
  end
  attribute \always_ff 1
  attribute \src "openPolarisUART.sv:85.5-115.8"
  cell $anyinit $procdff$895
    parameter \WIDTH 1
    connect \D $0\uart_d_denied[0:0]
    connect \Q \uart_d_denied
  end
  attribute \always_ff 1
  attribute \src "openPolarisUART.sv:85.5-115.8"
  cell $anyinit $procdff$896
    parameter \WIDTH 32
    connect \D $0\uart_d_data[31:0]
    connect \Q \uart_d_data
  end
  attribute \always_ff 1
  attribute \src "openPolarisUART.sv:85.5-115.8"
  cell $anyinit $procdff$897
    parameter \WIDTH 1
    connect \D $0\uart_d_corrupt[0:0]
    connect \Q \uart_d_corrupt
  end
  attribute \always_ff 1
  attribute \src "openPolarisUART.sv:85.5-115.8"
  cell $anyinit $procdff$898
    parameter \WIDTH 1
    connect \D $0\uart_d_valid[0:0]
    connect \Q \uart_d_valid
  end
  attribute \always_ff 1
  attribute \src "openPolarisUART.sv:61.5-70.8"
  cell $ff $procdff$899
    parameter \WIDTH 15
    connect \D $0\polarisUartCSR[14:0]
    connect \Q \polarisUartCSR
  end
  attribute \src "openPolarisUART.sv:112.22-112.49|openPolarisUART.sv:112.18-114.12"
  cell $mux $procmux$738
    parameter \WIDTH 1
    connect \A \uart_d_valid
    connect \B 1'0
    connect \S $and$openPolarisUART.sv:112$28_Y
    connect \Y $procmux$738_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:89.18-89.44|openPolarisUART.sv:89.14-114.12"
  cell $mux $procmux$741
    parameter \WIDTH 1
    connect \A $procmux$738_Y
    connect \B 1'1
    connect \S $and$openPolarisUART.sv:89$22_Y
    connect \Y $procmux$741_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:86.13-86.25|openPolarisUART.sv:86.9-114.12"
  cell $mux $procmux$744
    parameter \WIDTH 1
    connect \A $procmux$741_Y
    connect \B 1'0
    connect \S \uart_reset_i
    connect \Y $0\uart_d_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:89.18-89.44|openPolarisUART.sv:89.14-114.12"
  cell $mux $procmux$747
    parameter \WIDTH 1
    connect \A \uart_d_corrupt
    connect \B 1'0
    connect \S $and$openPolarisUART.sv:89$22_Y
    connect \Y $procmux$747_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:86.13-86.25|openPolarisUART.sv:86.9-114.12"
  cell $mux $procmux$750
    parameter \WIDTH 1
    connect \A $procmux$747_Y
    connect \B \uart_d_corrupt
    connect \S \uart_reset_i
    connect \Y $0\uart_d_corrupt[0:0]
  end
  attribute \src "openPolarisUART.sv:0.0-0.0|openPolarisUART.sv:90.13-106.20"
  cell $pmux $procmux$753
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A \uart_d_data
    connect \B { 13'0000000000000 \txempty \txfull \rxempty \rxfull \polarisUartCSR 56'00000000000000000000000000000000000000000000000000000000 \read_data }
    connect \S { $eq$openPolarisUART.sv:66$8_Y $eq$openPolarisUART.sv:81$19_Y $eq$openPolarisUART.sv:80$14_Y }
    connect \Y $procmux$753_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:89.18-89.44|openPolarisUART.sv:89.14-114.12"
  cell $mux $procmux$757
    parameter \WIDTH 32
    connect \A \uart_d_data
    connect \B $procmux$753_Y
    connect \S $and$openPolarisUART.sv:89$22_Y
    connect \Y $procmux$757_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:86.13-86.25|openPolarisUART.sv:86.9-114.12"
  cell $mux $procmux$760
    parameter \WIDTH 32
    connect \A $procmux$757_Y
    connect \B \uart_d_data
    connect \S \uart_reset_i
    connect \Y $0\uart_d_data[31:0]
  end
  attribute \src "openPolarisUART.sv:0.0-0.0|openPolarisUART.sv:90.13-106.20"
  cell $pmux $procmux$763
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A \uart_d_denied
    connect \B { 1'0 $ne$openPolarisUART.sv:97$25_Y $ne$openPolarisUART.sv:102$26_Y }
    connect \S { $eq$openPolarisUART.sv:66$8_Y $eq$openPolarisUART.sv:81$19_Y $eq$openPolarisUART.sv:80$14_Y }
    connect \Y $procmux$763_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:89.18-89.44|openPolarisUART.sv:89.14-114.12"
  cell $mux $procmux$767
    parameter \WIDTH 1
    connect \A \uart_d_denied
    connect \B $procmux$763_Y
    connect \S $and$openPolarisUART.sv:89$22_Y
    connect \Y $procmux$767_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:86.13-86.25|openPolarisUART.sv:86.9-114.12"
  cell $mux $procmux$770
    parameter \WIDTH 1
    connect \A $procmux$767_Y
    connect \B \uart_d_denied
    connect \S \uart_reset_i
    connect \Y $0\uart_d_denied[0:0]
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:89.18-89.44|openPolarisUART.sv:89.14-114.12"
  cell $mux $procmux$773
    parameter \WIDTH 4
    connect \A \uart_d_source
    connect \B \working_source
    connect \S $and$openPolarisUART.sv:89$22_Y
    connect \Y $procmux$773_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:86.13-86.25|openPolarisUART.sv:86.9-114.12"
  cell $mux $procmux$776
    parameter \WIDTH 4
    connect \A $procmux$773_Y
    connect \B \uart_d_source
    connect \S \uart_reset_i
    connect \Y $0\uart_d_source[3:0]
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:89.18-89.44|openPolarisUART.sv:89.14-114.12"
  cell $mux $procmux$779
    parameter \WIDTH 4
    connect \A \uart_d_size
    connect \B \working_size
    connect \S $and$openPolarisUART.sv:89$22_Y
    connect \Y $procmux$779_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:86.13-86.25|openPolarisUART.sv:86.9-114.12"
  cell $mux $procmux$782
    parameter \WIDTH 4
    connect \A $procmux$779_Y
    connect \B \uart_d_size
    connect \S \uart_reset_i
    connect \Y $0\uart_d_size[3:0]
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:89.18-89.44|openPolarisUART.sv:89.14-114.12"
  cell $mux $procmux$785
    parameter \WIDTH 2
    connect \A \uart_d_param
    connect \B 2'00
    connect \S $and$openPolarisUART.sv:89$22_Y
    connect \Y $procmux$785_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:86.13-86.25|openPolarisUART.sv:86.9-114.12"
  cell $mux $procmux$788
    parameter \WIDTH 2
    connect \A $procmux$785_Y
    connect \B \uart_d_param
    connect \S \uart_reset_i
    connect \Y $0\uart_d_param[1:0]
  end
  attribute \src "openPolarisUART.sv:0.0-0.0|openPolarisUART.sv:90.13-106.20"
  cell $pmux $procmux$791
    parameter \S_WIDTH 3
    parameter \WIDTH 3
    connect \A \uart_d_opcode
    connect \B { 2'00 $auto$wreduce.cc:461:run$910 [0] 6'000001 }
    connect \S { $eq$openPolarisUART.sv:66$8_Y $eq$openPolarisUART.sv:81$19_Y $eq$openPolarisUART.sv:80$14_Y }
    connect \Y $procmux$791_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:89.18-89.44|openPolarisUART.sv:89.14-114.12"
  cell $mux $procmux$795
    parameter \WIDTH 3
    connect \A \uart_d_opcode
    connect \B $procmux$791_Y
    connect \S $and$openPolarisUART.sv:89$22_Y
    connect \Y $procmux$795_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:86.13-86.25|openPolarisUART.sv:86.9-114.12"
  cell $mux $procmux$798
    parameter \WIDTH 3
    connect \A $procmux$795_Y
    connect \B \uart_d_opcode
    connect \S \uart_reset_i
    connect \Y $0\uart_d_opcode[2:0]
  end
  attribute \src "openPolarisUART.sv:66.17-66.73|openPolarisUART.sv:66.13-68.16"
  cell $mux $procmux$800
    parameter \WIDTH 15
    connect \A \polarisUartCSR
    connect \B \working_data [14:0]
    connect \S $logic_and$openPolarisUART.sv:66$9_Y
    connect \Y $procmux$800_Y
  end
  attribute \src "openPolarisUART.sv:65.18-65.44|openPolarisUART.sv:65.14-69.12"
  cell $mux $procmux$802
    parameter \WIDTH 15
    connect \A \polarisUartCSR
    connect \B $procmux$800_Y
    connect \S $and$openPolarisUART.sv:65$6_Y
    connect \Y $procmux$802_Y
  end
  attribute \full_case 1
  attribute \src "openPolarisUART.sv:62.13-62.25|openPolarisUART.sv:62.9-69.12"
  cell $mux $procmux$805
    parameter \WIDTH 15
    connect \A $procmux$802_Y
    connect \B 15'000000000000000
    connect \S \uart_reset_i
    connect \Y $0\polarisUartCSR[14:0]
  end
  attribute \src "openPolarisUART.sv:94.38-94.71"
  cell $mux $ternary$openPolarisUART.sv:94$24
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$openPolarisUART.sv:80$12_Y
    connect \Y $auto$wreduce.cc:461:run$910 [0]
  end
  attribute \module_not_derived 1
  attribute \src "openPolarisUART.sv:119.55-142.6"
  cell $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal \formal
    connect \outstanding_transactions_o \outstanding
    connect \slave_a_address \uart_a_address
    connect \slave_a_corrupt \uart_a_corrupt
    connect \slave_a_data \uart_a_data
    connect \slave_a_mask \uart_a_mask
    connect \slave_a_opcode \uart_a_opcode
    connect \slave_a_param \uart_a_param
    connect \slave_a_ready \uart_a_ready
    connect \slave_a_size \uart_a_size
    connect \slave_a_source \uart_a_source
    connect \slave_a_valid \uart_a_valid
    connect \slave_clock_i \uart_clock_i
    connect \slave_d_corrupt \uart_d_corrupt
    connect \slave_d_data \uart_d_data
    connect \slave_d_denied \uart_d_denied
    connect \slave_d_opcode \uart_d_opcode
    connect \slave_d_param \uart_d_param
    connect \slave_d_ready \uart_d_ready
    connect \slave_d_size \uart_d_size
    connect \slave_d_source \uart_d_source
    connect \slave_d_valid \uart_d_valid
    connect \slave_reset_i \uart_reset_i
  end
  attribute \module_not_derived 1
  attribute \src "openPolarisUART.sv:43.29-52.21"
  cell $paramod\skdbf\DW=s32'00000000000000000000000000110011 \skidbuffer
    connect \clk_i \uart_clock_i
    connect \combinational_busy_i $not$openPolarisUART.sv:43$3_Y
    connect \cycle_data_o { \working_source \working_size \working_data \working_mask \working_opcode \working_address }
    connect \cycle_vld_o \working_valid
    connect \registered_busy_o \uart_busy
    connect \registered_data_i { \uart_a_source \uart_a_size \uart_a_data \uart_a_mask \uart_a_opcode \uart_a_address }
    connect \registered_vld_i \uart_a_valid
    connect \reset_i \uart_reset_i
  end
  attribute \module_not_derived 1
  attribute \src "openPolarisUART.sv:76.21-77.106"
  cell \polaris_uart_ip \uart0
    connect \clktobaudrate \polarisUartCSR [14:3]
    connect \rx_en \polarisUartCSR [2]
    connect \rx_fifo_de_data_i \read_data
    connect \rx_fifo_de_i \read_fifo
    connect \rx_fifo_empty \rxempty
    connect \rx_fifo_full \rxfull
    connect \tx_en \polarisUartCSR [2]
    connect \tx_fifo_empty \txempty
    connect \tx_fifo_en_data_i \working_data [7:0]
    connect \tx_fifo_en_i \write_fifo
    connect \tx_fifo_full \txfull
    connect \uart_clk_i \uart_clock_i
    connect \uart_rst_i \uart_reset_i
    connect \uart_rx_i \uart_rx_i
    connect \uart_tx_o \uart_tx_o
  end
  connect $auto$wreduce.cc:461:run$910 [2:1] 2'00
  connect \core_ready \uart_d_ready
  connect \write_data \working_data [7:0]
end
attribute \src "polaris_uart_ip.sv:2.1-42.10"
attribute \hdlname "\\polaris_uart_ip"
module \polaris_uart_ip
  attribute \src "polaris_uart_ip.sv:36.23-36.46"
  wire $and$polaris_uart_ip.sv:36$263_Y
  attribute \src "polaris_uart_ip.sv:36.23-36.37"
  wire $logic_not$polaris_uart_ip.sv:36$261_Y
  attribute \src "polaris_uart_ip.sv:36.38-36.46"
  wire $logic_not$polaris_uart_ip.sv:36$262_Y
  attribute \src "polaris_uart_ip.sv:5.41-5.54"
  wire width 12 input 3 \clktobaudrate
  attribute \src "polaris_uart_ip.sv:26.16-26.23"
  wire width 8 \rx_byte
  attribute \src "polaris_uart_ip.sv:7.41-7.46"
  wire input 5 \rx_en
  attribute \src "polaris_uart_ip.sv:13.41-13.58"
  wire width 8 output 9 \rx_fifo_de_data_i
  attribute \src "polaris_uart_ip.sv:12.41-12.53"
  wire input 8 \rx_fifo_de_i
  attribute \src "polaris_uart_ip.sv:19.41-19.54"
  wire output 13 \rx_fifo_empty
  attribute \src "polaris_uart_ip.sv:18.41-18.53"
  wire output 12 \rx_fifo_full
  attribute \src "polaris_uart_ip.sv:32.24-32.35"
  attribute \unused_bits "0"
  wire \rx_overflow
  attribute \src "polaris_uart_ip.sv:32.10-32.22"
  attribute \unused_bits "0"
  wire \rx_underflow
  attribute \src "polaris_uart_ip.sv:25.10-25.16"
  wire \rx_vld
  attribute \src "polaris_uart_ip.sv:28.10-28.18"
  wire \rx_wr_en
  attribute \src "polaris_uart_ip.sv:35.10-35.18"
  wire \transmit
  attribute \src "polaris_uart_ip.sv:35.24-35.31"
  wire \tx_busy
  attribute \src "polaris_uart_ip.sv:37.16-37.23"
  wire width 8 \tx_byte
  attribute \src "polaris_uart_ip.sv:6.41-6.46"
  wire input 4 \tx_en
  attribute \src "polaris_uart_ip.sv:17.41-17.54"
  wire output 11 \tx_fifo_empty
  attribute \src "polaris_uart_ip.sv:10.41-10.58"
  wire width 8 input 7 \tx_fifo_en_data_i
  attribute \src "polaris_uart_ip.sv:9.41-9.53"
  wire input 6 \tx_fifo_en_i
  attribute \src "polaris_uart_ip.sv:16.41-16.53"
  wire output 10 \tx_fifo_full
  attribute \src "polaris_uart_ip.sv:38.24-38.35"
  attribute \unused_bits "0"
  wire \tx_overflow
  attribute \src "polaris_uart_ip.sv:38.10-38.22"
  attribute \unused_bits "0"
  wire \tx_underflow
  attribute \src "polaris_uart_ip.sv:3.41-3.51"
  wire input 1 \uart_clk_i
  attribute \src "polaris_uart_ip.sv:4.41-4.51"
  wire input 2 \uart_rst_i
  attribute \src "polaris_uart_ip.sv:21.41-21.50"
  wire input 14 \uart_rx_i
  attribute \src "polaris_uart_ip.sv:22.41-22.50"
  wire output 15 \uart_tx_o
  attribute \src "polaris_uart_ip.sv:28.21-28.33"
  cell $and $and$polaris_uart_ip.sv:28$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rx_vld
    connect \B \rx_en
    connect \Y \rx_wr_en
  end
  attribute \src "polaris_uart_ip.sv:36.23-36.46"
  cell $and $and$polaris_uart_ip.sv:36$263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$polaris_uart_ip.sv:36$261_Y
    connect \B $logic_not$polaris_uart_ip.sv:36$262_Y
    connect \Y $and$polaris_uart_ip.sv:36$263_Y
  end
  attribute \src "polaris_uart_ip.sv:36.23-36.52"
  cell $and $and$polaris_uart_ip.sv:36$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$polaris_uart_ip.sv:36$263_Y
    connect \B \tx_en
    connect \Y \transmit
  end
  attribute \src "polaris_uart_ip.sv:36.23-36.37"
  cell $logic_not $logic_not$polaris_uart_ip.sv:36$261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tx_fifo_empty
    connect \Y $logic_not$polaris_uart_ip.sv:36$261_Y
  end
  attribute \src "polaris_uart_ip.sv:36.38-36.46"
  cell $logic_not $logic_not$polaris_uart_ip.sv:36$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tx_busy
    connect \Y $logic_not$polaris_uart_ip.sv:36$262_Y
  end
  attribute \module_not_derived 1
  attribute \src "polaris_uart_ip.sv:31.13-31.72"
  cell \uart_rx \rx0
    connect \CLKTOBAUDRATE \clktobaudrate
    connect \i_clk \uart_clk_i
    connect \i_rx \uart_rx_i
    connect \o_byte_recieved \rx_byte
    connect \o_rx \rx_vld
  end
  attribute \module_not_derived 1
  attribute \src "polaris_uart_ip.sv:33.30-33.170"
  cell $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo \rx_fifo
    connect \i_clk \uart_clk_i
    connect \i_rd \rx_fifo_de_i
    connect \i_reset \uart_rst_i
    connect \i_wr_data \rx_byte
    connect \i_wr_en \rx_wr_en
    connect \o_empty \rx_fifo_empty
    connect \o_full \rx_fifo_full
    connect \o_rd_data \rx_fifo_de_data_i
    connect \overflow \rx_overflow
    connect \underflow \rx_underflow
  end
  attribute \module_not_derived 1
  attribute \src "polaris_uart_ip.sv:39.13-39.83"
  cell \uart_tx \tx0
    connect \CLKTOBAUDRATE \clktobaudrate
    connect \i_clk \uart_clk_i
    connect \i_start_transmission \transmit
    connect \i_uart_tx_byte \tx_byte
    connect \o_tx_busy \tx_busy
    connect \o_uart_tx \uart_tx_o
  end
  attribute \module_not_derived 1
  attribute \src "polaris_uart_ip.sv:41.30-41.170"
  cell $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo \tx_fifo
    connect \i_clk \uart_clk_i
    connect \i_rd \transmit
    connect \i_reset \uart_rst_i
    connect \i_wr_data \tx_fifo_en_data_i
    connect \i_wr_en \tx_fifo_en_i
    connect \o_empty \tx_fifo_empty
    connect \o_full \tx_fifo_full
    connect \o_rd_data \tx_byte
    connect \overflow \tx_overflow
    connect \underflow \tx_underflow
  end
end
attribute \src "uart_rx.sv:1.1-102.20"
attribute \hdlname "\\uart_rx"
module \uart_rx
  attribute \src "uart_rx.sv:37.2-99.5"
  wire width 8 $0$lookahead\byte_recieved$423[7:0]$428
  attribute \src "uart_rx.sv:37.2-99.5"
  wire width 12 $0\counter[11:0]
  attribute \src "uart_rx.sv:37.2-99.5"
  wire width 3 $0\index[2:0]
  attribute \src "uart_rx.sv:37.2-99.5"
  wire $0\o_sig_byte_recieved[0:0]
  attribute \src "uart_rx.sv:37.2-99.5"
  wire width 2 $0\state[1:0]
  attribute \src "uart_rx.sv:37.2-99.5"
  wire width 8 $2$lookahead\byte_recieved$423[7:0]$442
  wire width 12 $add$uart_rx.sv:62$436_Y
  wire width 3 $add$uart_rx.sv:70$454_Y
  attribute \src "uart_rx.sv:85.23-85.51"
  wire width 32 $add$uart_rx.sv:85$456_Y
  attribute \src "uart_rx.sv:0.0-0.0"
  wire width 8 $and$uart_rx.sv:0$451_Y
  wire $auto$opt_reduce.cc:134:opt_pmux$904
  wire width 2 $auto$rtlil.cc:3274:Anyseq$1016
  wire width 8 $auto$rtlil.cc:3274:Anyseq$1018
  attribute \src "uart_rx.sv:52.9-52.32"
  wire $eq$uart_rx.sv:52$434_Y
  attribute \src "uart_rx.sv:67.9-67.37"
  wire $eq$uart_rx.sv:67$438_Y
  attribute \src "uart_rx.sv:85.9-85.58"
  wire $eq$uart_rx.sv:85$458_Y
  attribute \src "uart_rx.sv:69.10-69.19"
  wire $lt$uart_rx.sv:69$453_Y
  attribute \src "uart_rx.sv:0.0-0.0"
  wire width 32 signed $neg$uart_rx.sv:0$444_Y
  attribute \src "uart_rx.sv:0.0-0.0"
  wire width 8 $not$uart_rx.sv:0$450_Y
  attribute \src "uart_rx.sv:0.0-0.0"
  wire width 8 $or$uart_rx.sv:0$452_Y
  wire $procmux$469_CMP
  wire width 2 $procmux$489_Y
  wire $procmux$492_CMP
  wire width 2 $procmux$495_Y
  wire width 2 $procmux$497_Y
  wire width 2 $procmux$502_Y
  wire width 2 $procmux$504_Y
  wire $procmux$506_CMP
  wire width 2 $procmux$508_Y
  wire $procmux$510_CMP
  wire $procmux$532_Y
  wire width 3 $procmux$540_Y
  wire width 3 $procmux$542_Y
  wire width 12 $procmux$548_Y
  wire width 12 $procmux$555_Y
  wire width 12 $procmux$560_Y
  wire width 12 $procmux$562_Y
  attribute \src "uart_rx.sv:0.0-0.0"
  wire width 8 $shift$uart_rx.sv:0$445_Y
  attribute \src "uart_rx.sv:0.0-0.0"
  wire width 8 $shift$uart_rx.sv:0$449_Y
  attribute \src "uart_rx.sv:28.29-28.44"
  wire width 32 $sub$uart_rx.sv:28$421_Y
  attribute \src "uart_rx.sv:85.22-85.56"
  wire width 32 $sub$uart_rx.sv:85$457_Y
  attribute \src "uart_rx.sv:4.29-4.42"
  wire width 12 input 3 \CLKTOBAUDRATE
  attribute \src "uart_rx.sv:13.12-13.25"
  wire width 8 \byte_recieved
  attribute \src "uart_rx.sv:14.13-14.20"
  wire width 12 \counter
  wire width 11 \half_of_rate
  attribute \keep 1
  attribute \replaced_by_gclk 1'1
  attribute \src "uart_rx.sv:2.19-2.24"
  wire input 1 \i_clk
  attribute \src "uart_rx.sv:3.19-3.23"
  wire input 2 \i_rx
  attribute \init 3'000
  attribute \src "uart_rx.sv:15.12-15.17"
  wire width 3 \index
  attribute \src "uart_rx.sv:6.26-6.41"
  wire width 8 output 5 \o_byte_recieved
  attribute \src "uart_rx.sv:5.20-5.24"
  wire output 4 \o_rx
  attribute \src "uart_rx.sv:16.6-16.25"
  wire \o_sig_byte_recieved
  wire width 11 \sample_point
  wire \sample_point_0
  attribute \init 2'00
  attribute \src "uart_rx.sv:12.12-12.17"
  wire width 2 \state
  attribute \init 1'0
  attribute \src "uart_rx.sv:17.6-17.7"
  wire \x
  attribute \init 1'0
  attribute \src "uart_rx.sv:18.6-18.7"
  wire \y
  attribute \src "uart_rx.sv:62.17-62.28"
  cell $add $add$uart_rx.sv:62$436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A \counter
    connect \B 1'1
    connect \Y $add$uart_rx.sv:62$436_Y
  end
  attribute \src "uart_rx.sv:70.16-70.25"
  cell $add $add$uart_rx.sv:70$454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \index
    connect \B 1'1
    connect \Y $add$uart_rx.sv:70$454_Y
  end
  attribute \src "uart_rx.sv:85.23-85.51"
  cell $add $add$uart_rx.sv:85$456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A \CLKTOBAUDRATE [11:1]
    connect \B \CLKTOBAUDRATE
    connect \Y $add$uart_rx.sv:85$456_Y [12:0]
  end
  attribute \src "uart_rx.sv:0.0-0.0"
  cell $and $and$uart_rx.sv:0$451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \byte_recieved
    connect \B $not$uart_rx.sv:0$450_Y
    connect \Y $and$uart_rx.sv:0$451_Y
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$903
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$506_CMP $procmux$492_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$904
  end
  cell $anyseq $auto$setundef.cc:533:execute$1015
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3274:Anyseq$1016
  end
  cell $anyseq $auto$setundef.cc:533:execute$1017
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3274:Anyseq$1018
  end
  attribute \src "uart_rx.sv:52.9-52.32"
  cell $eq $eq$uart_rx.sv:52$434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B \sample_point
    connect \Y $eq$uart_rx.sv:52$434_Y
  end
  attribute \src "uart_rx.sv:67.9-67.37"
  cell $eq $eq$uart_rx.sv:67$438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B { $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] \sample_point \sample_point_0 }
    connect \Y $eq$uart_rx.sv:67$438_Y
  end
  attribute \src "uart_rx.sv:85.9-85.58"
  cell $eq $eq$uart_rx.sv:85$458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B { $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [12:0] }
    connect \Y $eq$uart_rx.sv:85$458_Y
  end
  attribute \src "uart_rx.sv:69.10-69.19"
  cell $lt $lt$uart_rx.sv:69$453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \index
    connect \B 3'111
    connect \Y $lt$uart_rx.sv:69$453_Y
  end
  attribute \src "uart_rx.sv:0.0-0.0"
  cell $neg $neg$uart_rx.sv:0$444
    parameter \A_SIGNED 1
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A { 1'0 \index }
    connect \Y $neg$uart_rx.sv:0$444_Y
  end
  attribute \src "uart_rx.sv:0.0-0.0"
  cell $not $not$uart_rx.sv:0$450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $shift$uart_rx.sv:0$445_Y
    connect \Y $not$uart_rx.sv:0$450_Y
  end
  attribute \src "uart_rx.sv:0.0-0.0"
  cell $or $or$uart_rx.sv:0$452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $and$uart_rx.sv:0$451_Y
    connect \B $shift$uart_rx.sv:0$449_Y
    connect \Y $or$uart_rx.sv:0$452_Y
  end
  attribute \always_ff 1
  attribute \src "uart_rx.sv:37.2-99.5"
  cell $anyinit $procdff$807
    parameter \WIDTH 12
    connect \D $0\counter[11:0]
    connect \Q \counter
  end
  attribute \always_ff 1
  attribute \src "uart_rx.sv:37.2-99.5"
  cell $ff $procdff$808
    parameter \WIDTH 2
    connect \D $0\state[1:0]
    connect \Q \state
  end
  attribute \always_ff 1
  attribute \src "uart_rx.sv:37.2-99.5"
  cell $anyinit $procdff$809
    parameter \WIDTH 8
    connect \D $0$lookahead\byte_recieved$423[7:0]$428
    connect \Q \byte_recieved
  end
  attribute \always_ff 1
  attribute \src "uart_rx.sv:37.2-99.5"
  cell $ff $procdff$810
    parameter \WIDTH 3
    connect \D $0\index[2:0]
    connect \Q \index
  end
  attribute \always_ff 1
  attribute \src "uart_rx.sv:37.2-99.5"
  cell $anyinit $procdff$811
    parameter \WIDTH 1
    connect \D $0\o_sig_byte_recieved[0:0]
    connect \Q \o_sig_byte_recieved
  end
  attribute \always_ff 1
  attribute \src "uart_rx.sv:32.2-35.5"
  cell $ff $procdff$816
    parameter \WIDTH 1
    connect \D \i_rx
    connect \Q \x
  end
  attribute \always_ff 1
  attribute \src "uart_rx.sv:32.2-35.5"
  cell $ff $procdff$817
    parameter \WIDTH 1
    connect \D \x
    connect \Q \y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:67.9-67.37|uart_rx.sv:67.5-82.8"
  cell $mux $procmux$466
    parameter \WIDTH 8
    connect \A \byte_recieved
    connect \B $or$uart_rx.sv:0$452_Y
    connect \S $eq$uart_rx.sv:67$438_Y
    connect \Y $2$lookahead\byte_recieved$423[7:0]$442
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:0.0-0.0|uart_rx.sv:38.3-98.10"
  cell $eq $procmux$469_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'10
    connect \Y $procmux$469_CMP
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:85.9-85.58|uart_rx.sv:85.5-93.8"
  cell $mux $procmux$489
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'00
    connect \S $eq$uart_rx.sv:85$458_Y
    connect \Y $procmux$489_Y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:0.0-0.0|uart_rx.sv:38.3-98.10"
  cell $pmux $procmux$491
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3274:Anyseq$1016
    connect \B { 1'0 $procmux$508_Y [0] $procmux$504_Y 1'1 $procmux$497_Y [0] $procmux$489_Y }
    connect \S { $procmux$510_CMP $procmux$506_CMP $procmux$469_CMP $procmux$492_CMP }
    connect \Y $0\state[1:0]
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:0.0-0.0|uart_rx.sv:38.3-98.10"
  cell $eq $procmux$492_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'11
    connect \Y $procmux$492_CMP
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:69.10-69.19|uart_rx.sv:69.6-77.9"
  cell $mux $procmux$495
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $lt$uart_rx.sv:69$453_Y
    connect \Y $procmux$495_Y [0]
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:67.9-67.37|uart_rx.sv:67.5-82.8"
  cell $mux $procmux$497
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$495_Y [0]
    connect \S $eq$uart_rx.sv:67$438_Y
    connect \Y $procmux$497_Y [0]
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:53.10-53.12|uart_rx.sv:53.6-59.9"
  cell $mux $procmux$502
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'00
    connect \S \y
    connect \Y $procmux$502_Y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:52.9-52.32|uart_rx.sv:52.5-64.8"
  cell $mux $procmux$504
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $procmux$502_Y
    connect \S $eq$uart_rx.sv:52$434_Y
    connect \Y $procmux$504_Y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:0.0-0.0|uart_rx.sv:38.3-98.10"
  cell $eq $procmux$506_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 1'1
    connect \Y $procmux$506_CMP
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:40.9-40.11|uart_rx.sv:40.5-45.8"
  cell $mux $procmux$508
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \y
    connect \Y $procmux$508_Y [0]
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:0.0-0.0|uart_rx.sv:38.3-98.10"
  cell $logic_not $procmux$510_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \Y $procmux$510_CMP
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:0.0-0.0|uart_rx.sv:38.3-98.10"
  cell $pmux $procmux$511
    parameter \S_WIDTH 3
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3274:Anyseq$1018
    connect \B { 8'00000000 $2$lookahead\byte_recieved$423[7:0]$442 \byte_recieved }
    connect \S { $procmux$510_CMP $procmux$469_CMP $auto$opt_reduce.cc:134:opt_pmux$904 }
    connect \Y $0$lookahead\byte_recieved$423[7:0]$428
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:85.9-85.58|uart_rx.sv:85.5-93.8"
  cell $mux $procmux$532
    parameter \WIDTH 1
    connect \A \o_sig_byte_recieved
    connect \B 1'1
    connect \S $eq$uart_rx.sv:85$458_Y
    connect \Y $procmux$532_Y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:0.0-0.0|uart_rx.sv:38.3-98.10"
  cell $pmux $procmux$534
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \o_sig_byte_recieved
    connect \B { 1'0 $procmux$532_Y }
    connect \S { $procmux$510_CMP $procmux$492_CMP }
    connect \Y $0\o_sig_byte_recieved[0:0]
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:69.10-69.19|uart_rx.sv:69.6-77.9"
  cell $mux $procmux$540
    parameter \WIDTH 3
    connect \A \index
    connect \B $add$uart_rx.sv:70$454_Y
    connect \S $lt$uart_rx.sv:69$453_Y
    connect \Y $procmux$540_Y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:67.9-67.37|uart_rx.sv:67.5-82.8"
  cell $mux $procmux$542
    parameter \WIDTH 3
    connect \A \index
    connect \B $procmux$540_Y
    connect \S $eq$uart_rx.sv:67$438_Y
    connect \Y $procmux$542_Y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:0.0-0.0|uart_rx.sv:38.3-98.10"
  cell $pmux $procmux$544
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A \index
    connect \B { 3'000 $procmux$542_Y }
    connect \S { $procmux$510_CMP $procmux$469_CMP }
    connect \Y $0\index[2:0]
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:85.9-85.58|uart_rx.sv:85.5-93.8"
  cell $mux $procmux$548
    parameter \WIDTH 12
    connect \A $add$uart_rx.sv:62$436_Y
    connect \B 12'000000000000
    connect \S $eq$uart_rx.sv:85$458_Y
    connect \Y $procmux$548_Y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:0.0-0.0|uart_rx.sv:38.3-98.10"
  cell $pmux $procmux$550
    parameter \S_WIDTH 4
    parameter \WIDTH 12
    connect \A \counter
    connect \B { 12'000000000000 $procmux$562_Y $procmux$555_Y $procmux$548_Y }
    connect \S { $procmux$510_CMP $procmux$506_CMP $procmux$469_CMP $procmux$492_CMP }
    connect \Y $0\counter[11:0]
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:67.9-67.37|uart_rx.sv:67.5-82.8"
  cell $mux $procmux$555
    parameter \WIDTH 12
    connect \A $add$uart_rx.sv:62$436_Y
    connect \B 12'000000000000
    connect \S $eq$uart_rx.sv:67$438_Y
    connect \Y $procmux$555_Y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:53.10-53.12|uart_rx.sv:53.6-59.9"
  cell $mux $procmux$560
    parameter \WIDTH 12
    connect \A 12'000000000000
    connect \B \counter
    connect \S \y
    connect \Y $procmux$560_Y
  end
  attribute \full_case 1
  attribute \src "uart_rx.sv:52.9-52.32|uart_rx.sv:52.5-64.8"
  cell $mux $procmux$562
    parameter \WIDTH 12
    connect \A $add$uart_rx.sv:62$436_Y
    connect \B $procmux$560_Y
    connect \S $eq$uart_rx.sv:52$434_Y
    connect \Y $procmux$562_Y
  end
  attribute \src "uart_rx.sv:0.0-0.0"
  cell $shift $shift$uart_rx.sv:0$445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A 1'1
    connect \B $neg$uart_rx.sv:0$444_Y
    connect \Y $shift$uart_rx.sv:0$445_Y
  end
  attribute \src "uart_rx.sv:0.0-0.0"
  cell $shift $shift$uart_rx.sv:0$449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A \y
    connect \B $neg$uart_rx.sv:0$444_Y
    connect \Y $shift$uart_rx.sv:0$449_Y
  end
  attribute \src "uart_rx.sv:28.29-28.44"
  cell $sub $sub$uart_rx.sv:28$421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A \CLKTOBAUDRATE
    connect \B 1'1
    connect \Y { $sub$uart_rx.sv:28$421_Y [31] \sample_point \sample_point_0 }
  end
  attribute \src "uart_rx.sv:85.22-85.56"
  cell $sub $sub$uart_rx.sv:85$457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 13
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 14
    connect \A $add$uart_rx.sv:85$456_Y [12:0]
    connect \B 1'1
    connect \Y { $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [12:0] }
  end
  connect $add$uart_rx.sv:85$456_Y [31:13] 19'0000000000000000000
  connect $procmux$495_Y [1] 1'1
  connect $procmux$497_Y [1] 1'1
  connect $procmux$508_Y [1] 1'0
  connect $sub$uart_rx.sv:28$421_Y [30:0] { $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] $sub$uart_rx.sv:28$421_Y [31] \sample_point \sample_point_0 }
  connect $sub$uart_rx.sv:85$457_Y [30:13] { $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] $sub$uart_rx.sv:85$457_Y [31] }
  connect \half_of_rate \CLKTOBAUDRATE [11:1]
  connect \o_byte_recieved \byte_recieved
  connect \o_rx \o_sig_byte_recieved
end
attribute \src "uart_tx.sv:1.1-83.20"
attribute \hdlname "\\uart_tx"
module \uart_tx
  attribute \src "uart_tx.sv:23.2-80.5"
  wire width 3 $0\bit_index[2:0]
  attribute \src "uart_tx.sv:23.2-80.5"
  wire width 12 $0\counter[11:0]
  attribute \src "uart_tx.sv:23.2-80.5"
  wire $0\o_uart_tx[0:0]
  attribute \src "uart_tx.sv:23.2-80.5"
  wire width 3 $0\state_machine_stage[2:0]
  attribute \src "uart_tx.sv:23.2-80.5"
  wire width 8 $0\tx_byte[7:0]
  wire width 12 $add$uart_tx.sv:39$406_Y
  attribute \src "uart_tx.sv:61.20-61.33"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$uart_tx.sv:61$412_Y
  wire $auto$opt_reduce.cc:134:opt_pmux$906
  wire $auto$opt_reduce.cc:134:opt_pmux$908
  attribute \src "uart_tx.sv:56.10-56.24"
  wire $eq$uart_tx.sv:56$411_Y
  attribute \src "uart_tx.sv:38.9-38.36"
  wire $lt$uart_tx.sv:38$405_Y
  wire width 3 $procmux$568_Y
  wire $procmux$571_CMP
  wire width 3 $procmux$573_Y
  wire width 3 $procmux$576_Y
  wire $procmux$578_CMP
  wire width 3 $procmux$580_Y
  wire $procmux$582_CMP
  wire width 3 $procmux$584_Y
  wire $procmux$586_CMP
  wire width 3 $procmux$590_Y
  wire width 3 $procmux$593_Y
  wire width 3 $procmux$598_Y
  wire width 12 $procmux$603_Y
  wire width 8 $procmux$627_Y
  attribute \src "uart_tx.sv:0.0-0.0"
  wire $shiftx$uart_tx.sv:0$407_Y
  attribute \src "uart_tx.sv:38.19-38.36"
  wire width 32 $sub$uart_tx.sv:38$404_Y
  attribute \src "uart_tx.sv:5.29-5.42"
  wire width 12 input 3 \CLKTOBAUDRATE
  attribute \src "uart_tx.sv:20.12-20.21"
  wire width 3 \bit_index
  attribute \src "uart_tx.sv:18.13-18.20"
  wire width 12 \counter
  attribute \keep 1
  attribute \replaced_by_gclk 1'1
  attribute \src "uart_tx.sv:3.19-3.24"
  wire input 1 \i_clk
  attribute \src "uart_tx.sv:4.19-4.39"
  wire input 2 \i_start_transmission
  attribute \src "uart_tx.sv:7.25-7.39"
  wire width 8 input 5 \i_uart_tx_byte
  attribute \src "uart_tx.sv:8.20-8.29"
  wire output 6 \o_tx_busy
  attribute \src "uart_tx.sv:6.15-6.24"
  wire output 4 \o_uart_tx
  attribute \init 3'000
  attribute \src "uart_tx.sv:15.12-15.31"
  wire width 3 \state_machine_stage
  attribute \src "uart_tx.sv:17.12-17.19"
  wire width 8 \tx_byte
  attribute \src "uart_tx.sv:39.17-39.28"
  cell $add $add$uart_tx.sv:39$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A \counter
    connect \B 1'1
    connect \Y $add$uart_tx.sv:39$406_Y
  end
  attribute \src "uart_tx.sv:61.20-61.33"
  cell $add $add$uart_tx.sv:61$412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \bit_index
    connect \B 1'1
    connect \Y $add$uart_tx.sv:61$412_Y [2:0]
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$586_CMP $procmux$571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$906
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$582_CMP $procmux$578_CMP $procmux$571_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$908
  end
  attribute \src "uart_tx.sv:56.10-56.24"
  cell $eq $eq$uart_tx.sv:56$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bit_index
    connect \B 3'111
    connect \Y $eq$uart_tx.sv:56$411_Y
  end
  attribute \src "uart_tx.sv:38.9-38.36"
  cell $lt $lt$uart_tx.sv:38$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B { $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [11:0] }
    connect \Y $lt$uart_tx.sv:38$405_Y
  end
  attribute \src "uart_tx.sv:81.21-81.48"
  cell $reduce_bool $ne$uart_tx.sv:81$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_machine_stage
    connect \Y \o_tx_busy
  end
  attribute \always_ff 1
  attribute \src "uart_tx.sv:23.2-80.5"
  cell $anyinit $procdff$818
    parameter \WIDTH 8
    connect \D $0\tx_byte[7:0]
    connect \Q \tx_byte
  end
  attribute \always_ff 1
  attribute \src "uart_tx.sv:23.2-80.5"
  cell $anyinit $procdff$819
    parameter \WIDTH 1
    connect \D $0\o_uart_tx[0:0]
    connect \Q \o_uart_tx
  end
  attribute \always_ff 1
  attribute \src "uart_tx.sv:23.2-80.5"
  cell $ff $procdff$820
    parameter \WIDTH 3
    connect \D $0\state_machine_stage[2:0]
    connect \Q \state_machine_stage
  end
  attribute \always_ff 1
  attribute \src "uart_tx.sv:23.2-80.5"
  cell $anyinit $procdff$821
    parameter \WIDTH 12
    connect \D $0\counter[11:0]
    connect \Q \counter
  end
  attribute \always_ff 1
  attribute \src "uart_tx.sv:23.2-80.5"
  cell $anyinit $procdff$822
    parameter \WIDTH 3
    connect \D $0\bit_index[2:0]
    connect \Q \bit_index
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:68.9-68.36|uart_tx.sv:68.5-76.8"
  cell $mux $procmux$568
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S $lt$uart_tx.sv:38$405_Y
    connect \Y $procmux$568_Y [1:0]
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:0.0-0.0|uart_tx.sv:24.3-79.10"
  cell $pmux $procmux$570
    parameter \S_WIDTH 4
    parameter \WIDTH 3
    connect \A 3'000
    connect \B { 2'00 $procmux$584_Y [0] 1'0 $procmux$580_Y [1:0] 2'01 $procmux$576_Y [0] 1'0 $procmux$568_Y [1:0] }
    connect \S { $procmux$586_CMP $procmux$582_CMP $procmux$578_CMP $procmux$571_CMP }
    connect \Y $0\state_machine_stage[2:0]
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:0.0-0.0|uart_tx.sv:24.3-79.10"
  cell $eq $procmux$571_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_machine_stage
    connect \B 2'11
    connect \Y $procmux$571_CMP
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:56.10-56.24|uart_tx.sv:56.6-63.9"
  cell $mux $procmux$573
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$uart_tx.sv:56$411_Y
    connect \Y $procmux$573_Y [0]
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:50.9-50.36|uart_tx.sv:50.5-64.8"
  cell $mux $procmux$576
    parameter \WIDTH 1
    connect \A $procmux$573_Y [0]
    connect \B 1'0
    connect \S $lt$uart_tx.sv:38$405_Y
    connect \Y $procmux$576_Y [0]
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:0.0-0.0|uart_tx.sv:24.3-79.10"
  cell $eq $procmux$578_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_machine_stage
    connect \B 2'10
    connect \Y $procmux$578_CMP
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:38.9-38.36|uart_tx.sv:38.5-46.8"
  cell $mux $procmux$580
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'01
    connect \S $lt$uart_tx.sv:38$405_Y
    connect \Y $procmux$580_Y [1:0]
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:0.0-0.0|uart_tx.sv:24.3-79.10"
  cell $eq $procmux$582_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_machine_stage
    connect \B 1'1
    connect \Y $procmux$582_CMP
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:28.9-28.29|uart_tx.sv:28.5-34.8"
  cell $mux $procmux$584
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \i_start_transmission
    connect \Y $procmux$584_Y [0]
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:0.0-0.0|uart_tx.sv:24.3-79.10"
  cell $logic_not $procmux$586_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_machine_stage
    connect \Y $procmux$586_CMP
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:56.10-56.24|uart_tx.sv:56.6-63.9"
  cell $mux $procmux$590
    parameter \WIDTH 3
    connect \A $add$uart_tx.sv:61$412_Y [2:0]
    connect \B 3'000
    connect \S $eq$uart_tx.sv:56$411_Y
    connect \Y $procmux$590_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:50.9-50.36|uart_tx.sv:50.5-64.8"
  cell $mux $procmux$593
    parameter \WIDTH 3
    connect \A $procmux$590_Y
    connect \B \bit_index
    connect \S $lt$uart_tx.sv:38$405_Y
    connect \Y $procmux$593_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:0.0-0.0|uart_tx.sv:24.3-79.10"
  cell $pmux $procmux$595
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A \bit_index
    connect \B { $procmux$598_Y $procmux$593_Y }
    connect \S { $procmux$582_CMP $procmux$578_CMP }
    connect \Y $0\bit_index[2:0]
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:38.9-38.36|uart_tx.sv:38.5-46.8"
  cell $mux $procmux$598
    parameter \WIDTH 3
    connect \A 3'000
    connect \B \bit_index
    connect \S $lt$uart_tx.sv:38$405_Y
    connect \Y $procmux$598_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:68.9-68.36|uart_tx.sv:68.5-76.8"
  cell $mux $procmux$603
    parameter \WIDTH 12
    connect \A 12'000000000000
    connect \B $add$uart_tx.sv:39$406_Y
    connect \S $lt$uart_tx.sv:38$405_Y
    connect \Y $procmux$603_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:0.0-0.0|uart_tx.sv:24.3-79.10"
  cell $pmux $procmux$605
    parameter \S_WIDTH 2
    parameter \WIDTH 12
    connect \A \counter
    connect \B { 12'000000000000 $procmux$603_Y }
    connect \S { $procmux$586_CMP $auto$opt_reduce.cc:134:opt_pmux$908 }
    connect \Y $0\counter[11:0]
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:0.0-0.0|uart_tx.sv:24.3-79.10"
  cell $pmux $procmux$617
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A \o_uart_tx
    connect \B { 1'0 $shiftx$uart_tx.sv:0$407_Y 1'1 }
    connect \S { $procmux$582_CMP $procmux$578_CMP $auto$opt_reduce.cc:134:opt_pmux$906 }
    connect \Y $0\o_uart_tx[0:0]
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:28.9-28.29|uart_tx.sv:28.5-34.8"
  cell $mux $procmux$627
    parameter \WIDTH 8
    connect \A \tx_byte
    connect \B \i_uart_tx_byte
    connect \S \i_start_transmission
    connect \Y $procmux$627_Y
  end
  attribute \full_case 1
  attribute \src "uart_tx.sv:0.0-0.0|uart_tx.sv:24.3-79.10"
  cell $mux $procmux$629
    parameter \WIDTH 8
    connect \A \tx_byte
    connect \B $procmux$627_Y
    connect \S $procmux$586_CMP
    connect \Y $0\tx_byte[7:0]
  end
  attribute \src "uart_tx.sv:0.0-0.0"
  cell $shiftx $shiftx$uart_tx.sv:0$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \tx_byte
    connect \B \bit_index
    connect \Y $shiftx$uart_tx.sv:0$407_Y
  end
  attribute \src "uart_tx.sv:38.19-38.36"
  cell $sub $sub$uart_tx.sv:38$404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A \CLKTOBAUDRATE
    connect \B 1'1
    connect \Y { $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [11:0] }
  end
  connect $procmux$568_Y [2] 1'0
  connect $procmux$573_Y [2:1] 2'01
  connect $procmux$576_Y [2:1] 2'01
  connect $procmux$580_Y [2] 1'0
  connect $procmux$584_Y [2:1] 2'00
  connect $sub$uart_tx.sv:38$404_Y [30:12] { $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] $sub$uart_tx.sv:38$404_Y [31] }
end
