<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472/NUC442 BSP: C:/Users/yachen/workzone/bsp/nuc470bsp/Library/StdDriver/src/clk.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NUC472/NUC442 BSP
   &#160;<span id="projectnumber">V3.03.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d7c6c42f56d267e4d9aa78faeac7745a.html">nuc470bsp</a></li><li class="navelem"><a class="el" href="dir_48ede35ea65e737e1506bcac3a9f47b4.html">Library</a></li><li class="navelem"><a class="el" href="dir_2e552a2eae1008666b142a35cbc2c219.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_bfb33bca716b4e8342e3d672a47ae878.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clk.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clk_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include  &quot;<a class="code" href="_n_u_c472__442_8h.html">NUC472_442.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">   32</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;{</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="comment">/* Disable CKO clock source */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;APBCLK0 &amp;= (~<a class="code" href="_n_u_c472__442_8h.html#a53531eb7d51038c0201470fed369adc9">CLK_APBCLK0_CLKOCKEN_Msk</a>);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">   56</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">/* CKO = clock source / 2^(u32ClkDiv + 1) */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKOCTL = <a class="code" href="_n_u_c472__442_8h.html#a50d9b75a61acfaeca4eb6c772ecb8af6">CLK_CLKOCTL_CLKOEN_Msk</a> | u32ClkDiv | u32ClkDivBy1En&lt;&lt;<a class="code" href="_n_u_c472__442_8h.html#acea4ecb7326cb1f435835685d0b32829">CLK_CLKOCTL_DIV1EN_Pos</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">/* Enable CKO clock source */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;APBCLK0 |= <a class="code" href="_n_u_c472__442_8h.html#a53531eb7d51038c0201470fed369adc9">CLK_APBCLK0_CLKOCKEN_Msk</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="comment">/* Select CKO clock source */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL1 = (<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL1 &amp; (~<a class="code" href="_n_u_c472__442_8h.html#a4d6e9757bab835c8a932d3dcfb1540c8">CLK_CLKSEL1_CLKOSEL_Msk</a>)) | u32ClkSrc;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;}</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">   73</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    SCB-&gt;SCR = SCB_SCR_SLEEPDEEP_Msk;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= (<a class="code" href="_n_u_c472__442_8h.html#a492606bbf960885ea9f1532c365b803e">CLK_PWRCTL_PDEN_Msk</a> | <a class="code" href="_n_u_c472__442_8h.html#a7996cba1b33163f54774666b8186cd86">CLK_PWRCTL_PDWKDLY_Msk</a> );</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    __WFI();</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;}</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">   85</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">/* Set the processor uses sleep as its low power mode */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    SCB-&gt;SCR &amp;= ~SCB_SCR_SLEEPDEEP_Msk;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">/* Set chip in idle mode because of WFI command */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~(<a class="code" href="_n_u_c472__442_8h.html#a492606bbf960885ea9f1532c365b803e">CLK_PWRCTL_PDEN_Msk</a> );</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">/* Chip enter idle mode after CPU run WFI instruction */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    __WFI();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;}</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66">  102</a></span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66">CLK_GetPCLKFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="system___n_u_c472__442_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_n_u_c472__442_8h.html#a8b665d26816a7c4320855e25a86f01d5">CLK_CLKSEL0_PCLKSEL_Msk</a>)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___n_u_c472__442_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>/2;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___n_u_c472__442_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">  116</a></span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="_n_u_c472__442_8h.html#a997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a> )</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___n_u_c472__442_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;}</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">  129</a></span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="_n_u_c472__442_8h.html#a1e2de91cb63a55c02cec8f32b933d683">CLK_PWRCTL_LXTEN_Msk</a> )</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___n_u_c472__442_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">  143</a></span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="system___n_u_c472__442_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___n_u_c472__442_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">  154</a></span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="system___n_u_c472__442_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___n_u_c472__442_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">  164</a></span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    uint32_t u32Freq =0, u32PLLSrc;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    uint32_t u32NO,u32NF,u32NR,u32PllReg;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    u32PllReg = <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">if</span>(u32PllReg &amp; (<a class="code" href="_n_u_c472__442_8h.html#a68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a> | <a class="code" href="_n_u_c472__442_8h.html#ab99fb13c0850fc7610ad9fff06f5ee36">CLK_PLLCTL_OE_Msk</a>))</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordflow">return</span> 0;           <span class="comment">/* PLL is in power down mode or fix low */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">if</span>(u32PllReg &amp; <a class="code" href="_n_u_c472__442_8h.html#a2f9100fa0c6b70bc3e23ca0b7a13c9e3">CLK_PLLCTL_PLLSRC_Msk</a>)</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        u32PLLSrc = <a class="code" href="system___n_u_c472__442_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        u32PLLSrc = <a class="code" href="system___n_u_c472__442_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    u32NO=(u32PllReg &amp; <a class="code" href="_n_u_c472__442_8h.html#aa214e6da4922f2ed6e9fc09a5c61266f">CLK_PLLCTL_OUTDV_Msk</a>)&gt;&gt;<a class="code" href="_n_u_c472__442_8h.html#a79b2774e789586c9cb4dab9443677e30">CLK_PLLCTL_OUTDV_Pos</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">switch</span>(u32NO)</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        u32NO=1;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        u32NO=2;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        u32NO=4;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    u32NF = (u32PllReg &amp; <a class="code" href="_n_u_c472__442_8h.html#a2c1c816113f27665220956d7b7479ab1">CLK_PLLCTL_FBDIV_Msk</a>) + 2;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    u32NR = ( (u32PllReg &amp; <a class="code" href="_n_u_c472__442_8h.html#a52821bb553c6d718ba3b14dd87b1275a">CLK_PLLCTL_INDIV_Msk</a>)&gt;&gt;<a class="code" href="_n_u_c472__442_8h.html#a1f9f601744802ba2cdbda6ecfaaa42c3">CLK_PLLCTL_INDIV_Pos</a> ) + 2;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">/* u32PLLSrc is shifted 2 bits to avoid overflow */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    u32Freq = (((u32PLLSrc &gt;&gt; 2) * u32NF) / (u32NR * u32NO) &lt;&lt; 2);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">return</span> u32Freq;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">  208</a></span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a>(uint32_t u32Hclk)</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    uint32_t u32ClkSrc,u32NR, u32NF,u32Register;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    u32ClkSrc = <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_n_u_c472__442_8h.html#a5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">if</span>(u32Hclk &lt; <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">FREQ_24MHZ</a>)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        u32Hclk =<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">FREQ_24MHZ</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="_n_u_c472__442_8h.html#a997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a>)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        u32Register = 0&lt;&lt;<a class="code" href="_n_u_c472__442_8h.html#a75275948c5592fecff4f125651f53210">CLK_PLLCTL_PLLSRC_Pos</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        u32ClkSrc = <a class="code" href="system___n_u_c472__442_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        u32Register = 1&lt;&lt;<a class="code" href="_n_u_c472__442_8h.html#a75275948c5592fecff4f125651f53210">CLK_PLLCTL_PLLSRC_Pos</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        u32ClkSrc = <a class="code" href="system___n_u_c472__442_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">if</span>(u32Hclk&lt;<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">FREQ_50MHZ</a>)</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        u32Hclk &lt;&lt;=2;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        u32Register |= (0x3&lt;&lt;<a class="code" href="_n_u_c472__442_8h.html#a79b2774e789586c9cb4dab9443677e30">CLK_PLLCTL_OUTDV_Pos</a>);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        u32Hclk &lt;&lt;=1;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        u32Register |= (0x1&lt;&lt;<a class="code" href="_n_u_c472__442_8h.html#a79b2774e789586c9cb4dab9443677e30">CLK_PLLCTL_OUTDV_Pos</a>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    u32NF = u32Hclk / 1000000;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    u32NR = u32ClkSrc / 1000000;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">while</span>( u32NR&gt;(0xF+2) || u32NF&gt;(0xFF+2) )</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        u32NR = u32NR&gt;&gt;1;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        u32NF = u32NF&gt;&gt;1;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = u32Register | ((u32NR - 2)&lt;&lt;9) | (u32NF - 2) ;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_n_u_c472__442_8h.html#a3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a>);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a>,<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34235aeb4ed746b74b8c10d074f82e41">CLK_CLKDIV0_HCLK</a>(1));</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">/* Update System Core Clock */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="system___n_u_c472__442_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___n_u_c472__442_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;}</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">  267</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;{</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 = (<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 &amp; ~<a class="code" href="_n_u_c472__442_8h.html#a1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a>) | u32ClkDiv;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; ~<a class="code" href="_n_u_c472__442_8h.html#a5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>) | u32ClkSrc;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="system___n_u_c472__442_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;}</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">  454</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;{</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    uint32_t u32tmp=0,u32sel=0,u32div=0;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx)!=<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    {</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        u32div =(uint32_t)&amp;<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0+((<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx))*4);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        u32tmp = *(<span class="keyword">volatile</span> uint32_t *)(u32div);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        u32tmp = ( u32tmp &amp; ~(<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx)&lt;&lt;<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(u32ModuleIdx)) ) | u32ClkDiv;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        *(<span class="keyword">volatile</span> uint32_t *)(u32div) = u32tmp;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    }</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx)!=<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    {</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        u32sel = (uint32_t)&amp;<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0+((<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(u32ModuleIdx))*4);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        u32tmp = *(<span class="keyword">volatile</span> uint32_t *)(u32sel);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        u32tmp = ( u32tmp &amp; ~(<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx)&lt;&lt;<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(u32ModuleIdx)) ) | u32ClkSrc;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        *(<span class="keyword">volatile</span> uint32_t *)(u32sel) = u32tmp;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;}</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">  484</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;{</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= u32ClkMask;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;}</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">  498</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;{</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~u32ClkMask;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;}</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">  569</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;{</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    *(<span class="keyword">volatile</span> uint32_t *)((uint32_t)&amp;<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK+(<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(u32ModuleIdx)*4))  |= 1&lt;&lt;<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(u32ModuleIdx);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;}</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">  640</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;{</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    *(<span class="keyword">volatile</span> uint32_t *)((uint32_t)&amp;<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK+(<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(u32ModuleIdx)*4))  &amp;= ~(1&lt;&lt;<a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(u32ModuleIdx));</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;}</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">  653</a></span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;{</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    uint32_t u32PllSrcClk, u32NR, u32NF, u32NO, u32CLK_SRC;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    uint32_t u32Tmp, u32Tmp2, u32Tmp3, u32Min, u32MinNF, u32MinNR;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="comment">/* Disable PLL first to avoid unstable when setting PLL */</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>();</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="comment">/* PLL source clock is from HXT */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">if</span>(u32PllClkSrc == <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>)</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        <span class="comment">/* Enable HXT clock */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="_n_u_c472__442_8h.html#a997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a>;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        <span class="comment">/* Wait for HXT clock ready */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_n_u_c472__442_8h.html#aaa8ed8c3025ada1ae7c6cfb9fb5dac3f">CLK_STATUS_HXTSTB_Msk</a>);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        <span class="comment">/* Select PLL source clock from HXT */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        u32CLK_SRC = <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        u32PllSrcClk = <a class="code" href="system___n_u_c472__442_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        <span class="comment">/* u32NR start from 2 */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        u32NR = 2;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    }</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="comment">/* PLL source clock is from HIRC */</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        <span class="comment">/* Enable HIRC clock */</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="_n_u_c472__442_8h.html#a695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <span class="comment">/* Wait for HIRC clock ready */</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_n_u_c472__442_8h.html#ac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        <span class="comment">/* Select PLL source clock from HIRC */</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        u32CLK_SRC = <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a>;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        u32PllSrcClk = <a class="code" href="system___n_u_c472__442_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        <span class="comment">/* u32NR start from 4 when FIN = 22.1184MHz to avoid calculation overflow */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        u32NR = 4;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    }</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="comment">/* Select &quot;NO&quot; according to request frequency */</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">if</span>((u32PllFreq &lt;= <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf78f0bf221a8dfbf0dc61fec9d688316">FREQ_500MHZ</a>) &amp;&amp; (u32PllFreq &gt; <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e7ee846c8f005543d4585329d6ddf4e">FREQ_250MHZ</a>))</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    {</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        u32NO = 0;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    }</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((u32PllFreq &lt;= <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e7ee846c8f005543d4585329d6ddf4e">FREQ_250MHZ</a>) &amp;&amp; (u32PllFreq &gt; <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">FREQ_125MHZ</a>))</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    {</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        u32NO = 1;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        u32PllFreq = u32PllFreq &lt;&lt; 1;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    }</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((u32PllFreq &lt;= <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">FREQ_125MHZ</a>) &amp;&amp; (u32PllFreq &gt;= <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">FREQ_50MHZ</a>))</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        u32NO = 3;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        u32PllFreq = u32PllFreq &lt;&lt; 2;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    }</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        <span class="comment">/* Wrong frequency request. Just return default setting. */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        <span class="keywordflow">goto</span> lexit;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="comment">/* Find best solution */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    u32Min = (uint32_t) - 1;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    u32MinNR = 0;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    u32MinNF = 0;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">for</span>(; u32NR &lt;= 33; u32NR++)</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    {</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        u32Tmp = u32PllSrcClk / u32NR;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="keywordflow">if</span>((u32Tmp &gt; 1600000) &amp;&amp; (u32Tmp &lt; 16000000))</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        {</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;            <span class="keywordflow">for</span>(u32NF = 2; u32NF &lt;= 513; u32NF++)</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;            {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                u32Tmp2 = u32Tmp * u32NF;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                <span class="keywordflow">if</span>((u32Tmp2 &gt;= 200000000) &amp;&amp; (u32Tmp2 &lt;= 500000000))</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                {</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                    u32Tmp3 = (u32Tmp2 &gt; u32PllFreq) ? u32Tmp2 - u32PllFreq : u32PllFreq - u32Tmp2;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                    <span class="keywordflow">if</span>(u32Tmp3 &lt; u32Min)</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                    {</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                        u32Min = u32Tmp3;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                        u32MinNR = u32NR;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                        u32MinNF = u32NF;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                        <span class="comment">/* Break when get good results */</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                        <span class="keywordflow">if</span>(u32Min == 0)</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                    }</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                }</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;            }</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        }</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    }</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="comment">/* Enable and apply new PLL setting. */</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = u32CLK_SRC | (u32NO &lt;&lt; 14) | ((u32MinNR - 2) &lt;&lt; 9) | (u32MinNF - 2);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="comment">/* Wait for PLL clock stable */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_n_u_c472__442_8h.html#a3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a>);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="comment">/* Return actual PLL output clock frequency */</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">return</span> u32PllSrcClk / ((u32NO + 1) * u32MinNR) * u32MinNF;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;lexit:</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="comment">/* Apply default PLL setting and return */</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">if</span>(u32PllClkSrc == <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = CLK_PLLCTL_84MHz_HXT; <span class="comment">/* 84MHz */</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga262588315d36a93239306d7f4859e92f">CLK_PLLCTL_50MHz_HIRC</a>; <span class="comment">/* 50MHz */</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="comment">/* Wait for PLL clock stable */</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_n_u_c472__442_8h.html#a3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a>);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;}</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">  773</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;{</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL |= <a class="code" href="_n_u_c472__442_8h.html#a68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a>;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;}</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">  788</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a>(uint32_t u32ClkSrc)</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;{</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; ~<a class="code" href="_n_u_c472__442_8h.html#a1c727c6906b63601ca1a8a1fe7688eea">CLK_CLKSEL0_STCLKSEL_Msk</a>) | u32ClkSrc ;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">  800</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a>(uint32_t us)</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;{</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    SysTick-&gt;LOAD = us * <a class="code" href="system___n_u_c472__442_8h.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    SysTick-&gt;VAL  =  (0x00);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    SysTick-&gt;CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="comment">/* Waiting for down-count to zero */</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keywordflow">while</span>((SysTick-&gt;CTRL &amp; SysTick_CTRL_COUNTFLAG_Msk) == 0);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    SysTick-&gt;CTRL = 0 ;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;}</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">  826</a></span>&#160;uint32_t <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;{</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    int32_t i32TimeOutCnt = 2160000;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; u32ClkMask) != u32ClkMask)</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    {</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        <span class="keywordflow">if</span>(i32TimeOutCnt-- &lt;= 0)</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    }</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;}</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">  853</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a>(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;{</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="comment">/* Set System Tick counter disabled */</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    SysTick-&gt;CTRL = 0;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="comment">/* Set System Tick clock source */</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="keywordflow">if</span>( u32ClkSrc == <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a> )</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;        SysTick-&gt;CTRL |= SysTick_CTRL_CLKSOURCE_Msk;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        <a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; ~<a class="code" href="_n_u_c472__442_8h.html#a1c727c6906b63601ca1a8a1fe7688eea">CLK_CLKSEL0_STCLKSEL_Msk</a>) | u32ClkSrc;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="comment">/* Set System Tick reload value */</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    SysTick-&gt;LOAD = u32Count;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="comment">/* Clear System Tick current value and counter flag */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    SysTick-&gt;VAL = 0;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="comment">/* Set System Tick interrupt enabled and counter enabled */</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    SysTick-&gt;CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;}</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">  880</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;{</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <span class="comment">/* Set System Tick counter disabled */</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    SysTick-&gt;CTRL = 0;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160; <span class="comment">/* end of group NUC472_442_CLK_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160; <span class="comment">/* end of group NUC472_442_CLK_Driver */</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160; <span class="comment">/* end of group NUC472_442_Device_Driver */</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2013 Nuvoton Technology Corp. ***/</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa8a05b75aaf31c9e66d353902271a751"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a></div><div class="ttdeci">void CLK_DisablePLL(void)</div><div class="ttdoc">This function disable PLL.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00773">clk.c:773</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_acea4ecb7326cb1f435835685d0b32829"><div class="ttname"><a href="_n_u_c472__442_8h.html#acea4ecb7326cb1f435835685d0b32829">CLK_CLKOCTL_DIV1EN_Pos</a></div><div class="ttdeci">#define CLK_CLKOCTL_DIV1EN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03957">NUC472_442.h:3957</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga870e2e8afdbc1c3627c9e7332b9e2c3f"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a></div><div class="ttdeci">#define CLK_PLLCTL_PLLSRC_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00048">clk.h:48</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_ae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="system___n_u_c472__442_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Updates the SystemCoreClock with current core Clock retrieved from CPU registers.</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8c_source.html#l00025">system_NUC472_442.c:25</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a3ef71a44503651f682161d4213032875"><div class="ttname"><a href="_n_u_c472__442_8h.html#a3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_PLLSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03937">NUC472_442.h:3937</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a68463e4ea5c62de742b13a1c018577af"><div class="ttname"><a href="_n_u_c472__442_8h.html#a68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_PD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03910">NUC472_442.h:3910</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9b25b61e468527aaaa7f38f09e48121e"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a></div><div class="ttdeci">#define MODULE_CLKSEL_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00309">clk.h:309</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga620c121e9147b128081654d9552efe15"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a></div><div class="ttdeci">uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)</div><div class="ttdoc">This function check selected clock source status.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00826">clk.c:826</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">This function get PLL frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00164">clk.c:164</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58ebca80b6dad0a35cbabc28cf910506"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a></div><div class="ttdeci">void CLK_DisableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function disable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00640">clk.c:640</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_a059398441439432f24955fd7f66240dd"><div class="ttname"><a href="system___n_u_c472__442_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a></div><div class="ttdeci">#define __HIRC</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8h_source.html#l00026">system_NUC472_442.h:26</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8136bf46bff4db26fe2fa5b18db4af0c"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">FREQ_125MHZ</a></div><div class="ttdeci">#define FREQ_125MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00036">clk.h:36</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a492606bbf960885ea9f1532c365b803e"><div class="ttname"><a href="_n_u_c472__442_8h.html#a492606bbf960885ea9f1532c365b803e">CLK_PWRCTL_PDEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_PDEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03568">NUC472_442.h:3568</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html"><div class="ttname"><a href="_n_u_c472__442_8h.html">NUC472_442.h</a></div><div class="ttdoc">NUC472/NUC442 peripheral access layer header file. This file contains all the peripheral register's d...</div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a></div><div class="ttdeci">#define MODULE_CLKSEL_Msk(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00308">clk.h:308</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae4dc253bdbb63c0044d71cb37256cf3d"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a></div><div class="ttdeci">void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="ttdoc">Enable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00853">clk.c:853</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="system___n_u_c472__442_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8c_source.html#l00016">system_NUC472_442.c:16</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a1f9f601744802ba2cdbda6ecfaaa42c3"><div class="ttname"><a href="_n_u_c472__442_8h.html#a1f9f601744802ba2cdbda6ecfaaa42c3">CLK_PLLCTL_INDIV_Pos</a></div><div class="ttdeci">#define CLK_PLLCTL_INDIV_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03903">NUC472_442.h:3903</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaeb2dbdffa8c62523cffa7116afbc3297"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a></div><div class="ttdeci">uint32_t CLK_SetCoreClock(uint32_t u32Hclk)</div><div class="ttdoc">Set HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00208">clk.c:208</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8a4f26f4731fdca63af252773ee72088"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a></div><div class="ttdeci">void CLK_PowerDown(void)</div><div class="ttdoc">Enter to Power-down mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00073">clk.c:73</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gadfcb464858fe9270881d9edf102b9ed1"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a></div><div class="ttdeci">void CLK_EnableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function enable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00484">clk.c:484</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga34235aeb4ed746b74b8c10d074f82e41"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34235aeb4ed746b74b8c10d074f82e41">CLK_CLKDIV0_HCLK</a></div><div class="ttdeci">#define CLK_CLKDIV0_HCLK(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00275">clk.h:275</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga31f678693e1aadf43a190c1e40f3cbc9"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a></div><div class="ttdeci">void CLK_DisableCKO(void)</div><div class="ttdoc">Disable frequency output function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00032">clk.c:32</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a5eba281e3ae6d2e07714df01dbf35a0e"><div class="ttname"><a href="_n_u_c472__442_8h.html#a5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03760">NUC472_442.h:3760</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5ab15677ea51c3099b27f42dc4b6fcb2"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a></div><div class="ttdeci">void CLK_SysTickDelay(uint32_t us)</div><div class="ttdoc">This function execute delay function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00800">clk.c:800</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gab1a48f2301aa652d88d9235674183a24"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a></div><div class="ttdeci">void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set HCLK clock source and HCLK clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00267">clk.c:267</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gada76aad06147856dad5f349704112611"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a></div><div class="ttdeci">void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set selected module clock source and module clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00454">clk.c:454</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a997b6b0ce40b6d6486e56fb47e7de82d"><div class="ttname"><a href="_n_u_c472__442_8h.html#a997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_HXTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03547">NUC472_442.h:3547</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaece48376de6a6e9090b8c394344e8636"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a></div><div class="ttdeci">#define MODULE_APBCLK(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00306">clk.h:306</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_ab99fb13c0850fc7610ad9fff06f5ee36"><div class="ttname"><a href="_n_u_c472__442_8h.html#ab99fb13c0850fc7610ad9fff06f5ee36">CLK_PLLCTL_OE_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_OE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03916">NUC472_442.h:3916</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a52821bb553c6d718ba3b14dd87b1275a"><div class="ttname"><a href="_n_u_c472__442_8h.html#a52821bb553c6d718ba3b14dd87b1275a">CLK_PLLCTL_INDIV_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_INDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03904">NUC472_442.h:3904</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1ce2943c698a17c51766cf77e1353bf8"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a></div><div class="ttdeci">void CLK_SetSysTickClockSrc(uint32_t u32ClkSrc)</div><div class="ttdoc">This function set SysTick clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00788">clk.c:788</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_ac94aaf459ce0d30103a58e7995c5f49e"><div class="ttname"><a href="_n_u_c472__442_8h.html#ac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_HIRCSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03943">NUC472_442.h:3943</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gafa5076ef7010baaa621da89225c14e57"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetHXTFreq(void)</div><div class="ttdoc">Get external high speed crystal clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00116">clk.c:116</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_a63bedf89ae7fbb102b8653aca20d3a14"><div class="ttname"><a href="system___n_u_c472__442_8h.html#a63bedf89ae7fbb102b8653aca20d3a14">CyclesPerUs</a></div><div class="ttdeci">uint32_t CyclesPerUs</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8c_source.html#l00017">system_NUC472_442.c:17</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga5c6a5be1eaec8564bade0b245da8abd4"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_PLL</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00086">clk.h:86</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a53531eb7d51038c0201470fed369adc9"><div class="ttname"><a href="_n_u_c472__442_8h.html#a53531eb7d51038c0201470fed369adc9">CLK_APBCLK0_CLKOCKEN_Msk</a></div><div class="ttdeci">#define CLK_APBCLK0_CLKOCKEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03628">NUC472_442.h:3628</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_ab781074cbf310ee17748083dbe36ae98"><div class="ttname"><a href="system___n_u_c472__442_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a></div><div class="ttdeci">#define __LXT</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8h_source.html#l00025">system_NUC472_442.h:25</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga05b43f9775b946d78d652472a03f0d50"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a></div><div class="ttdeci">#define CLK_CLKSEL0_STCLKSEL_HCLK</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00096">clk.h:96</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga15c5a1cc055a26e3da00d8dc66f05e66"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66">CLK_GetPCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetPCLKFreq(void)</div><div class="ttdoc">This function get PCLK frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00102">clk.c:102</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0920dc6df8ce954838d45072f075b347"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a></div><div class="ttdeci">void CLK_Idle(void)</div><div class="ttdoc">Enter to Idle mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00085">clk.c:85</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a2c1c816113f27665220956d7b7479ab1"><div class="ttname"><a href="_n_u_c472__442_8h.html#a2c1c816113f27665220956d7b7479ab1">CLK_PLLCTL_FBDIV_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_FBDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03901">NUC472_442.h:3901</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga0bf065dee5f4f3ebefa851bedd5baa4e"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a></div><div class="ttdeci">#define CLK_PLLCTL_PLLSRC_HXT</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00049">clk.h:49</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaf78f0bf221a8dfbf0dc61fec9d688316"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf78f0bf221a8dfbf0dc61fec9d688316">FREQ_500MHZ</a></div><div class="ttdeci">#define FREQ_500MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00033">clk.h:33</a></div></div>
<div class="ttc" id="system___n_u_c472__442_8h_html_a37c1644396b5996e92902bbf2dfc3ec5"><div class="ttname"><a href="system___n_u_c472__442_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a></div><div class="ttdeci">#define __HXT</div><div class="ttdef"><b>Definition:</b> <a href="system___n_u_c472__442_8h_source.html#l00024">system_NUC472_442.h:24</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd693274238f70a5351e2f9e9af43caf"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a></div><div class="ttdeci">#define MODULE_IP_EN_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00313">clk.h:313</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5241b9593cac6dd5412d350c0e571e51"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a></div><div class="ttdeci">void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="ttdoc">This function enable frequency divider module clock, enable frequency divider clock function and conf...</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00056">clk.c:56</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a1e2de91cb63a55c02cec8f32b933d683"><div class="ttname"><a href="_n_u_c472__442_8h.html#a1e2de91cb63a55c02cec8f32b933d683">CLK_PWRCTL_LXTEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_LXTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03550">NUC472_442.h:3550</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd85866b3fa7a302a80aa94c2b394bb0"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a></div><div class="ttdeci">#define MODULE_CLKDIV_Msk(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00311">clk.h:311</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gafbcd006f65cef4b22d0d1bca3b1afef3"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a></div><div class="ttdeci">#define MODULE_CLKSEL(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00307">clk.h:307</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a1c44e7f834fd3951e095785b4b9b90b3"><div class="ttname"><a href="_n_u_c472__442_8h.html#a1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a></div><div class="ttdeci">#define CLK_CLKDIV0_HCLKDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03859">NUC472_442.h:3859</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a50d9b75a61acfaeca4eb6c772ecb8af6"><div class="ttname"><a href="_n_u_c472__442_8h.html#a50d9b75a61acfaeca4eb6c772ecb8af6">CLK_CLKOCTL_CLKOEN_Msk</a></div><div class="ttdeci">#define CLK_CLKOCTL_CLKOEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03955">NUC472_442.h:3955</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a79b2774e789586c9cb4dab9443677e30"><div class="ttname"><a href="_n_u_c472__442_8h.html#a79b2774e789586c9cb4dab9443677e30">CLK_PLLCTL_OUTDV_Pos</a></div><div class="ttdeci">#define CLK_PLLCTL_OUTDV_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03906">NUC472_442.h:3906</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa95d8368f13a4b774dffbf895c750e64"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a></div><div class="ttdeci">uint32_t CLK_GetCPUFreq(void)</div><div class="ttdoc">Get CPU frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00154">clk.c:154</a></div></div>
<div class="ttc" id="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___n_u_c472__442___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l28797">NUC472_442.h:28797</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">Get HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00143">clk.c:143</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad9d846aeb8260e9b9ea4063647244252"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a></div><div class="ttdeci">void CLK_DisableSysTick(void)</div><div class="ttdoc">Disable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00880">clk.c:880</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga517b9f3157919153e56c85ffb9ccd0ab"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a></div><div class="ttdeci">void CLK_EnableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function enable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00569">clk.c:569</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab72016bfc37d178f20aeb164b213eaf5"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a></div><div class="ttdeci">#define MODULE_CLKDIV_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00312">clk.h:312</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_aaa8ed8c3025ada1ae7c6cfb9fb5dac3f"><div class="ttname"><a href="_n_u_c472__442_8h.html#aaa8ed8c3025ada1ae7c6cfb9fb5dac3f">CLK_STATUS_HXTSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_HXTSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03931">NUC472_442.h:3931</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga70068a9cb9cc8099f56423a99a0dafcc"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetLXTFreq(void)</div><div class="ttdoc">Get external low speed crystal clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00129">clk.c:129</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a75275948c5592fecff4f125651f53210"><div class="ttname"><a href="_n_u_c472__442_8h.html#a75275948c5592fecff4f125651f53210">CLK_PLLCTL_PLLSRC_Pos</a></div><div class="ttdeci">#define CLK_PLLCTL_PLLSRC_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03918">NUC472_442.h:3918</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad7fcb315221079b3c5ebf800253ffee8"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a></div><div class="ttdeci">void CLK_DisableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function disable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00498">clk.c:498</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a7996cba1b33163f54774666b8186cd86"><div class="ttname"><a href="_n_u_c472__442_8h.html#a7996cba1b33163f54774666b8186cd86">CLK_PWRCTL_PDWKDLY_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_PDWKDLY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03559">NUC472_442.h:3559</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaaaeb1b69e33cdba81a982a58e826dadc"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">FREQ_50MHZ</a></div><div class="ttdeci">#define FREQ_50MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00038">clk.h:38</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a2f9100fa0c6b70bc3e23ca0b7a13c9e3"><div class="ttname"><a href="_n_u_c472__442_8h.html#a2f9100fa0c6b70bc3e23ca0b7a13c9e3">CLK_PLLCTL_PLLSRC_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_PLLSRC_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03919">NUC472_442.h:3919</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a4d6e9757bab835c8a932d3dcfb1540c8"><div class="ttname"><a href="_n_u_c472__442_8h.html#a4d6e9757bab835c8a932d3dcfb1540c8">CLK_CLKSEL1_CLKOSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL1_CLKOSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03811">NUC472_442.h:3811</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaeaea38131f5a6d44c686cc6d5e634493"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a></div><div class="ttdeci">#define MODULE_CLKDIV(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00310">clk.h:310</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_aa214e6da4922f2ed6e9fc09a5c61266f"><div class="ttname"><a href="_n_u_c472__442_8h.html#aa214e6da4922f2ed6e9fc09a5c61266f">CLK_PLLCTL_OUTDV_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_OUTDV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03907">NUC472_442.h:3907</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a1c727c6906b63601ca1a8a1fe7688eea"><div class="ttname"><a href="_n_u_c472__442_8h.html#a1c727c6906b63601ca1a8a1fe7688eea">CLK_CLKSEL0_STCLKSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_STCLKSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03763">NUC472_442.h:3763</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9a5d1ea18e1cd359bcfb1c949e083d59"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">FREQ_24MHZ</a></div><div class="ttdeci">#define FREQ_24MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00040">clk.h:40</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a8b665d26816a7c4320855e25a86f01d5"><div class="ttname"><a href="_n_u_c472__442_8h.html#a8b665d26816a7c4320855e25a86f01d5">CLK_CLKSEL0_PCLKSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_PCLKSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03766">NUC472_442.h:3766</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2c1d77ec5103fe51b332f3398d434d7f"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a></div><div class="ttdeci">uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="ttdoc">This function set PLL frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00653">clk.c:653</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga1e7ee846c8f005543d4585329d6ddf4e"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e7ee846c8f005543d4585329d6ddf4e">FREQ_250MHZ</a></div><div class="ttdeci">#define FREQ_250MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00034">clk.h:34</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga262588315d36a93239306d7f4859e92f"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga262588315d36a93239306d7f4859e92f">CLK_PLLCTL_50MHz_HIRC</a></div><div class="ttdeci">#define CLK_PLLCTL_50MHz_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00070">clk.h:70</a></div></div>
<div class="ttc" id="_n_u_c472__442_8h_html_a695f114b0eb66174c9c72ae567085364"><div class="ttname"><a href="_n_u_c472__442_8h.html#a695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_HIRCEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c472__442_8h_source.html#l03553">NUC472_442.h:3553</a></div></div>
<div class="ttc" id="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga2ba0e54c58638770ff47160b4092ab7d"><div class="ttname"><a href="group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></div><div class="ttdeci">#define MODULE_NoMsk</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00314">clk.h:314</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Nov 11 2019 17:06:25 for NUC472/NUC442 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
