Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Nov 18 14:07:42 2025
| Host         : leo-virtual-machine running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Dff_timing_summary_routed.rpt -pb Dff_timing_summary_routed.pb -rpx Dff_timing_summary_routed.rpx -warn_on_violation
| Design       : Dff
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CP (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 3.986ns (59.782%)  route 2.681ns (40.218%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  q_reg_reg_lopt_replica/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  q_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           2.681     3.137    q_reg_reg_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.667 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     6.667    Q
    E19                                                               r  Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.472ns  (logic 4.085ns (63.115%)  route 2.387ns (36.885%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  q_reg_reg/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  q_reg_reg/Q
                         net (fo=1, routed)           0.654     1.110    Q_OBUF
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.124     1.234 r  Q_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.733     2.967    Q_n_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.472 r  Q_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.472    Q_n
    U16                                                               r  Q_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            q_reg_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.319ns  (logic 1.588ns (47.835%)  route 1.731ns (52.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  S_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.676    S_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     2.800 r  q_reg_i_1/O
                         net (fo=2, routed)           0.519     3.319    q_reg_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  q_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            q_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.800ns  (logic 1.588ns (56.709%)  route 1.212ns (43.291%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  S_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.676    S_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.124     2.800 r  q_reg_i_1/O
                         net (fo=2, routed)           0.000     2.800    q_reg_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  q_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            q_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.502ns  (logic 1.461ns (58.400%)  route 1.041ns (41.600%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  R_IBUF_inst/O
                         net (fo=2, routed)           1.041     2.502    R_IBUF
    SLICE_X0Y11          FDCE                                         f  q_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            q_reg_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.502ns  (logic 1.461ns (58.400%)  route 1.041ns (41.600%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  R_IBUF_inst/O
                         net (fo=2, routed)           1.041     2.502    R_IBUF
    SLICE_X0Y11          FDCE                                         f  q_reg_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            q_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.266ns (44.277%)  route 0.335ns (55.723%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.556    D_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.601 r  q_reg_i_1/O
                         net (fo=2, routed)           0.000     0.601    q_reg_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  q_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            q_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.229ns (36.217%)  route 0.404ns (63.783%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  R_IBUF_inst/O
                         net (fo=2, routed)           0.404     0.633    R_IBUF
    SLICE_X0Y11          FDCE                                         f  q_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            q_reg_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.229ns (36.217%)  route 0.404ns (63.783%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  R_IBUF_inst/O
                         net (fo=2, routed)           0.404     0.633    R_IBUF
    SLICE_X0Y11          FDCE                                         f  q_reg_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            q_reg_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.266ns (34.536%)  route 0.504ns (65.464%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.556    D_IBUF
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.045     0.601 r  q_reg_i_1/O
                         net (fo=2, routed)           0.169     0.770    q_reg_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  q_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.392ns (69.874%)  route 0.600ns (30.126%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  q_reg_reg/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  q_reg_reg/Q
                         net (fo=1, routed)           0.233     0.374    Q_OBUF
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.419 r  Q_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.367     0.786    Q_n_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.992 r  Q_n_OBUF_inst/O
                         net (fo=0)                   0.000     1.992    Q_n
    U16                                                               r  Q_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.372ns (63.531%)  route 0.787ns (36.469%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  q_reg_reg_lopt_replica/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.787     0.928    q_reg_reg_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.159 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     2.159    Q
    E19                                                               r  Q (OUT)
  -------------------------------------------------------------------    -------------------





