<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PL_SPI_ADF4159_v1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>o_SPI_Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_SPI_Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PL_SPI_ADF4159_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3b47d77a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>PL_SPI_ADF4159_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3b47d77a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dfc3df4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>o_SPI_Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_SPI_MISO</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_SPI_CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PL_SPI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PL_SPI_ADF4159_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PL_SPI_ADF4159_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bdc0cf38</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PL_SPI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PL_SPI_ADF4159_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PL_SPI_ADF4159_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PL_SPI_ADF4159_v1_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dfc3df4a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PL_SPI_ADF4159_v1_0_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PL_SPI_ADF4159_v1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PL_SPI_ADF4159_v1_0_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-12-10T07:01:48Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@143b37eb_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/pl_spi_adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39c4436c_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/pl_spi_adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d98bb40_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/pl_spi_adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@619eabb3_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/pl_spi_adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fccffc7_ARCHIVE_LOCATION">c:/users/0/midget/skl/ip_repo/pl_spi_adf4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65ec2acb_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1223f0ed_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@784b7ef6_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@745801e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e6a2af3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e144ab4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d3726bd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2410af7d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b6e2728_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10eb6390_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75e89116_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fb30ba6_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e5b78eb_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a4255cb_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb250a3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41d0375e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51d809a3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7256612a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65a45c93_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aabee51_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c6dd8ed_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@440485b4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e8e5be5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@588f7a2c_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4218bbfd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a36db40_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@211eb116_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d28f2cc_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ed2374_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@106f5326_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@abc53d1_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ad730e3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a41e66e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@206b6857_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13aed071_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51d3ce7f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d0138e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32616c70_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@743d8e3d_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53c34780_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@169ef941_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@519ab184_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1519d4d8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d25a03a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59025c04_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22eeb375_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40b437f5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d14a265_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@187bee25_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fda6c4f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aa561f7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@535c7ee9_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8b5f326_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@626ea859_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a7de86_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b079ba4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c827df5_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d85ed73_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d839188_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@164b23d3_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e39e2b2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23b25eb4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@239dc40a_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35604da7_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45d35424_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218c81f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7878dfaa_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54ccc15e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12d66155_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36962b19_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4025c028_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fc3ca36_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1403c871_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d0480b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@511d80c1_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f51c534_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3124c77f_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a68dcde_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@659731cb_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@699a1e65_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b384cd_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fba7364_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6442a4f2_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a1ad54e_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19b3fbaf_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3faf362_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66208f69_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1eb0cae4_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5389427b_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77c1d7f8_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b47e678_ARCHIVE_LOCATION">c:/Users/0/Midget/SKL/ip_repo/PL_SPI_ADF4159_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c1c9180c"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="07510b90"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9a6ac2ad"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="20f50d64"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d712a10f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
