[{"DBLP title": "DRAGON: Dynamic Recurrent Accelerator for Graph Online Convolution.", "DBLP authors": ["Jos\u00e9 Romero Hung", "Chao Li", "Taolei Wang", "Jinyang Guo", "Pengyu Wang", "Chuanming Shao", "Jing Wang", "Guoyong Shi", "Xiangwen Liu", "Hanqing Wu"], "year": 2023, "doi": "https://doi.org/10.1145/3524124", "OA papers": [{"PaperId": "https://openalex.org/W4281391768", "PaperTitle": "DRAGON: Dynamic Recurrent Accelerator for Graph Online Convolution", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shanghai Jiao Tong University": 8.0, "Alibaba Group (China)": 2.0}, "Authors": ["Jos\u00e9 Romero Hung", "Chao Li", "Taolei Wang", "Jinyang Guo", "Pengyu Wang", "Chuanming Shao", "Jing Wang", "Guoyong Shi", "Xiangwen Liu", "Hanqing Wu"]}, {"PaperId": "https://openalex.org/W4281391768", "PaperTitle": "DRAGON: Dynamic Recurrent Accelerator for Graph Online Convolution", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shanghai Jiao Tong University": 8.0, "Alibaba Group (China)": 2.0}, "Authors": ["Jos\u00e9 Romero Hung", "Chao Li", "Taolei Wang", "Jinyang Guo", "Pengyu Wang", "Chuanming Shao", "Jing Wang", "Guoyong Shi", "Xiangwen Liu", "Hanqing Wu"]}]}, {"DBLP title": "Memory-Throughput Trade-off for CNN-Based Applications at the Edge.", "DBLP authors": ["Svetlana Minakova", "Todor P. Stefanov"], "year": 2023, "doi": "https://doi.org/10.1145/3527457", "OA papers": [{"PaperId": "https://openalex.org/W4220816781", "PaperTitle": "Memory-Throughput Trade-off for CNN-Based Applications at the Edge", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Leiden University": 2.0}, "Authors": ["Svetlana Minakova", "Todor Stefanov"]}]}, {"DBLP title": "Encoder-Decoder Networks for Analyzing Thermal and Power Delivery Networks.", "DBLP authors": ["Vidya A. Chhabria", "Vipul Ahuja", "Ashwath Prabhu", "Nikhil Patil", "Palkesh Jain", "Sachin S. Sapatnekar"], "year": 2023, "doi": "https://doi.org/10.1145/3526115", "OA papers": [{"PaperId": "https://openalex.org/W3210851702", "PaperTitle": "Encoder-Decoder Networks for Analyzing Thermal and Power Delivery Networks", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Vidya A. Chhabria", "Vipul Ahuja", "Ashwath Prabhu", "Nikhil A. Patil", "Palkesh Jain", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "A Learning-based Methodology for Scenario-aware Mapping of Soft Real-time Applications onto Heterogeneous MPSoCs.", "DBLP authors": ["Jan Spieck", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2023, "doi": "https://doi.org/10.1145/3529230", "OA papers": [{"PaperId": "https://openalex.org/W4220914893", "PaperTitle": "A Learning-based Methodology for Scenario-aware Mapping of Soft Real-time Applications onto Heterogeneous MPSoCs", "Year": 2022, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg": 3.0}, "Authors": ["Jan Spieck", "Stefan Wildermann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "ESPSim: An Efficient Scalable Power Grid Simulator Based on Parallel Algebraic Multigrid.", "DBLP authors": ["Chunqiao Li", "Chengtao An", "Fan Yang", "Xuan Zeng"], "year": 2023, "doi": "https://doi.org/10.1145/3529533", "OA papers": [{"PaperId": "https://openalex.org/W4280562550", "PaperTitle": "ESPSim: An Efficient Scalable Power Grid Simulator Based on Parallel Algebraic Multigrid", "Year": 2022, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 2.5}, "Authors": ["Chunqiao Li", "Chengtao An", "Fan Yang", "Xuan Zeng"]}]}, {"DBLP title": "Rescuing ReRAM-based Neural Computing Systems from Device Variation.", "DBLP authors": ["Chenglong Huang", "Nuo Xu", "Junwei Zeng", "Wenqing Wang", "Yihong Hu", "Liang Fang", "Desheng Ma", "Yanting Chen"], "year": 2023, "doi": "https://doi.org/10.1145/3533706", "OA papers": [{"PaperId": "https://openalex.org/W4293236956", "PaperTitle": "Rescuing ReRAM-based Neural Computing Systems from Device Variation", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National University of Defense Technology": 6.0, "Bank of China": 1.0}, "Authors": ["Chenglong Huang", "Nuo Xu", "Junwei Zeng", "Wenqing Wang", "Yihong Hu", "Liang Fang", "Desheng Ma", "Yanting Chen"]}]}, {"DBLP title": "Memory-aware Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems.", "DBLP authors": ["Bo Ding", "Jinglei Huang", "Qi Xu", "Junpeng Wang", "Song Chen", "Yi Kang"], "year": 2023, "doi": "https://doi.org/10.1145/3534968", "OA papers": [{"PaperId": "https://openalex.org/W4281288286", "PaperTitle": "Memory-aware Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Science and Technology of China": 6.0}, "Authors": ["Bo Ding", "Jinglei Huang", "Qi Xu", "Junpeng Wang", "Song Chen", "Yi Kang"]}]}, {"DBLP title": "AIMCU-MESO: An In-Memory Computing Unit Constructed by MESO Device.", "DBLP authors": ["Junwei Zeng", "Nuo Xu", "Yabo Chen", "Chenglong Huang", "Zhiwei Li", "Liang Fang"], "year": 2023, "doi": "https://doi.org/10.1145/3539575", "OA papers": [{"PaperId": "https://openalex.org/W4281557968", "PaperTitle": "AIMCU-MESO: An In-Memory Computing Unit Constructed by MESO Device", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 5.5, "Wuhan National Laboratory for Optoelectronics": 0.5}, "Authors": ["Junwei Zeng", "Nuo Xu", "Yabo Chen", "Chenglong Huang", "Zhiwei Li", "Liang Fang"]}]}, {"DBLP title": "CoVerPlan: A Comprehensive Verification Planning Framework Leveraging PSS Specifications.", "DBLP authors": ["Sourav Das", "Sayandeep Sanyal", "Aritra Hazra", "Pallab Dasgupta"], "year": 2023, "doi": "https://doi.org/10.1145/3543175", "OA papers": [{"PaperId": "https://openalex.org/W4293083971", "PaperTitle": "CoVerPlan: A <u>Co</u> mprehensive <u>Ver</u> ification <u>Plan</u> ning Framework Leveraging PSS Specifications", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0}, "Authors": ["Sourav Das", "S. Sanyal", "Aritra Hazra", "Pallab Dasgupta"]}]}, {"DBLP title": "E2-VOR: An End-to-End En/Decoder Architecture for Efficient Video Object Recognition.", "DBLP authors": ["Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang"], "year": 2023, "doi": "https://doi.org/10.1145/3543852", "OA papers": [{"PaperId": "https://openalex.org/W4283008733", "PaperTitle": "E <sup>2</sup> -VOR: An End-to-End En/Decoder Architecture for Efficient Video Object Recognition", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 3.0}, "Authors": ["Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang"]}]}, {"DBLP title": "A Multilevel Spectral Framework for Scalable Vectorless Power/Thermal Integrity Verification.", "DBLP authors": ["Zhiqiang Zhao", "Zhuo Feng"], "year": 2023, "doi": "https://doi.org/10.1145/3529534", "OA papers": [{"PaperId": "https://openalex.org/W4282935176", "PaperTitle": "A Multilevel Spectral Framework for Scalable Vectorless Power/Thermal Integrity Verification", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Stevens Institute of Technology": 2.0}, "Authors": ["Zhiqiang Zhao", "Zhuo Feng"]}]}, {"DBLP title": "Structured Dynamic Precision for Deep Neural Networks Quantization.", "DBLP authors": ["Kai Huang", "Bowen Li", "Dongliang Xiong", "Haitian Jiang", "Xiaowen Jiang", "Xiaolang Yan", "Luc Claesen", "Dehong Liu", "Junjian Chen", "Zhili Liu"], "year": 2023, "doi": "https://doi.org/10.1145/3549535", "OA papers": [{"PaperId": "https://openalex.org/W4285798357", "PaperTitle": "Structured Dynamic Precision for Deep Neural Networks Quantization", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Zhejiang University": 6.0, "Hasselt University": 1.0, "China Southern Power Grid (China)": 2.0}, "Authors": ["Kai Huang", "Bowen Li", "Dongliang Xiong", "Haitian Jiang", "Xiaowen Jiang", "Xiaolang Yan", "Luc Claesen", "Dehong Liu", "Junjian Chen", "Zhili Liu"]}]}, {"DBLP title": "Accuracy Configurable Adders with Negligible Delay Overhead in Exact Operating Mode.", "DBLP authors": ["Farhad Ebrahimi-Azandaryani", "Omid Akbari", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2023, "doi": "https://doi.org/10.1145/3549936", "OA papers": [{"PaperId": "https://openalex.org/W4308520830", "PaperTitle": "Accuracy Configurable Adders with Negligible Delay Overhead in Exact Operating Mode", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 2.0, "Tarbiat Modares University": 1.0, "University of Southern California": 2.0}, "Authors": ["Farhad Ebrahimi-Azandaryani", "Omid Akbari", "Mehdi Kamal", "Ali Afzali\u2010Kusha", "Massoud Pedram"]}]}, {"DBLP title": "A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks: Theory and Applications.", "DBLP authors": ["Daniela S\u00e1nchez", "Lorenzo Servadei", "Gamze Naz Kiprit", "Robert Wille", "Wolfgang Ecker"], "year": 2023, "doi": "https://doi.org/10.1145/3543853", "OA papers": [{"PaperId": "https://openalex.org/W4282821489", "PaperTitle": "A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks: Theory and Applications", "Year": 2023, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Infineon Technologies (Germany)": 2.0, "Technical University of Munich": 3.0}, "Authors": ["Daniela S\u00e1nchez Lopera", "Lorenzo Servadei", "Gamze Naz Kiprit", "Robert Wille", "Wolfgang Ecker"]}, {"PaperId": "https://openalex.org/W4282821489", "PaperTitle": "A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks: Theory and Applications", "Year": 2022, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Infineon Technologies (Germany)": 2.0, "Technical University of Munich": 3.0}, "Authors": ["Daniela S\u00e1nchez Lopera", "Lorenzo Servadei", "Gamze Naz Kiprit", "Robert Wille", "Wolfgang Ecker"]}]}, {"DBLP title": "A Survey and Perspective on Artificial Intelligence for Security-Aware Electronic Design Automation.", "DBLP authors": ["David Selasi Koblah", "Rabin Yu Acharya", "Daniel E. Capecci", "Olivia P. Dizon-Paradis", "Shahin Tajik", "Fatemeh Ganji", "Damon L. Woodard", "Domenic Forte"], "year": 2023, "doi": "https://doi.org/10.1145/3563391", "OA papers": [{"PaperId": "https://openalex.org/W4296593671", "PaperTitle": "A Survey and Perspective on Artificial Intelligence for Security-Aware Electronic Design Automation", "Year": 2022, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Florida": 6.0, "Worcester Polytechnic Institute": 2.0}, "Authors": ["David Selasi Koblah", "Rabin Yu Acharya", "Daniel E. Capecci", "Olivia P. Dizon-Paradis", "Shahin Tajik", "Fatemeh Ganji", "Damon L. Woodard", "Domenic Forte"]}]}, {"DBLP title": "Power Converter Circuit Design Automation Using Parallel Monte Carlo Tree Search.", "DBLP authors": ["Shaoze Fan", "Shun Zhang", "Jianbo Liu", "Ningyuan Cao", "Xiaoxiao Guo", "Jing Li", "Xin Zhang"], "year": 2023, "doi": "https://doi.org/10.1145/3549538", "OA papers": [{"PaperId": "https://openalex.org/W4286493996", "PaperTitle": "Power Converter Circuit Design Automation Using Parallel Monte Carlo Tree Search", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"New Jersey Institute of Technology": 2.0, "IBM (United States)": 1.0, "University of Notre Dame": 2.0, "Meta (United States)": 1.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Shaoze Fan", "Shun Zhang", "Jianbo Liu", "Ningyuan Cao", "Xiaoxiao Guo", "Jing Li", "Xin Zhang"]}]}, {"DBLP title": "Machine Learning Assisted Circuit Sizing Approach for Low-Voltage Analog Circuits with Efficient Variation-Aware Optimization.", "DBLP authors": ["Ling-Yen Song", "Chih-Yun Chou", "Tung-Chieh Kuo", "Chien-Nan Liu", "Juinn-Dar Huang"], "year": 2023, "doi": "https://doi.org/10.1145/3567422", "OA papers": [{"PaperId": "https://openalex.org/W4304944806", "PaperTitle": "Machine Learning Assisted Circuit Sizing Approach for Low-Voltage Analog Circuits with Efficient Variation-Aware Optimization", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0}, "Authors": ["Ling-Yen Song", "Chih-Yun Chou", "Tung-Chieh Kuo", "Chien\u2010Nan Jimmy Liu", "Juinn-Dar Huang"]}]}, {"DBLP title": "Performance-driven Wire Sizing for Analog Integrated Circuits.", "DBLP authors": ["Yaguang Li", "Yishuang Lin", "Meghna Madhusudan", "Arvind K. Sharma", "Sachin S. Sapatnekar", "Ramesh Harjani", "Jiang Hu"], "year": 2023, "doi": "https://doi.org/10.1145/3559542", "OA papers": [{"PaperId": "https://openalex.org/W4293182229", "PaperTitle": "Performance-driven Wire Sizing for Analog Integrated Circuits", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas A&M University": 3.0, "University of Minnesota": 4.0}, "Authors": ["Yaguang Li", "Yishuang Lin", "Meghna Madhusudan", "Arvind Sharma", "Sachin S. Sapatnekar", "Ramesh Harjani", "Jiang Hu"]}]}, {"DBLP title": "Machine-learning-driven Architectural Selection of Adders and Multipliers in Logic Synthesis.", "DBLP authors": ["Jiawen Cheng", "Yong Xiao", "Yun Shao", "Guanghai Dong", "Songlin Lyu", "Wenjian Yu"], "year": 2023, "doi": "https://doi.org/10.1145/3560712", "OA papers": [{"PaperId": "https://openalex.org/W4294733776", "PaperTitle": "Machine-learning-driven Architectural Selection of Adders and Multipliers in Logic Synthesis", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Jiawen Cheng", "Yong Xiao", "Yun Shao", "Guanghai Dong", "Songlin Lyu", "Wenjian Yu"]}]}, {"DBLP title": "GraphPlanner: Floorplanning with Graph Neural Network.", "DBLP authors": ["Yiting Liu", "Ziyi Ju", "Zhengming Li", "Mingzhi Dong", "Hai Zhou", "Jia Wang", "Fan Yang", "Xuan Zeng", "Li Shang"], "year": 2023, "doi": "https://doi.org/10.1145/3555804", "OA papers": [{"PaperId": "https://openalex.org/W4292092927", "PaperTitle": "GraphPlanner: Floorplanning with Graph Neural Network", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fudan University": 6.0, "Illinois Institute of Technology": 1.0, "Shanghai Fudan Microelectronics (China)": 1.0}, "Authors": ["Yiting Liu", "Ziyi Ju", "Zhengming Li", "Mingzhi Dong", "Hai Zhou", "Jia Wang", "Fan Yang", "Xuan Zeng", "Li Shang"]}]}, {"DBLP title": "Efficient Test Chip Design via Smart Computation.", "DBLP authors": ["Chenlei Fang", "Qicheng Huang", "Zeye Liu", "Ruizhou Ding", "Ronald D. Blanton"], "year": 2023, "doi": "https://doi.org/10.1145/3558393", "OA papers": [{"PaperId": "https://openalex.org/W4295290224", "PaperTitle": "Efficient Test Chip Design via Smart Computation", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 5.0}, "Authors": ["Chenlei Fang", "Qicheng Huang", "Zeye Liu", "Ruizhou Ding", "R. D. Blanton"]}]}, {"DBLP title": "Learning-based Phase-aware Multi-core CPU Workload Forecasting.", "DBLP authors": ["Erika Susana Alcorta Lozano", "Andreas Gerstlauer"], "year": 2023, "doi": "https://doi.org/10.1145/3564929", "OA papers": [{"PaperId": "https://openalex.org/W4307561137", "PaperTitle": "Learning-based Phase-aware Multi-core CPU Workload Forecasting", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["E. Lozano", "Andreas Gerstlauer"]}]}, {"DBLP title": "Machine Learning Based Framework for Fast Resource Estimation of RTL Designs Targeting FPGAs.", "DBLP authors": ["Benzheng Li", "Xi Zhang", "Hailong You", "Zhongdong Qi", "Yuming Zhang"], "year": 2023, "doi": "https://doi.org/10.1145/3555047", "OA papers": [{"PaperId": "https://openalex.org/W4297999712", "PaperTitle": "Machine Learning Based Framework for Fast Resource Estimation of RTL Designs Targeting FPGAs", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Xidian University": 5.0}, "Authors": ["Benzheng Li", "Xi Zhang", "Hailong You", "Zhongdong Qi", "Yuming Zhang"]}]}, {"DBLP title": "Graph Neural Networks for High-Level Synthesis Design Space Exploration.", "DBLP authors": ["Lorenzo Ferretti", "Andrea Cini", "Georgios Zacharopoulos", "Cesare Alippi", "Laura Pozzi"], "year": 2023, "doi": "https://doi.org/10.1145/3570925", "OA papers": [{"PaperId": "https://openalex.org/W4308916273", "PaperTitle": "Graph Neural Networks for High-Level Synthesis Design Space Exploration", "Year": 2022, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Los Angeles": 1.0, "Universit\u00e0 della Svizzera italiana": 2.0, "Dalle Molle Institute for Artificial Intelligence Research": 1.0}, "Authors": ["Lorenzo Ferretti", "Andrea Cini", "Georgios Zacharopoulos", "Cesare Alippi", "Laura Pozzi"]}]}, {"DBLP title": "Training PPA Models for Embedded Memories on a Low-data Diet.", "DBLP authors": ["Felix Last", "Ulf Schlichtmann"], "year": 2023, "doi": "https://doi.org/10.1145/3556539", "OA papers": [{"PaperId": "https://openalex.org/W4291145422", "PaperTitle": "Training PPA Models for Embedded Memories on a Low-data Diet", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (Germany)": 0.5, "Technical University of Munich": 1.5}, "Authors": ["Felix Last", "Ulf Schlichtmann"]}]}, {"DBLP title": "BoA-PTA: A Bayesian Optimization Accelerated PTA Solver for SPICE Simulation.", "DBLP authors": ["Wei W. Xing", "Xiang Jin", "Tian Feng", "Dan Niu", "Weisheng Zhao", "Zhou Jin"], "year": 2023, "doi": "https://doi.org/10.1145/3555805", "OA papers": [{"PaperId": "https://openalex.org/W4291202462", "PaperTitle": "BoA-PTA: A Bayesian Optimization Accelerated PTA Solver for SPICE Simulation", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Beihang University": 3.0, "China University of Petroleum, Beijing": 2.0, "Southeast University": 1.0}, "Authors": ["Wei Xing", "Xiang Jin", "Feng Tian", "Dan Niu", "Weisheng Zhao", "Zhou Jin"]}]}, {"DBLP title": "A Symbolic Approach to Detecting Hardware Trojans Triggered by Don't Care Transitions.", "DBLP authors": ["Ruochen Dai", "Tuba Yavuz"], "year": 2023, "doi": "https://doi.org/10.1145/3558392", "OA papers": [{"PaperId": "https://openalex.org/W3211476435", "PaperTitle": "A Symbolic Approach to Detecting Hardware Trojans Triggered by Don\u2019t Care Transitions", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Ruochen Dai", "Tuba Yavuz"]}]}, {"DBLP title": "Application Mapping and Control-system Design for Microfluidic Biochips with Distributed Channel Storage.", "DBLP authors": ["Zhisheng Chen", "Wenzhong Guo", "Genggeng Liu", "Xing Huang"], "year": 2023, "doi": "https://doi.org/10.1145/3564288", "OA papers": [{"PaperId": "https://openalex.org/W4297239162", "PaperTitle": "Application Mapping and Control-system Design for Microfluidic Biochips with Distributed Channel Storage", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fuzhou University": 3.0, "Northwestern Polytechnical University": 1.0}, "Authors": ["Zhisheng Chen", "Wenzhong Guo", "Genggeng Liu", "Xing Huang"]}]}, {"DBLP title": "Accelerating Graph Computations on 3D NoC-Enabled PIM Architectures.", "DBLP authors": ["Dwaipayan Choudhury", "Lizhi Xiang", "Aravind Sukumaran-Rajam", "Anantharaman Kalyanaraman", "Partha Pratim Pande"], "year": 2023, "doi": "https://doi.org/10.1145/3564290", "OA papers": [{"PaperId": "https://openalex.org/W4303427201", "PaperTitle": "Accelerating Graph Computations on 3D NoC-Enabled PIM Architectures", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Washington State University": 5.0}, "Authors": ["Dwaipayan Choudhury", "Lizhi Xiang", "Aravind Sukumaran-Rajam", "Ananth Kalyanaraman", "Partha Pratim Pande"]}]}, {"DBLP title": "Virtuoso: Energy- and Latency-aware Streamlining of Streaming Videos on Systems-on-Chips.", "DBLP authors": ["Jayoung Lee", "Pengcheng Wang", "Ran Xu", "Sarthak Jain", "Venkat Dasari", "Noah Weston", "Yin Li", "Saurabh Bagchi", "Somali Chaterji"], "year": 2023, "doi": "https://doi.org/10.1145/3564289", "OA papers": [{"PaperId": "https://openalex.org/W4300865491", "PaperTitle": "<scp>Virtuoso</scp> : Energy- and Latency-aware Streamlining of Streaming Videos on Systems-on-Chips", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 5.0, "University High School": 1.0, "DEVCOM Army Research Laboratory": 2.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Jayoung Lee", "Pengcheng Wang", "Ran Xu", "Sarthak Jain", "Venkat Dasari", "Noah Weston", "Yin Li", "Saurabh Bagchi", "Somali Chaterji"]}]}, {"DBLP title": "Design of Synthesis-time Vectorized Arithmetic Hardware for Tapered Floating-point Addition and Subtraction.", "DBLP authors": ["Ashish Reddy Bommana", "Susheel Ujwal Siddamshetty", "Pudi Dhilleswararao", "Arvind Thumatti K. R.", "Srinivas Boppu", "M. Sabarimalai Manikandan", "Linga Reddy Cenkeramaddi"], "year": 2023, "doi": "https://doi.org/10.1145/3567423", "OA papers": [{"PaperId": "https://openalex.org/W4303647553", "PaperTitle": "Design of Synthesis-time Vectorized Arithmetic Hardware for Tapered Floating-point Addition and Subtraction", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Bhubaneswar": 6.0, "University of Agder": 1.0}, "Authors": ["Ashish Reddy Bommana", "Susheel Ujwal Siddamshetty", "Dhilleswararao Pudi", "T.K.R Arvind", "Srinivas Boppu", "M. Sabarimalai Manikandan", "Linga Reddy Cenkeramaddi"]}]}, {"DBLP title": "Auto-tuning Fixed-point Precision with TVM on RISC-V Packed SIMD Extension.", "DBLP authors": ["Chun-Chieh Yang", "Yi-Ru Chen", "Hui-Hsin Liao", "Yuan-Ming Chang", "Jenq-Kuen Lee"], "year": 2023, "doi": "https://doi.org/10.1145/3569939", "OA papers": [{"PaperId": "https://openalex.org/W4307922031", "PaperTitle": "Auto-tuning Fixed-point Precision with TVM on RISC-V Packed SIMD Extension", "Year": 2022, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 5.0}, "Authors": ["Chun\u2010Chieh Yang", "Yi-Ru Chen", "Hui-Hsin Liao", "Yuan\u2010Ming Chang", "Jenq\u2010Kuen Lee"]}]}, {"DBLP title": "Hardware-aware Quantization/Mapping Strategies for Compute-in-Memory Accelerators.", "DBLP authors": ["Shanshi Huang", "Hongwu Jiang", "Shimeng Yu"], "year": 2023, "doi": "https://doi.org/10.1145/3569940", "OA papers": [{"PaperId": "https://openalex.org/W4307927141", "PaperTitle": "Hardware-aware Quantization/Mapping Strategies for Compute-in-Memory Accelerators", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Shanshi Huang", "Hongwu Jiang", "Shimeng Yu"]}]}, {"DBLP title": "GANDSE: Generative Adversarial Network-based Design Space Exploration for Neural Network Accelerator Design.", "DBLP authors": ["Lang Feng", "Wenjian Liu", "Chuliang Guo", "Ke Tang", "Cheng Zhuo", "Zhongfeng Wang"], "year": 2023, "doi": "https://doi.org/10.1145/3570926", "OA papers": [{"PaperId": "https://openalex.org/W4308731133", "PaperTitle": "GANDSE: Generative Adversarial Network-based Design Space Exploration for Neural Network Accelerator Design", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanjing University": 4.0, "Zhejiang University": 2.0}, "Authors": ["Lang Feng", "Wenjian Liu", "Chuliang Guo", "Ke Tang", "Cheng Zhuo", "Zhongfeng Wang"]}]}, {"DBLP title": "DDAM: Data Distribution-Aware Mapping of CNNs on Processing-In-Memory Systems.", "DBLP authors": ["Junpeng Wang", "Haitao Du", "Bo Ding", "Qi Xu", "Song Chen", "Yi Kang"], "year": 2023, "doi": "https://doi.org/10.1145/3576196", "OA papers": [{"PaperId": "https://openalex.org/W4311609527", "PaperTitle": "DDAM: <u>D</u> ata <u>D</u> istribution- <u>A</u> ware <u>M</u> apping of CNNs on Processing-In-Memory Systems", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Science and Technology of China": 6.0}, "Authors": ["Junpeng Wang", "Haitao Du", "Bo Ding", "Qi Xu", "Song Chen", "Yi Kang"]}]}, {"DBLP title": "A Switching NMOS Based Single Ended Sense Amplifier for High Density SRAM Applications.", "DBLP authors": ["Bhawna Rawat", "Poornima Mittal"], "year": 2023, "doi": "https://doi.org/10.1145/3576198", "OA papers": [{"PaperId": "https://openalex.org/W4311410228", "PaperTitle": "A Switching NMOS Based Single Ended Sense Amplifier for High Density SRAM Applications", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Delhi Technological University": 2.0}, "Authors": ["Bhawna Rawat", "Poornima Mittal"]}]}, {"DBLP title": "Inferencing on Edge Devices: A Time- and Space-aware Co-scheduling Approach.", "DBLP authors": ["Danny Pereira", "Anirban Ghose", "Sumana Ghosh", "Soumyajit Dey"], "year": 2023, "doi": "https://doi.org/10.1145/3576197", "OA papers": [{"PaperId": "https://openalex.org/W4311609529", "PaperTitle": "Inferencing on Edge Devices: A Time- and Space-aware Co-scheduling Approach", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Indian Statistical Institute": 1.0}, "Authors": ["Danny Pereira", "Anirban Ghose", "Sumana Ghosh", "Soumyajit Dey"]}]}, {"DBLP title": "Component Fault Diagnosability of Hierarchical Cubic Networks.", "DBLP authors": ["Yanze Huang", "Kui Wen", "Limei Lin", "Li Xu", "Sun-Yuan Hsieh"], "year": 2023, "doi": "https://doi.org/10.1145/3577018", "OA papers": [{"PaperId": "https://openalex.org/W4317209835", "PaperTitle": "Component Fault Diagnosability of Hierarchical Cubic Networks", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fujian University of Technology": 2.0, "Fujian Normal University": 2.0, "National Cheng Kung University": 1.0}, "Authors": ["Yanze Huang", "K. Wen", "Limei Lin", "Li Xu", "Sun\u2010Yuan Hsieh"]}]}, {"DBLP title": "CNNFlow: Memory-driven Data Flow Optimization for Convolutional Neural Networks.", "DBLP authors": ["Qi Nie", "Sharad Malik"], "year": 2023, "doi": "https://doi.org/10.1145/3577017", "OA papers": [{"PaperId": "https://openalex.org/W4313408248", "PaperTitle": "CNNFlow: Memory-driven Data Flow Optimization for Convolutional Neural Networks", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Qi Nie", "Sharad Malik"]}, {"PaperId": "https://openalex.org/W4313408248", "PaperTitle": "CNNFlow: Memory-driven Data Flow Optimization for Convolutional Neural Networks", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Qi Nie", "Sharad Malik"]}]}, {"DBLP title": "Multi-Objective Optimization for Safety-Related Available E/E Architectures Scoping Highly Automated Driving Vehicles.", "DBLP authors": ["Ricardo Gonzalez de Oliveira", "Nicolas Navet", "Achim Henkel"], "year": 2023, "doi": "https://doi.org/10.1145/3582004", "OA papers": [{"PaperId": "https://openalex.org/W4318041430", "PaperTitle": "Multi-Objective Optimization for Safety-Related Available E/E Architectures Scoping Highly Automated Driving Vehicles", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Luxembourg": 1.5, "Robert Bosch (Germany)": 1.5}, "Authors": ["Ricardo Gonzalez de Oliveira", "Nicolas Navet", "Achim Henkel"]}]}, {"DBLP title": "Low-energy Pipelined Hardware Design for Approximate Medium Filter.", "DBLP authors": ["Mervat M. A. Mahmoud", "Nahla E. Elashkar", "Heba H. Draz"], "year": 2023, "doi": "https://doi.org/10.1145/3582005", "OA papers": [{"PaperId": "https://openalex.org/W4318041434", "PaperTitle": "Low-energy Pipelined Hardware Design for Approximate Medium Filter", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"British University in Egypt": 1.0, "Electronics Research Institute": 2.0}, "Authors": ["Mervat M. A. Mahmoud", "Nahla Elashkar", "H. H. Draz"]}]}, {"DBLP title": "Accurately Measuring Contention in Mesh NoCs in Time-Sensitive Embedded Systems.", "DBLP authors": ["Jordi Cardona", "Carles Hern\u00e1ndez", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"], "year": 2023, "doi": "https://doi.org/10.1145/3582006", "OA papers": [{"PaperId": "https://openalex.org/W4317831464", "PaperTitle": "Accurately Measuring Contention in Mesh NoCs in Time-Sensitive Embedded Systems", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Barcelona Supercomputing Center": 2.333333333333333, "Universitat Polit\u00e8cnica de Catalunya": 2.333333333333333, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 0.3333333333333333}, "Authors": ["Jordi Cardona", "Carles Hern\u00e1ndez", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"]}]}, {"DBLP title": "Towards LDPC Read Performance of 3D Flash Memories with Layer-induced Error Characteristics.", "DBLP authors": ["Yajuan Du", "Siyi Huang", "Yao Zhou", "Qiao Li"], "year": 2023, "doi": "https://doi.org/10.1145/3585075", "OA papers": [{"PaperId": "https://openalex.org/W4322496126", "PaperTitle": "Towards LDPC Read Performance of 3D Flash Memories with Layer-induced Error Characteristics", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Wuhan University of Technology": 3.0, "Xiamen University": 1.0}, "Authors": ["Yajuan Du", "Siyi Huang", "Yao Zhou", "Qiao Li"]}]}, {"DBLP title": "Fast Area Optimization Approach for XNOR/OR-based Fixed Polarity Reed-Muller Logic Circuits based on Multi-strategy Wolf Pack Algorithm.", "DBLP authors": ["Yuhao Zhou", "Zhenxue He", "Jianhui Jiang", "Jia Liu", "Juncai He", "Tao Wang", "Limin Xiao", "Xiang Wang"], "year": 2023, "doi": "https://doi.org/10.1145/3587818", "OA papers": [{"PaperId": "https://openalex.org/W4324142445", "PaperTitle": "Fast Area Optimization Approach for XNOR/OR-based Fixed Polarity Reed-Muller Logic Circuits based on Multi-strategy Wolf Pack Algorithm", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tongji University": 2.0, "Hebei Agricultural University": 2.5, "Northeastern University": 0.5, "Beijing Information Science & Technology University": 1.0, "Beihang University": 2.0}, "Authors": ["Yuhao Zhou", "Zhenxue He", "Jianhui Jiang", "Jia Liu", "Juncai He", "Tao Wang", "Limin Xiao", "Xiang Wang"]}]}, {"DBLP title": "Test Point Insertion for Multi-Cycle Power-On Self-Test.", "DBLP authors": ["Senling Wang", "Xihong Zhou", "Yoshinobu Higami", "Hiroshi Takahashi", "Hiroyuki Iwata", "Yoichi Maeda", "Jun Matsushima"], "year": 2023, "doi": "https://doi.org/10.1145/3563552", "OA papers": [{"PaperId": "https://openalex.org/W4296593725", "PaperTitle": "Test Point Insertion for Multi-Cycle Power-On Self-Test", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ehime University": 4.0, "Renesas Electronics (Japan)": 3.0}, "Authors": ["Senling Wang", "Xihong Zhou", "Yoshinobu Higami", "Hiroshi Takahashi", "Hiroyuki Iwata", "Yoichi Maeda", "Jun Matsushima"]}]}, {"DBLP title": "Polling-Based Memory Interface.", "DBLP authors": ["Trung Le", "Zhao Zhang", "Zhichun Zhu"], "year": 2023, "doi": "https://doi.org/10.1145/3572919", "OA papers": [{"PaperId": "https://openalex.org/W4311119096", "PaperTitle": "Polling-Based Memory Interface", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois at Chicago": 3.0}, "Authors": ["Trung Thanh Le", "Zhao Zhang", "Zhichun Zhu"]}]}, {"DBLP title": "IMPRoVED: Integrated Method to Predict PostRouting setup Violations in Early Design Stages.", "DBLP authors": ["Suhas Krishna Kashyap", "Sule Ozev"], "year": 2023, "doi": "https://doi.org/10.1145/3572546", "OA papers": [{"PaperId": "https://openalex.org/W4310251154", "PaperTitle": "IMPRoVED: Integrated Method to Predict PostRouting setup Violations in Early Design Stages", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Suhas Krishna Kashyap", "Sule Ozev"]}]}, {"DBLP title": "Routability Optimization of Extreme Aspect Ratio Design through Non-uniform Placement Utilization and Selective Flip-flop Stacking.", "DBLP authors": ["Daijoon Hyun", "Sunwha Koh", "Younggwang Jung", "Taeyoung Kim", "Youngsoo Shin"], "year": 2023, "doi": "https://doi.org/10.1145/3573387", "OA papers": [{"PaperId": "https://openalex.org/W4322397556", "PaperTitle": "Routability Optimization of Extreme Aspect Ratio Design through Non-uniform Placement Utilization and Selective Flip-flop Stacking", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cheongju University": 1.0, "Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Daijoon Hyun", "Sunwha Koh", "Younggwang Jung", "Taeyoung Kim", "Youngsoo Shin"]}]}, {"DBLP title": "Multiterminal Pathfinding in Practical VLSI Systems with Deep Neural Networks.", "DBLP authors": ["Dmitry Utyamishev", "Inna Partin-Vaisband"], "year": 2023, "doi": "https://doi.org/10.1145/3564930", "OA papers": [{"PaperId": "https://openalex.org/W4304891868", "PaperTitle": "Multiterminal Pathfinding in Practical VLSI Systems with Deep Neural Networks", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["Dmitry Utyamishev", "Inna P.-Vaisband"]}, {"PaperId": "https://openalex.org/W4205428028", "PaperTitle": "Multiterminal Pathfinding in Practical VLSI Systems with Deep Neural Networks", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["Dmitry Utyamishev", "Inna P.-Vaisband"]}]}, {"DBLP title": "DAGSizer: A Directed Graph Convolutional Network Approach to Discrete Gate Sizing of VLSI Graphs.", "DBLP authors": ["Chung-Kuan Cheng", "Chester Holtz", "Andrew B. Kahng", "Bill Lin", "Uday Mallappa"], "year": 2023, "doi": "https://doi.org/10.1145/3577019", "OA papers": [{"PaperId": "https://openalex.org/W4313476040", "PaperTitle": "DAGSizer: A Directed Graph Convolutional Network Approach to Discrete Gate Sizing of VLSI Graphs", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Chung\u2010Kuan Cheng", "Chester Holtz", "Andrew B. Kahng", "Bill Lin", "Uday Mallappa"]}]}, {"DBLP title": "Routability-driven Power/Ground Network Optimization Based on Machine Learning.", "DBLP authors": ["Ping-Wei Huang", "Yao-Wen Chang"], "year": 2023, "doi": "https://doi.org/10.1145/3587817", "OA papers": [{"PaperId": "https://openalex.org/W4360948889", "PaperTitle": "Routability-driven Power/Ground Network Optimization Based on Machine Learning", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Ping-Wei Huang", "Yao\u2010Wen Chang"]}]}, {"DBLP title": "Worst-case Power Integrity Prediction Using Convolutional Neural Network.", "DBLP authors": ["Xiao Dong", "Yufei Chen", "Jun Chen", "Yucheng Wang", "Ji Li", "Tianming Ni", "Zhiguo Shi", "Xunzhao Yin", "Cheng Zhuo"], "year": 2023, "doi": "https://doi.org/10.1145/3564932", "OA papers": [{"PaperId": "https://openalex.org/W4300865726", "PaperTitle": "Worst-case Power Integrity Prediction Using Convolutional Neural Network", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Zhejiang University": 5.0, "Anhui Polytechnic University": 1.0}, "Authors": ["Xiao Dong", "Yufei Chen", "Jun Chen", "Yu-Cheng Wang", "Ji Li", "Tianming Ni", "Zhiguo Shi", "Xunzhao Yin", "Cheng Zhuo"]}]}, {"DBLP title": "ECO-GNN: Signoff Power Prediction Using Graph Neural Networks with Subgraph Approximation.", "DBLP authors": ["Yi-Chen Lu", "Siddhartha Nath", "Sai Pentapati", "Sung Kyu Lim"], "year": 2023, "doi": "https://doi.org/10.1145/3569942", "OA papers": [{"PaperId": "https://openalex.org/W4307641039", "PaperTitle": "ECO-GNN: Signoff Power Prediction Using Graph Neural Networks with Subgraph Approximation", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0, "Intel (United States)": 1.0}, "Authors": ["Yi\u2010Chen Lu", "Siddhartha Nath", "Sai Pentapati", "Sung Kyu Lim"]}]}, {"DBLP title": "CNN-Cap: Effective Convolutional Neural Network-based Capacitance Models for Interconnect Capacitance Extraction.", "DBLP authors": ["Dingcheng Yang", "Haoyuan Li", "Wenjian Yu", "Yuanbo Guo", "Wenjie Liang"], "year": 2023, "doi": "https://doi.org/10.1145/3564931", "OA papers": [{"PaperId": "https://openalex.org/W4297239078", "PaperTitle": "CNN-Cap: Effective Convolutional Neural Network-based Capacitance Models for Interconnect Capacitance Extraction", "Year": 2022, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Dingcheng Yang", "Haoyuan Li", "Wenjian Yu", "Yuanbo Guo", "Wenjie Liang"]}]}, {"DBLP title": "A Deep Learning Framework for Solving Stress-based Partial Differential Equations in Electromigration Analysis.", "DBLP authors": ["Tianshu Hou", "Peining Zhen", "Zhigang Ji", "Hai-Bao Chen"], "year": 2023, "doi": "https://doi.org/10.1145/3567424", "OA papers": [{"PaperId": "https://openalex.org/W4304147710", "PaperTitle": "A Deep Learning Framework for Solving Stress-based Partial Differential Equations in Electromigration Analysis", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 4.0}, "Authors": ["Tianshu Hou", "Peining Zhen", "Zhigang Ji", "Hai\u2010Bao Chen"]}]}, {"DBLP title": "CmpCNN: CMP Modeling with Transfer Learning CNN Architecture.", "DBLP authors": ["Qing Zhang", "Huajie Huang", "Jizuo Li", "Yuhang Zhang", "Yongfu Li"], "year": 2023, "doi": "https://doi.org/10.1145/3569941", "OA papers": [{"PaperId": "https://openalex.org/W4307366305", "PaperTitle": "CmpCNN: CMP Modeling with Transfer Learning CNN Architecture", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 5.0}, "Authors": ["Qing Zhang", "Huajie Huang", "Jizuo Li", "Yuhang Zhang", "Yongfu Li"]}]}, {"DBLP title": "A Problem-tailored Adversarial Deep Neural Network-Based Attack Model for Feed-Forward Physical Unclonable Functions.", "DBLP authors": ["Ahmad O. Aseeri"], "year": 2023, "doi": "https://doi.org/10.1145/3557742", "OA papers": [{"PaperId": "https://openalex.org/W4291972623", "PaperTitle": "A Problem-tailored Adversarial Deep Neural Network-Based Attack Model for Feed-Forward Physical Unclonable Functions", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Prince Sattam Bin Abdulaziz University": 1.0}, "Authors": ["Ahmad O. Aseeri"]}]}, {"DBLP title": "SwitchX: Gmin-Gmax Switching for Energy-efficient and Robust Implementation of Binarized Neural Networks on ReRAM Xbars.", "DBLP authors": ["Abhiroop Bhattacharjee", "Priyadarshini Panda"], "year": 2023, "doi": "https://doi.org/10.1145/3576195", "OA papers": [{"PaperId": "https://openalex.org/W4311409824", "PaperTitle": "<i>SwitchX</i> : Gmin-Gmax Switching for Energy-efficient and Robust Implementation of Binarized Neural Networks on ReRAM Xbars", "Year": 2022, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yale University": 2.0}, "Authors": ["Abhiroop Bhattacharjee", "Priyadarshini Panda"]}]}, {"DBLP title": "SecureTVM: A TVM-based Compiler Framework for Selective Privacy-preserving Neural Inference.", "DBLP authors": ["Po-Hsuan Huang", "Chia-Heng Tu", "Shen-Ming Chung", "Pei-Yuan Wu", "Tung-Lin Tsai", "Yi-An Lin", "Chun-Yi Dai", "Tzu-Yi Liao"], "year": 2023, "doi": "https://doi.org/10.1145/3579049", "OA papers": [{"PaperId": "https://openalex.org/W4313437286", "PaperTitle": "SecureTVM: A TVM-based Compiler Framework for Selective Privacy-preserving Neural Inference", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Cheng Kung University": 2.0, "Delta Electronics (Taiwan)": 1.0, "National Taiwan University": 5.0}, "Authors": ["Po-Hsuan Huang", "Chia-Heng Tu", "Shen\u2010Ming Chung", "Pei-Yuan Wu", "Tung\u2010Lin Tsai", "Yi-An Lin", "Chun-Yi Dai", "Tzu-Yi Liao"]}]}, {"DBLP title": "Optimal Pattern Retargeting in IEEE 1687 Networks: A SAT-based Upper-Bound Computation.", "DBLP authors": ["Abrar A. Ibrahim", "Ahmed M. Y. Ibrahim", "M. Watheq El-Kharashi", "Mona Safar"], "year": 2023, "doi": "https://doi.org/10.1145/3585074", "OA papers": [{"PaperId": "https://openalex.org/W4322397474", "PaperTitle": "Optimal Pattern Retargeting in IEEE 1687 Networks: A SAT-based Upper-Bound Computation", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ain Shams University": 2.5, "University of Twente": 1.0, "University of Victoria": 0.5}, "Authors": ["Abrar A. Ibrahim", "Ahmed Ibrahim", "M. Watheq El\u2010Kharashi", "Mona Safar"]}]}, {"DBLP title": "A Chisel Framework for Flexible Design Space Exploration through a Functional Approach.", "DBLP authors": ["Bruno Ferres", "Olivier Muller", "Fr\u00e9d\u00e9ric Rousseau"], "year": 2023, "doi": "https://doi.org/10.1145/3590769", "OA papers": [{"PaperId": "https://openalex.org/W4362632752", "PaperTitle": "A Chisel Framework for Flexible Design Space Exploration through a Functional Approach", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universit\u00e9 Grenoble Alpes": 1.0, "Centre National de la Recherche Scientifique": 1.0, "Institut polytechnique de Grenoble": 1.0}, "Authors": ["Bruno Ferres", "Olivier Muller", "Fr\u00e9d\u00e9ric Rousseau"]}]}, {"DBLP title": "Harmonic Estimation and Comparative Analysis of Ultra-High Speed Flip-Flop and Latch Topologies for Low Power and High Performance Future Generation Micro-/Nano Electronic Systems.", "DBLP authors": ["Muhammad Imran Khan"], "year": 2023, "doi": "https://doi.org/10.1145/3590770", "OA papers": [{"PaperId": "https://openalex.org/W4384695956", "PaperTitle": "Harmonic Estimation and Comparative Analysis of Ultra-High Speed Flip-Flop and Latch Topologies for Low Power and High Performance Future Generation Micro-/Nano Electronic Systems", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Science and Technology of China": 0.5, "University of Ha'il": 0.5}, "Authors": ["Muhammad Imran Khan"]}]}, {"DBLP title": "A Soft-Error Mitigation Approach Using Pulse Quenching Enhancement at Detailed Placement for Combinational Circuits.", "DBLP authors": ["Xu He", "Yao Wang", "Chang Liu", "Qiang Wu", "Juan Luo", "Yang Guo"], "year": 2023, "doi": "https://doi.org/10.1145/3595637", "OA papers": [{"PaperId": "https://openalex.org/W4372346669", "PaperTitle": "A Soft-Error Mitigation Approach Using Pulse Quenching Enhancement at Detailed Placement for Combinational Circuits", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hunan University": 3.0, "National University of Defense Technology": 3.0}, "Authors": ["Xu He", "Yao Wang", "Chang Liu", "Qiang Wu", "Juan Luo", "Yang Guo"]}]}, {"DBLP title": "Memristive-based Mixed-signal CGRA for Accelerating Deep Neural Network Inference.", "DBLP authors": ["Reza Kazerooni-Zand", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2023, "doi": "https://doi.org/10.1145/3595638", "OA papers": [{"PaperId": "https://openalex.org/W4367847415", "PaperTitle": "Memristive-based Mixed-signal CGRA for Accelerating Deep Neural Network Inference", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 1.5, "University of Southern California": 2.0, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Reza Kazerooni-Zand", "Mehdi Kamal", "Ali Afzali\u2010Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Accelerating Deformable Convolution Networks with Dynamic and Irregular Memory Accesses.", "DBLP authors": ["Cheng Chu", "Cheng Liu", "Dawen Xu", "Ying Wang", "Tao Luo", "Huawei Li", "Xiaowei Li"], "year": 2023, "doi": "https://doi.org/10.1145/3597431", "OA papers": [{"PaperId": "https://openalex.org/W4376616779", "PaperTitle": "Accelerating Deformable Convolution Networks with Dynamic and Irregular Memory Accesses", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indiana University Bloomington": 1.0, "Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0, "Hefei University of Technology": 1.0, "Institute of High Performance Computing": 0.5, "Agency for Science, Technology and Research": 0.5}, "Authors": ["Cheng Chu", "Cheng Liu", "Dawen Xu", "Ying Wang", "Tao Luo", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "A Generalized Methodology for Well Island Generation and Well-tap Insertion in Analog/Mixed-signal Layouts.", "DBLP authors": ["Ramprasath Srinivasa Gopalakrishnan", "Meghna Madhusudan", "Arvind K. Sharma", "Jitesh Poojary", "Soner Yaldiz", "Ramesh Harjani", "Steven M. Burns", "Sachin S. Sapatnekar"], "year": 2023, "doi": "https://doi.org/10.1145/3580477", "OA papers": [{"PaperId": "https://openalex.org/W4324049384", "PaperTitle": "A Generalized Methodology for Well Island Generation and Well-tap Insertion in Analog/Mixed-signal Layouts", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Minnesota": 6.0, "Intel (United States)": 2.0}, "Authors": ["S Ramprasath", "Meghna Madhusudan", "Arvind K. Sharma", "Jitesh Poojary", "Soner Yaldiz", "Ramesh Harjani", "Steven M. Burns", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Analytical Placement with 3D Poisson's Equation and ADMM-based Optimization for Large-scale 2.5D Heterogeneous FPGAs.", "DBLP authors": ["Min Wei", "Xingyu Tong", "Yuan Wen", "Jianli Chen", "Jun Yu", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2023, "doi": "https://doi.org/10.1145/3582554", "OA papers": [{"PaperId": "https://openalex.org/W4318618493", "PaperTitle": "Analytical Placement with 3D Poisson\u2019s Equation and ADMM-based Optimization for Large-scale 2.5D Heterogeneous FPGAs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fudan University": 5.0, "Fuzhou University": 1.0, "National Taiwan University": 1.0}, "Authors": ["Min Wei", "Xingyu Tong", "Wen Yuan", "Jianli Chen", "Jun Yu", "Wenxing Zhu", "Yao\u2010Wen Chang"]}]}, {"DBLP title": "A Fast Optimal Double-row Legalization Algorithm.", "DBLP authors": ["Stefan Hougardy", "Meike Neuwohner", "Ulrike Schorr"], "year": 2023, "doi": "https://doi.org/10.1145/3579844", "OA papers": [{"PaperId": "https://openalex.org/W3136664717", "PaperTitle": "A Fast Optimal Double Row Legalization Algorithm", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bonn": 2.0, "Cadence Design Systems (Germany)": 1.0}, "Authors": ["Stefan Hougardy", "Meike Neuwohner", "Ulrike Schorr"]}, {"PaperId": "https://openalex.org/W4287372962", "PaperTitle": "A Fast Optimal Double Row Legalization Algorithm", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Stefan Hougardy", "Meike Neuwohner", "Ulrike Schorr"]}, {"PaperId": "https://openalex.org/W3124019422", "PaperTitle": "A Fast Optimal Double-row Legalization Algorithm", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bonn": 2.0, "Cadence Design Systems (Germany)": 1.0}, "Authors": ["Stefan Hougardy", "Meike Neuwohner", "Ulrike Schorr"]}]}, {"DBLP title": "Global Interconnect Optimization.", "DBLP authors": ["Siad Daboul", "Stephan Held", "Bento Natura", "Daniel Rotter"], "year": 2023, "doi": "https://doi.org/10.1145/3587044", "OA papers": [{"PaperId": "https://openalex.org/W4323663013", "PaperTitle": "Global Interconnect Optimization", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cadence Design Systems (Germany)": 1.0, "University of Bonn": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Siad Daboul", "Stephan Held", "Bento Natura", "Daniel Rotter"]}]}, {"DBLP title": "MEDUSA: A Multi-Resolution Machine Learning Congestion Estimation Method for 2D and 3D Global Routing.", "DBLP authors": ["Zhonghua Zhou", "Yuxuan Pan", "Guy G. F. Lemieux", "Andr\u00e9 Ivanov"], "year": 2023, "doi": "https://doi.org/10.1145/3590768", "OA papers": [{"PaperId": "https://openalex.org/W4362453037", "PaperTitle": "MEDUSA: A Multi-Resolution Machine Learning Congestion Estimation Method for 2D and 3D Global Routing", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of British Columbia": 4.0}, "Authors": ["Zhonghua Zhou", "Yuxuan Pan", "Guy Lemieux", "A. Ivanov"]}]}, {"DBLP title": "Boosting VLSI Design Flow Parameter Tuning with Random Embedding and Multi-objective Trust-region Bayesian Optimization.", "DBLP authors": ["Su Zheng", "Hao Geng", "Chen Bai", "Bei Yu", "Martin D. F. Wong"], "year": 2023, "doi": "https://doi.org/10.1145/3597931", "OA papers": [{"PaperId": "https://openalex.org/W4378218479", "PaperTitle": "Boosting VLSI Design Flow Parameter Tuning with Random Embedding and Multi-objective Trust-region Bayesian Optimization", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 4.0, "ShanghaiTech University": 1.0}, "Authors": ["Su Zheng", "Hao Geng", "Chen Bai", "Bei Yu", "Martin D. F. Wong"]}]}, {"DBLP title": "A PPA Study of Reinforced Placement Parameter Autotuning: Pseudo-3D vs. True-3D Placers.", "DBLP authors": ["Gauthaman Murali", "Anthony Agnesina", "Sung Kyu Lim"], "year": 2023, "doi": "https://doi.org/10.1145/3582007", "OA papers": [{"PaperId": "https://openalex.org/W4317659172", "PaperTitle": "A PPA Study of Reinforced Placement Parameter Autotuning: Pseudo-3D vs. True-3D Placers", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Gauthaman Murali", "Anthony Agnesina", "Sung Kyu Lim"]}]}, {"DBLP title": "GNN-based Multi-bit Flip-flop Clustering and Post-clustering Design Optimization for Energy-efficient 3D ICs.", "DBLP authors": ["Pruek Vanna-Iampikul", "Yi-Chen Lu", "Da Eun Shim", "Sung Kyu Lim"], "year": 2023, "doi": "https://doi.org/10.1145/3588570", "OA papers": [{"PaperId": "https://openalex.org/W4362671008", "PaperTitle": "GNN-based Multi-bit Flip-flop Clustering and Post-clustering Design Optimization for Energy-efficient 3D ICs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Pruek Vanna-Iampikul", "Yi\u2010Chen Lu", "Da Eun Shim", "Sung Kyu Lim"]}]}, {"DBLP title": "ILP-based Substrate Routing with Mismatched Via Dimension Consideration for Wire-bonding FBGA Package Design.", "DBLP authors": ["Jun-Sheng Wu", "Chi-An Pan", "Yi-Yu Liu"], "year": 2023, "doi": "https://doi.org/10.1145/3579843", "OA papers": [{"PaperId": "https://openalex.org/W4315491112", "PaperTitle": "ILP-based Substrate Routing with Mismatched Via Dimension Consideration for Wire-bonding FBGA Package Design", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University of Science and Technology": 3.0}, "Authors": ["Junsheng Wu", "Chi-An Pan", "Yi-Yu Liu"]}]}, {"DBLP title": "CBDC-PUF: A Novel Physical Unclonable Function Design Framework Utilizing Configurable Butterfly Delay Chain Against Modeling Attack.", "DBLP authors": ["Yanjiang Liu", "Junwei Li", "Tongzhou Qu", "Zibin Dai"], "year": 2023, "doi": "https://doi.org/10.1145/3588435", "OA papers": [{"PaperId": "https://openalex.org/W4328127680", "PaperTitle": "CBDC-PUF: A Novel Physical Unclonable Function Design Framework Utilizing Configurable Butterfly Delay Chain Against Modeling Attack", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"PLA Information Engineering University": 4.0}, "Authors": ["Yanjiang Liu", "Junwei Li", "Tongzhou Qu", "Zibin Dai"]}]}, {"DBLP title": "CRP2.0: A Fast and Robust Cooperation between Routing and Placement in Advanced Technology Nodes.", "DBLP authors": ["Erfan Aghaeekiasaraee", "Aysa Fakheri Tabrizi", "Tiago Augusto Fontana", "Renan Netto", "Sheiny Fabre Almeida", "Upma Gandhi", "Jos\u00e9 Lu\u00eds G\u00fcntzel", "David T. Westwick", "Laleh Behjat"], "year": 2023, "doi": "https://doi.org/10.1145/3590962", "OA papers": [{"PaperId": "https://openalex.org/W4362638787", "PaperTitle": "CRP2.0: A Fast and Robust Cooperation between Routing and Placement in Advanced Technology Nodes", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Calgary": 5.0, "Universidade Federal de Santa Catarina": 4.0}, "Authors": ["Erfan Aghaeekiasaraee", "Aysa Fakheri Tabrizi", "Tiago Augusto Fontana", "Renan Netto", "Sheiny Fabre Almeida", "Upma Gandhi", "Jos\u00e9 Lu\u00eds G\u00fcntzel", "David T. Westwick", "Laleh Behjat"]}]}, {"DBLP title": "DRC-SG 2.0: Efficient Design Rule Checking Script Generation via Key Information Extraction.", "DBLP authors": ["Binwu Zhu", "Xinyun Zhang", "Yibo Lin", "Bei Yu", "Martin D. F. Wong"], "year": 2023, "doi": "https://doi.org/10.1145/3594666", "OA papers": [{"PaperId": "https://openalex.org/W4372353003", "PaperTitle": "DRC-SG 2.0: Efficient Design Rule Checking Script Generation via Key Information Extraction", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 4.0, "Peking University": 1.0}, "Authors": ["Binwu Zhu", "Xinyun Zhang", "Yibo Lin", "Bei Yu", "Martin C. S. Wong"]}]}, {"DBLP title": "Mitigating Mode-switch through Run-time Computation of Response Time.", "DBLP authors": ["Angeliki Kritikakou", "Stefanos Skalistis"], "year": 2023, "doi": "https://doi.org/10.1145/3597432", "OA papers": [{"PaperId": "https://openalex.org/W4377099183", "PaperTitle": "Mitigating Mode-switch through Run-time Computation of Response Time", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "Universit\u00e9 de Rennes": 0.5}, "Authors": ["Angeliki Kritikakou", "Stefanos Skalistis"]}]}, {"DBLP title": "A Brain-Inspired Hardware Architecture for Evolutionary Algorithms Based on Memristive Arrays.", "DBLP authors": ["Zilu Wang", "Xinming Shi", "Xin Yao"], "year": 2023, "doi": "https://doi.org/10.1145/3598421", "OA papers": [{"PaperId": "https://openalex.org/W4377825140", "PaperTitle": "A Brain-Inspired Hardware Architecture for Evolutionary Algorithms Based on Memristive Arrays", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Southern University of Science and Technology": 3.0}, "Authors": ["Zilu Wang", "Xinming Shi", "Xin Yao"]}]}, {"DBLP title": "Hardware Security Risks and Threat Analyses in Advanced Manufacturing Industry.", "DBLP authors": ["Mohammad Mezanur Rahman Monjur", "Joshua Calzadillas", "Qiaoyan Yu"], "year": 2023, "doi": "https://doi.org/10.1145/3603502", "OA papers": [{"PaperId": "https://openalex.org/W4381123618", "PaperTitle": "Hardware Security Risks and Threat Analyses in Advanced Manufacturing Industry", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of New Hampshire": 1.5, "University of New Hampshire at Manchester": 1.5}, "Authors": ["Mohammad Monjur", "Joshua Calzadillas", "Qiaoyan Yu"]}]}, {"DBLP title": "Dynamic Power Management in Large Manycore Systems: A Learning-to-Search Framework.", "DBLP authors": ["Gaurav Narang", "Aryan Deshwal", "Raid Ayoub", "Michael Kishinevsky", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2023, "doi": "https://doi.org/10.1145/3603501", "OA papers": [{"PaperId": "https://openalex.org/W4379513488", "PaperTitle": "Dynamic Power Management in Large Manycore Systems: A Learning-to-Search Framework", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Washington State University": 4.0, "Intel (United States)": 2.0}, "Authors": ["Gaurav Narang", "Aryan Deshwal", "Raid Ayoub", "Michael Kishinevsky", "Janardhan Rao Doppa", "Partha Pratim Pande"]}]}, {"DBLP title": "Improving the Performance of CNN Accelerator Architecture under the Impact of Process Variations.", "DBLP authors": ["Jingweijia Tan", "Weiren Wang", "Maodi Ma", "Xiaohui Wei", "Kaige Yan"], "year": 2023, "doi": "https://doi.org/10.1145/3604236", "OA papers": [{"PaperId": "https://openalex.org/W4380049117", "PaperTitle": "Improving the Performance of CNN Accelerator Architecture under the Impact of Process Variations", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Jilin Medical University": 2.5, "Jilin University": 2.5}, "Authors": ["Jingweijia Tan", "Weiren Wang", "Maodi Ma", "Xiaohui Wei", "Kaige Yan"]}]}, {"DBLP title": "A Constructive Approach for Threshold Function Identification.", "DBLP authors": ["Meng-Jing Li", "Yu-Chuan Yen", "Yi-Ting Li", "Yung-Chih Chen", "Chun-Yao Wang"], "year": 2023, "doi": "https://doi.org/10.1145/3606371", "OA papers": [{"PaperId": "https://openalex.org/W4382680307", "PaperTitle": "A Constructive Approach for Threshold Function Identification", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 4.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Meng-Jing Li", "Yu-Chuan Yen", "Yiting Li", "Yung\u2010Chih Chen", "Sheng Wang"]}]}, {"DBLP title": "Uncertainty-aware Energy Harvest Prediction and Management for IoT Devices.", "DBLP authors": ["Nuzhat Yamin", "Ganapati Bhat"], "year": 2023, "doi": "https://doi.org/10.1145/3606372", "OA papers": [{"PaperId": "https://openalex.org/W4382540921", "PaperTitle": "Uncertainty-aware Energy Harvest Prediction and Management for IoT Devices", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Nuzhat Yamin", "Ganapati Bhat"]}]}, {"DBLP title": "Systemization of Knowledge: Robust Deep Learning using Hardware-software co-design in Centralized and Federated Settings.", "DBLP authors": ["Ruisi Zhang", "Shehzeen Hussain", "Huili Chen", "Mojan Javaheripi", "Farinaz Koushanfar"], "year": 2023, "doi": "https://doi.org/10.1145/3616868", "OA papers": [{"PaperId": "https://openalex.org/W4386099529", "PaperTitle": "Systemization of Knowledge: Robust Deep Learning using Hardware-software co-design in Centralized and Federated Settings", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Ruisi Zhang", "Shehzeen Hussain", "Huili Chen", "Mojan Javaheripi", "Farinaz Koushanfar"]}]}, {"DBLP title": "SoC Protocol Implementation Verification Using Instruction-Level Abstraction Specifications.", "DBLP authors": ["Huaixi Lu", "Yue Xing", "Aarti Gupta", "Sharad Malik"], "year": 2023, "doi": "https://doi.org/10.1145/3610292", "OA papers": [{"PaperId": "https://openalex.org/W4385221661", "PaperTitle": "SoC Protocol Implementation Verification Using Instruction-Level Abstraction Specifications", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Princeton University": 4.0}, "Authors": ["Huaixi Lu", "Yue Xing", "Aarti Gupta", "Sharad Malik"]}]}, {"DBLP title": "A General Layout Pattern Clustering Using Geometric Matching-based Clip Relocation and Lower-bound Aided Optimization.", "DBLP authors": ["Xu He", "Yao Wang", "Zhiyong Fu", "Yipei Wang", "Yang Guo"], "year": 2023, "doi": "https://doi.org/10.1145/3610293", "OA papers": [{"PaperId": "https://openalex.org/W4385222311", "PaperTitle": "A General Layout Pattern Clustering Using Geometric Matching-based Clip Relocation and Lower-bound Aided Optimization", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hunan University": 3.0, "National University of Defense Technology": 2.0}, "Authors": ["Xu He", "Yao Wang", "Zhiyong Fu", "Yipei Wang", "Yang Guo"]}]}, {"DBLP title": "A High-performance Masking Design Approach for Saber against High-order Side-channel Attack.", "DBLP authors": ["Yajing Chang", "Yingjian Yan", "Chunsheng Zhu", "Yanjiang Liu"], "year": 2023, "doi": "https://doi.org/10.1145/3611670", "OA papers": [{"PaperId": "https://openalex.org/W4385548363", "PaperTitle": "A High-performance Masking Design Approach for Saber against High-order Side-channel Attack", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yaotsu Chang", "Yingjian Yan", "Chunsheng Zhu", "Yanjiang Liu"]}]}, {"DBLP title": "Mitigating Memory Wall Effects in CNN Engines with On-the-Fly Weights Generation.", "DBLP authors": ["Stylianos I. Venieris", "Javier Fern\u00e1ndez-Marqu\u00e9s", "Nicholas D. Lane"], "year": 2023, "doi": "https://doi.org/10.1145/3611673", "OA papers": [{"PaperId": "https://openalex.org/W4385584193", "PaperTitle": "Mitigating Memory Wall Effects in CNN Engines with On-the-Fly Weights Generation", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Samsung (United Kingdom)": 2.5, "University of Cambridge": 0.5}, "Authors": ["Stylianos I. Venieris", "Javier Fern\u00e1ndez-Marqu\u00e9s", "Nicholas D. Lane"]}]}, {"DBLP title": "Enhanced PATRON: Fault Injection and Power-aware FSM Encoding Through Linear Programming.", "DBLP authors": ["Muhtadi Choudhury", "Minyan Gao", "Avinash Varna", "Elad Peer", "Domenic Forte"], "year": 2023, "doi": "https://doi.org/10.1145/3611669", "OA papers": [{"PaperId": "https://openalex.org/W4385553999", "PaperTitle": "Enhanced PATRON: Fault Injection and Power-aware FSM Encoding Through Linear Programming", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 3.0, "Intel (United States)": 1.0, "Intel (Israel)": 1.0}, "Authors": ["Muhtadi Choudhury", "Minyan Gao", "Avinash L. Varna", "Elad Peer", "Domenic Forte"]}]}, {"DBLP title": "Modified Decoupled Sense Amplifier with Improved Sensing Speed for Low-Voltage Differential SRAM.", "DBLP authors": ["Ayush Dahiya", "Poornima Mittal", "Rajesh Rohilla"], "year": 2023, "doi": "https://doi.org/10.1145/3611672", "OA papers": [{"PaperId": "https://openalex.org/W4385492672", "PaperTitle": "Modified Decoupled Sense Amplifier with Improved Sensing Speed for Low-Voltage Differential SRAM", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Delhi Technological University": 3.0}, "Authors": ["Ayush Dahiya", "Poornima Mittal", "Rajesh Rohilla"]}]}, {"DBLP title": "QuanDA: GPU Accelerated Quantitative Deep Neural Network Analysis.", "DBLP authors": ["Mahum Naseer", "Osman Hasan", "Muhammad Shafique"], "year": 2023, "doi": "https://doi.org/10.1145/3611671", "OA papers": [{"PaperId": "https://openalex.org/W4385456266", "PaperTitle": "QuanDA: GPU Accelerated Quantitative Deep Neural Network Analysis", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 1.0, "National University of Sciences and Technology": 1.0, "New York University Abu Dhabi": 1.0}, "Authors": ["Mahum Naseer", "Osman Hasan", "Muhammad Shafique"]}]}, {"DBLP title": "A Reconfigurable 7T SRAM Bit Cell for High Speed, Power Saving and Low Voltage Application.", "DBLP authors": ["Bhawna Rawat", "Poornima Mittal"], "year": 2023, "doi": "https://doi.org/10.1145/3616872", "OA papers": [{"PaperId": "https://openalex.org/W4386091489", "PaperTitle": "A Reconfigurable 7T SRAM Bit Cell for High Speed, Power Saving and Low Voltage Application", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Delhi Technological University": 2.0}, "Authors": ["Bhawna Rawat", "Poornima Mittal"]}]}, {"DBLP title": "Self Adaptive Logical Split Cache Techniques for Delayed Aging of NVM LLC.", "DBLP authors": ["S. Sivakumar", "John Jose"], "year": 2023, "doi": "https://doi.org/10.1145/3616871", "OA papers": [{"PaperId": "https://openalex.org/W4386136607", "PaperTitle": "Self Adaptive Logical Split Cache Techniques for Delayed Aging of NVM LLC", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["S. Sivakumar", "John Jose"]}]}, {"DBLP title": "Automatic Synthesis of FSMs for Enforcing Non-functional Requirements on MPSoCs Using Multi-objective Evolutionary Algorithms.", "DBLP authors": ["Khalil Esper", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2023, "doi": "https://doi.org/10.1145/3617832", "OA papers": [{"PaperId": "https://openalex.org/W4386251366", "PaperTitle": "Automatic Synthesis of FSMs for Enforcing Non-functional Requirements on MPSoCs Using Multi-objective Evolutionary Algorithms", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg": 3.0}, "Authors": ["Khalil Esper", "Stefan Wildermann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "TMDS: Temperature-aware Makespan Minimizing DAG Scheduler for Heterogeneous Distributed Systems.", "DBLP authors": ["Debabrata Senapati", "Kousik Rajesh", "Chandan Karfa", "Arnab Sarkar"], "year": 2023, "doi": "https://doi.org/10.1145/3616869", "OA papers": [{"PaperId": "https://openalex.org/W4386001499", "PaperTitle": "TMDS: Temperature-aware Makespan Minimizing DAG Scheduler for Heterogeneous Distributed Systems", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Guwahati": 2.5, "SRM University": 0.5, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["Debabrata Senapati", "Kousik Rajesh", "Chandan Karfa", "Arnab Sarkar"]}]}, {"DBLP title": "Programmable In-memory Computing Circuit of Fast Hartley Transform.", "DBLP authors": ["Qinghui Hong", "Richeng Huang", "Pingdan Xiao", "Jun Li", "Jingru Sun", "Jiliang Zhang"], "year": 2023, "doi": "https://doi.org/10.1145/3618112", "OA papers": [{"PaperId": "https://openalex.org/W4386370876", "PaperTitle": "Programmable In-memory Computing Circuit of Fast Hartley Transform", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hunan University": 6.0}, "Authors": ["Qinghui Hong", "Richeng Huang", "Pingdan Xiao", "Jun Li", "Jingru Sun", "Jiliang Zhang"]}]}, {"DBLP title": "Multi-target Fluid Mixing in MEDA Biochips: Theory and an Attempt toward Waste Minimization.", "DBLP authors": ["Debraj Kundu", "Sudip Roy"], "year": 2023, "doi": "https://doi.org/10.1145/3622785", "OA papers": [{"PaperId": "https://openalex.org/W4386477399", "PaperTitle": "Multi-target Fluid Mixing in MEDA Biochips: Theory and an Attempt toward Waste Minimization", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Roorkee": 2.0}, "Authors": ["Debraj Kundu", "Sudip Roy"]}]}, {"DBLP title": "Surrogate Lagrangian Relaxation: A Path to Retrain-Free Deep Neural Network Pruning.", "DBLP authors": ["Shanglin Zhou", "Mikhail A. Bragin", "Deniz Gurevin", "Lynn Pepin", "Fei Miao", "Caiwen Ding"], "year": 2023, "doi": "https://doi.org/10.1145/3624476", "OA papers": [{"PaperId": "https://openalex.org/W4386864749", "PaperTitle": "Surrogate Lagrangian Relaxation: A Path to Retrain-Free Deep Neural Network Pruning", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Connecticut": 6.0}, "Authors": ["Shanglin Zhou", "Mikhail A. Bragin", "Deniz Gurevin", "Lynn Pepin", "Fei Miao", "Caiwen Ding"]}]}, {"DBLP title": "Task Modules Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems with Heterogeneous Resources.", "DBLP authors": ["Bo Ding", "Jinglei Huang", "Junpeng Wang", "Qi Xu", "Song Chen", "Yi Kang"], "year": 2023, "doi": "https://doi.org/10.1145/3625295", "OA papers": [{"PaperId": "https://openalex.org/W4387055967", "PaperTitle": "Task Modules Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems with Heterogeneous Resources", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Science and Technology of China": 6.0}, "Authors": ["Bo Ding", "Jinglei Huang", "Junpeng Wang", "Qi Xu", "Song Chen", "Yi Kang"]}]}, {"DBLP title": "Sequential Routing-based Time-division Multiplexing Optimization for Multi-FPGA Systems.", "DBLP authors": ["Wenxiong Lin", "Haojie Wu", "Peng Gao", "Wenjun Luo", "Shuting Cai", "Xiaoming Xiong"], "year": 2023, "doi": "https://doi.org/10.1145/3626322", "OA papers": [{"PaperId": "https://openalex.org/W4387377842", "PaperTitle": "Sequential Routing-based Time-division Multiplexing Optimization for Multi-FPGA Systems", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Guangdong University of Technology": 6.0}, "Authors": ["Lin Wen-xiong", "Haojie Wu", "Peng Gao", "Wenjun Luo", "Shuting Cai", "Xiaoming Xiong"]}]}, {"DBLP title": "Design of Enhanced Reversible 9T SRAM Design for the Reduction in Sub-threshold Leakage Current with14nm FinFET Technology.", "DBLP authors": ["Pushkar Praveen", "R. K. Singh"], "year": 2023, "doi": "https://doi.org/10.1145/3616538", "OA papers": [{"PaperId": "https://openalex.org/W4386121315", "PaperTitle": "Design of Enhanced Reversible 9T SRAM Design for the Reduction in Sub-threshold Leakage Current with14nm FinFET Technology", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Uttarakhand Technical University": 1.0, "Patliputra University": 1.0}, "Authors": ["Pushkar Praveen", "Rakesh Kumar Singh"]}]}]