{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493619513114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493619513120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 01:18:32 2017 " "Processing started: Mon May 01 01:18:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493619513120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619513120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619513120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493619513535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n follower.v(6) " "Verilog HDL Declaration information at follower.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493619525308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "follower.v 1 1 " "Found 1 design units, including 1 entities, in source file follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 follower " "Found entity 1: follower" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619525309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619525309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE SPI_mstr16.sv(9) " "Verilog HDL Declaration information at SPI_mstr16.sv(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "SPI_mstr16.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/SPI_mstr16.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493619525310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHIFT shift SPI_mstr16.sv(28) " "Verilog HDL Declaration information at SPI_mstr16.sv(28): object \"SHIFT\" differs only in case from object \"shift\" in the same scope" {  } { { "SPI_mstr16.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/SPI_mstr16.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493619525310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr16.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "SPI_mstr16.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/SPI_mstr16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619525310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619525310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619525312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619525312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "follower " "Elaborating entity \"follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493619525340 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rev_rht follower.v(16) " "Output port \"rev_rht\" at follower.v(16) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619525341 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rev_lft follower.v(17) " "Output port \"rev_lft\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619525341 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fwd_rht follower.v(16) " "Output port \"fwd_rht\" at follower.v(16) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619525341 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fwd_lft follower.v(17) " "Output port \"fwd_lft\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619525341 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "in_transit follower.v(20) " "Output port \"in_transit\" at follower.v(20) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619525341 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz follower.v(19) " "Output port \"buzz\" at follower.v(19) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619525341 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz_n follower.v(19) " "Output port \"buzz_n\" at follower.v(19) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619525341 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX follower.v(12) " "Output port \"TX\" at follower.v(12) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619525341 "|follower"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iA2D " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iA2D\"" {  } { { "follower.v" "iA2D" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619525342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr A2D_intf:iA2D\|SPI_mstr:iSPI " "Elaborating entity \"SPI_mstr\" for hierarchy \"A2D_intf:iA2D\|SPI_mstr:iSPI\"" {  } { { "A2D_intf.sv" "iSPI" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/A2D_intf.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619525343 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_mstr16.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/SPI_mstr16.sv" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1493619525946 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1493619525946 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rev_rht GND " "Pin \"rev_rht\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619525961 "|follower|rev_rht"} { "Warning" "WMLS_MLS_STUCK_PIN" "rev_lft GND " "Pin \"rev_lft\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619525961 "|follower|rev_lft"} { "Warning" "WMLS_MLS_STUCK_PIN" "fwd_rht GND " "Pin \"fwd_rht\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619525961 "|follower|fwd_rht"} { "Warning" "WMLS_MLS_STUCK_PIN" "fwd_lft GND " "Pin \"fwd_lft\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619525961 "|follower|fwd_lft"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_transit GND " "Pin \"in_transit\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619525961 "|follower|in_transit"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzz GND " "Pin \"buzz\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619525961 "|follower|buzz"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzz_n GND " "Pin \"buzz_n\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619525961 "|follower|buzz_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX GND " "Pin \"TX\" is stuck at GND" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493619525961 "|follower|TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493619525961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493619526092 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493619526577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/Follower.map.smsg " "Generated suppressed messages file D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619526600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493619526700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619526700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OK2Move " "No output dependent on input pin \"OK2Move\"" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493619526733 "|follower|OK2Move"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BC " "No output dependent on input pin \"BC\"" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493619526733 "|follower|BC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX " "No output dependent on input pin \"RX\"" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test2_A2D_intf/Test2_A2D_intf/follower.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493619526733 "|follower|RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493619526733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493619526734 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493619526734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493619526734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493619526734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493619526751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 01:18:46 2017 " "Processing ended: Mon May 01 01:18:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493619526751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493619526751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493619526751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619526751 ""}
