
14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\signal_generator.\enableA' from process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$5'.
No latch inferred for signal `\clock_scale.\next_counter' from process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8'.
Removing init bit 1'1 for non-memory siginal `\clock_scale.\next_counter [0]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [1]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [2]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [3]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [4]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [5]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [6]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [7]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [8]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [9]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Removing init bit 1'0 for non-memory siginal `\clock_scale.\next_counter [10]` in process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8`.
Latch inferred for signal `\clock_scale.\clk_val' from process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:23$8': $auto$proc_dlatch.cc:432:proc_dlatch$46
