ALIGN,FUNC_0
AMDGPU_FW_LOAD_PSP,VAR_0
AMDGPU_UCODE_ID_VCN,VAR_1
DRM_INFO,FUNC_1
PAGE_SIZE,VAR_2
SOC15_IH_CLIENTID_VCN,VAR_3
SOC15_REG_OFFSET,FUNC_2
UVD,VAR_4
VCN_2_0__SRCID__JPEG_DECODE,VAR_5
VCN_2_0__SRCID__UVD_ENC_GENERAL_PURPOSE,VAR_6
VCN_2_0__SRCID__UVD_SYSTEM_MESSAGE_INTERRUPT,VAR_7
amdgpu_irq_add_id,FUNC_3
amdgpu_ring_init,FUNC_4
amdgpu_vcn_resume,FUNC_5
amdgpu_vcn_sw_init,FUNC_6
le32_to_cpu,FUNC_7
mmUVD_CONTEXT_ID_INTERNAL_OFFSET,VAR_8
mmUVD_GPCOM_VCPU_CMD,VAR_9
mmUVD_GPCOM_VCPU_CMD_INTERNAL_OFFSET,VAR_10
mmUVD_GPCOM_VCPU_DATA0,VAR_11
mmUVD_GPCOM_VCPU_DATA0_INTERNAL_OFFSET,VAR_12
mmUVD_GPCOM_VCPU_DATA1,VAR_13
mmUVD_GPCOM_VCPU_DATA1_INTERNAL_OFFSET,VAR_14
mmUVD_GP_SCRATCH8_INTERNAL_OFFSET,VAR_15
mmUVD_JPEG_PITCH,VAR_16
mmUVD_JPEG_PITCH_INTERNAL_OFFSET,VAR_17
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET,VAR_18
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET,VAR_19
mmUVD_LMI_RBC_IB_VMID_INTERNAL_OFFSET,VAR_20
mmUVD_NO_OP,VAR_21
mmUVD_NO_OP_INTERNAL_OFFSET,VAR_22
mmUVD_RBC_IB_SIZE_INTERNAL_OFFSET,VAR_23
mmUVD_SCRATCH9,VAR_24
mmUVD_SCRATCH9_INTERNAL_OFFSET,VAR_25
sprintf,FUNC_8
vcn_v2_0_pause_dpg_mode,VAR_26
vcn_v2_0_sw_init,FUNC_9
handle,VAR_27
ring,VAR_28
i,VAR_29
r,VAR_30
adev,VAR_31
hdr,VAR_32
