#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000009ece10 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000bb91d0_0 .net "A_O", 31 0, L_0000000000bc69b0;  1 drivers
v0000000000bbad50_0 .var "Address", 31 0;
v0000000000bb9d10_0 .net "C", 0 0, v0000000000bba2b0_0;  1 drivers
v0000000000bb9db0_0 .net "C_U_out", 6 0, L_0000000000bc7b30;  1 drivers
v0000000000bb9bd0_0 .net "DO", 31 0, v0000000000badfd0_0;  1 drivers
v0000000000bbaa30_0 .net "DO_CU", 31 0, v0000000000b4d460_0;  1 drivers
v0000000000bb9270_0 .net "Data_RAM_Out", 31 0, v0000000000baa830_0;  1 drivers
v0000000000bba170_0 .net "EX_ALU_OP", 3 0, v0000000000b037f0_0;  1 drivers
v0000000000bba0d0_0 .net "EX_Bit11_0", 31 0, v0000000000b048d0_0;  1 drivers
v0000000000bb8690_0 .net "EX_Bit15_12", 3 0, v0000000000b050f0_0;  1 drivers
v0000000000bb8e10_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b39f60;  1 drivers
v0000000000bb8730_0 .net "EX_RF_Enable", 0 0, v0000000000b05190_0;  1 drivers
v0000000000bb8eb0_0 .net "EX_Shift_imm", 0 0, v0000000000b04650_0;  1 drivers
v0000000000bb9450_0 .net "EX_addresing_modes", 7 0, v0000000000b03bb0_0;  1 drivers
v0000000000bba3f0_0 .net "EX_load_instr", 0 0, v0000000000b05370_0;  1 drivers
v0000000000bb9ef0_0 .net "EX_mem_read_write", 0 0, v0000000000b054b0_0;  1 drivers
v0000000000bba530_0 .net "EX_mem_size", 0 0, v0000000000b05550_0;  1 drivers
v0000000000bba030_0 .net "ID_B_instr", 0 0, L_0000000000b39940;  1 drivers
v0000000000bb8f50_0 .net "ID_Bit11_0", 11 0, v0000000000b4d8c0_0;  1 drivers
v0000000000bb9770_0 .net "ID_Bit15_12", 3 0, v0000000000b4dfa0_0;  1 drivers
v0000000000bba5d0_0 .net "ID_Bit19_16", 3 0, v0000000000b4d3c0_0;  1 drivers
v0000000000bb8870_0 .net "ID_Bit23_0", 23 0, v0000000000b4d640_0;  1 drivers
v0000000000bb8910_0 .net "ID_Bit31_28", 3 0, v0000000000b4c740_0;  1 drivers
v0000000000bb9130_0 .net "ID_Bit3_0", 3 0, v0000000000b4d960_0;  1 drivers
v0000000000bba670_0 .net "ID_CU", 6 0, L_0000000000b39ef0;  1 drivers
o0000000000b52fa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bba710_0 .net "ID_addresing_modes", 7 0, o0000000000b52fa8;  0 drivers
v0000000000bb98b0_0 .net "ID_mem_read_write", 0 0, L_0000000000b39630;  1 drivers
v0000000000bb9090_0 .net "ID_mem_size", 0 0, L_0000000000b39860;  1 drivers
o0000000000b53578 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bb89b0_0 .net "IF_ID_Load", 0 0, o0000000000b53578;  0 drivers
v0000000000bb9630_0 .net "IF_ID_load", 0 0, v0000000000baa650_0;  1 drivers
v0000000000bba7b0_0 .net "MEM_A_O", 31 0, v0000000000b0b030_0;  1 drivers
v0000000000bb9310_0 .net "MEM_Bit15_12", 3 0, v0000000000b0b530_0;  1 drivers
v0000000000bb9950_0 .net "MEM_MUX3", 31 0, v0000000000b0a9f0_0;  1 drivers
v0000000000bb94f0_0 .net "MEM_RF_Enable", 0 0, v0000000000b0aa90_0;  1 drivers
o0000000000b55768 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bba850_0 .net "MEM_load", 0 0, o0000000000b55768;  0 drivers
v0000000000bb9590_0 .net "MEM_load_instr", 0 0, v0000000000b0ab30_0;  1 drivers
v0000000000bba8f0_0 .net "MEM_mem_read_write", 0 0, v0000000000b0b5d0_0;  1 drivers
v0000000000bb99f0_0 .net "MEM_mem_size", 0 0, v0000000000b0ac70_0;  1 drivers
v0000000000bba990_0 .net "MUX1_signal", 1 0, v0000000000bab410_0;  1 drivers
v0000000000bb8a50_0 .net "MUX2_signal", 1 0, v0000000000baa6f0_0;  1 drivers
v0000000000bb96d0_0 .net "MUX3_signal", 1 0, v0000000000bab0f0_0;  1 drivers
v0000000000bb9a90_0 .net "MUXControlUnit_signal", 0 0, v0000000000baa8d0_0;  1 drivers
v0000000000bbb1b0_0 .net "M_O", 31 0, L_0000000000b3a120;  1 drivers
v0000000000bbbb10_0 .net "Next_PC", 31 0, v0000000000b4c6a0_0;  1 drivers
v0000000000bbc010_0 .net "PA", 31 0, v0000000000bb3750_0;  1 drivers
v0000000000bbc0b0_0 .net "PB", 31 0, v0000000000bb4330_0;  1 drivers
v0000000000bbb610_0 .net "PC4", 31 0, L_0000000000bc78b0;  1 drivers
v0000000000bbb7f0_0 .net "PCI", 31 0, L_0000000000b38c20;  1 drivers
v0000000000bbbc50_0 .net "PCIN", 31 0, L_0000000000b394e0;  1 drivers
v0000000000bbbcf0_0 .net "PCO", 31 0, L_0000000000b38980;  1 drivers
v0000000000bbbd90_0 .net "PC_RF_ld", 0 0, v0000000000ba97f0_0;  1 drivers
v0000000000bbb430_0 .net "PCin", 31 0, L_0000000000b39e80;  1 drivers
v0000000000bbbed0_0 .net "PD", 31 0, v0000000000bb2990_0;  1 drivers
v0000000000bbc3d0_0 .net "PW", 31 0, L_0000000000b398d0;  1 drivers
v0000000000bbb390_0 .var "Reset", 0 0;
L_0000000000bc8668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000bbb4d0_0 .net "S", 0 0, L_0000000000bc8668;  1 drivers
o0000000000b57958 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000bbbe30_0 .net "SD", 3 0, o0000000000b57958;  0 drivers
v0000000000bbb110_0 .net "SEx4_out", 31 0, L_0000000000b39e10;  1 drivers
v0000000000bbb570_0 .net "SSE_out", 31 0, v0000000000bb8b90_0;  1 drivers
v0000000000bbafd0_0 .net "TA", 31 0, L_0000000000bc7bd0;  1 drivers
v0000000000bbc510_0 .net "WB_A_O", 31 0, v0000000000b4da00_0;  1 drivers
v0000000000bbb6b0_0 .net "WB_Bit15_12", 3 0, v0000000000b4e040_0;  1 drivers
v0000000000bbbf70_0 .net "WB_Data_RAM_Out", 31 0, v0000000000b4cf60_0;  1 drivers
v0000000000bbbbb0_0 .net "WB_RF_Enable", 0 0, v0000000000b4ddc0_0;  1 drivers
v0000000000bbc150_0 .net "WB_load_instr", 0 0, v0000000000b4d140_0;  1 drivers
v0000000000bbc1f0_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000bbba70_0 .var/2u *"_ivl_15", 31 0; Local signal
v0000000000bbc470_0 .net "asserted", 0 0, L_0000000000b3a040;  1 drivers
v0000000000bbae90_0 .net "cc_alu_1", 3 0, L_0000000000bc7310;  1 drivers
v0000000000bbb2f0_0 .net "cc_alu_2", 3 0, L_0000000000bc6ff0;  1 drivers
v0000000000bbb930_0 .net "cc_main_alu_out", 3 0, L_0000000000bc7770;  1 drivers
v0000000000bbb750_0 .net "cc_out", 3 0, v0000000000b4d6e0_0;  1 drivers
v0000000000bbaf30_0 .net "choose_ta_r_nop", 0 0, v0000000000b0a1d0_0;  1 drivers
v0000000000bbb070_0 .var "clk", 0 0;
v0000000000bbc290_0 .var/i "code", 31 0;
v0000000000bbc330_0 .var "data", 31 0;
v0000000000bbb250_0 .var/i "file", 31 0;
v0000000000bbb890_0 .net "mux_out_1", 31 0, L_0000000000b396a0;  1 drivers
v0000000000bbb9d0_0 .net "mux_out_1_A", 31 0, v0000000000b4c600_0;  1 drivers
v0000000000bc7ef0_0 .net "mux_out_2", 31 0, L_0000000000b39010;  1 drivers
v0000000000bc83f0_0 .net "mux_out_2_B", 31 0, v0000000000b4d820_0;  1 drivers
v0000000000bc7f90_0 .net "mux_out_3", 31 0, L_0000000000b389f0;  1 drivers
v0000000000bc7270_0 .net "mux_out_3_C", 31 0, v0000000000b4c9c0_0;  1 drivers
S_00000000009ecfa0 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 454, 3 218 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000b3a040 .functor BUFZ 1, v0000000000b0aef0_0, C4<0>, C4<0>, C4<0>;
v0000000000b0bb70_0 .net "asserted", 0 0, L_0000000000b3a040;  alias, 1 drivers
v0000000000b0aef0_0 .var "assrt", 0 0;
v0000000000b0bd50_0 .var/i "c", 31 0;
v0000000000b0ae50_0 .net "cc_in", 3 0, v0000000000b4d6e0_0;  alias, 1 drivers
v0000000000b0a6d0_0 .net "clk", 0 0, v0000000000bbb070_0;  1 drivers
v0000000000b0bdf0_0 .net "instr_condition", 3 0, v0000000000b4c740_0;  alias, 1 drivers
v0000000000b0b350_0 .var/i "n", 31 0;
v0000000000b0b3f0_0 .var/i "v", 31 0;
v0000000000b0a770_0 .var/i "z", 31 0;
E_0000000000b1d140 .event posedge, v0000000000b0a6d0_0;
S_00000000009ed130 .scope module, "Condition_Handler" "Condition_Handler" 2 466, 3 375 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b0b8f0_0 .net "asserted", 0 0, L_0000000000b3a040;  alias, 1 drivers
v0000000000b0a090_0 .net "b_instr", 0 0, L_0000000000b39940;  alias, 1 drivers
v0000000000b0a1d0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b1de80 .event edge, v0000000000b0bb70_0, v0000000000b0a090_0;
S_00000000009e72c0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 480, 3 492 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b0a270_0 .net "A_O", 31 0, L_0000000000bc69b0;  alias, 1 drivers
v0000000000b0bad0_0 .net "EX_Bit15_12", 3 0, v0000000000b050f0_0;  alias, 1 drivers
v0000000000b0a3b0_0 .net "EX_RF_instr", 0 0, v0000000000b05190_0;  alias, 1 drivers
v0000000000b0a810_0 .net "EX_load_instr", 0 0, v0000000000b05370_0;  alias, 1 drivers
v0000000000b0a950_0 .net "EX_mem_read_write", 0 0, v0000000000b054b0_0;  alias, 1 drivers
v0000000000b0b490_0 .net "EX_mem_size", 0 0, v0000000000b05550_0;  alias, 1 drivers
v0000000000b0b030_0 .var "MEM_A_O", 31 0;
v0000000000b0b530_0 .var "MEM_Bit15_12", 3 0;
v0000000000b0a9f0_0 .var "MEM_MUX3", 31 0;
v0000000000b0aa90_0 .var "MEM_RF_Enable", 0 0;
v0000000000b0ab30_0 .var "MEM_load_instr", 0 0;
v0000000000b0b5d0_0 .var "MEM_mem_read_write", 0 0;
v0000000000b0ac70_0 .var "MEM_mem_size", 0 0;
v0000000000b0ba30_0 .net "cc_main_alu_out", 3 0, L_0000000000bc7770;  alias, 1 drivers
v0000000000b0b670_0 .net "clk", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000b03b10_0 .net "mux_out_3_C", 31 0, v0000000000b4c9c0_0;  alias, 1 drivers
E_0000000000b1dfc0 .event edge, v0000000000b0a6d0_0;
S_00000000009e7450 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 362, 3 450 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b037f0_0 .var "EX_ALU_OP", 3 0;
v0000000000b048d0_0 .var "EX_Bit11_0", 31 0;
v0000000000b050f0_0 .var "EX_Bit15_12", 3 0;
v0000000000b05190_0 .var "EX_RF_instr", 0 0;
v0000000000b04650_0 .var "EX_Shift_imm", 0 0;
v0000000000b03bb0_0 .var "EX_addresing_modes", 7 0;
v0000000000b05370_0 .var "EX_load_instr", 0 0;
v0000000000b054b0_0 .var "EX_mem_read_write", 0 0;
v0000000000b05550_0 .var "EX_mem_size", 0 0;
v0000000000b03890_0 .net "ID_Bit11_0", 11 0, v0000000000b4d8c0_0;  alias, 1 drivers
v0000000000b03d90_0 .net "ID_Bit15_12", 3 0, v0000000000b4dfa0_0;  alias, 1 drivers
v0000000000b03ed0_0 .net "ID_CU", 6 0, L_0000000000bc7b30;  alias, 1 drivers
v0000000000b04470_0 .net "ID_addresing_modes", 7 0, o0000000000b52fa8;  alias, 0 drivers
v0000000000b046f0_0 .net "ID_mem_read_write", 0 0, L_0000000000b39630;  alias, 1 drivers
v0000000000a35170_0 .net "ID_mem_size", 0 0, L_0000000000b39860;  alias, 1 drivers
v0000000000a35210_0 .net "clk", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000aec170_0 .net "mux_out_1", 31 0, L_0000000000b396a0;  alias, 1 drivers
v0000000000b4c600_0 .var "mux_out_1_A", 31 0;
v0000000000b4ce20_0 .net "mux_out_2", 31 0, L_0000000000b39010;  alias, 1 drivers
v0000000000b4d820_0 .var "mux_out_2_B", 31 0;
v0000000000b4df00_0 .net "mux_out_3", 31 0, L_0000000000b389f0;  alias, 1 drivers
v0000000000b4c9c0_0 .var "mux_out_3_C", 31 0;
S_00000000009e75e0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 169, 3 388 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000b4e2c0_0 .net "DataOut", 31 0, v0000000000badfd0_0;  alias, 1 drivers
v0000000000b4cc40_0 .net "Hazard_Unit_Ld", 0 0, o0000000000b53578;  alias, 0 drivers
v0000000000b4d8c0_0 .var "ID_Bit11_0", 11 0;
v0000000000b4dfa0_0 .var "ID_Bit15_12", 3 0;
v0000000000b4d3c0_0 .var "ID_Bit19_16", 3 0;
v0000000000b4d640_0 .var "ID_Bit23_0", 23 0;
v0000000000b4d460_0 .var "ID_Bit31_0", 31 0;
v0000000000b4c740_0 .var "ID_Bit31_28", 3 0;
v0000000000b4d960_0 .var "ID_Bit3_0", 3 0;
v0000000000b4c6a0_0 .var "ID_Next_PC", 31 0;
v0000000000b4c420_0 .net "PC4", 31 0, L_0000000000bc78b0;  alias, 1 drivers
v0000000000b4d320_0 .net "Reset", 0 0, v0000000000bbb390_0;  1 drivers
v0000000000b4cec0_0 .net "asserted", 0 0, L_0000000000b3a040;  alias, 1 drivers
v0000000000b4ca60_0 .net "choose_ta_r_nop", 0 0, v0000000000b0a1d0_0;  alias, 1 drivers
v0000000000b4dd20_0 .net "clk", 0 0, v0000000000bbb070_0;  alias, 1 drivers
S_0000000000b4e3e0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 535, 3 516 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000b4daa0_0 .net "MEM_RF_Enable", 0 0, v0000000000b0aa90_0;  alias, 1 drivers
v0000000000b4d500_0 .net "MEM_load_instr", 0 0, v0000000000b0ab30_0;  alias, 1 drivers
v0000000000b4ddc0_0 .var "WB_RF_Enable", 0 0;
v0000000000b4d140_0 .var "WB_load_instr", 0 0;
v0000000000b4c4c0_0 .net "alu_out", 31 0, v0000000000b0b030_0;  alias, 1 drivers
v0000000000b4c560_0 .net "bit15_12", 3 0, v0000000000b0b530_0;  alias, 1 drivers
v0000000000b4c7e0_0 .net "clk", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000b4d280_0 .net "data_r_out", 31 0, v0000000000baa830_0;  alias, 1 drivers
v0000000000b4da00_0 .var "wb_alu_out", 31 0;
v0000000000b4e040_0 .var "wb_bit15_12", 3 0;
v0000000000b4cf60_0 .var "wb_data_r_out", 31 0;
S_0000000000a262e0 .scope module, "Status_register" "Status_register" 2 194, 3 176 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000b4d5a0_0 .net "S", 0 0, L_0000000000bc8668;  alias, 1 drivers
v0000000000b4cce0_0 .net "cc_in", 3 0, L_0000000000bc7770;  alias, 1 drivers
v0000000000b4d6e0_0 .var "cc_out", 3 0;
v0000000000b4d780_0 .net "clk", 0 0, v0000000000bbb070_0;  alias, 1 drivers
S_0000000000a26470 .scope module, "alu_1" "alu" 2 133, 4 4 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000b4c880_0 .net "A", 31 0, L_0000000000b38980;  alias, 1 drivers
v0000000000b4dbe0_0 .net "Alu_Out", 3 0, L_0000000000bc7310;  alias, 1 drivers
L_0000000000bc86b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000b4e0e0_0 .net "B", 31 0, L_0000000000bc86b0;  1 drivers
L_0000000000bc8740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000b4db40_0 .net "Cin", 0 0, L_0000000000bc8740;  1 drivers
L_0000000000bc86f8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000b4d0a0_0 .net "OPS", 3 0, L_0000000000bc86f8;  1 drivers
v0000000000b4de60_0 .var "OPS_result", 32 0;
v0000000000b4e180_0 .net "S", 31 0, L_0000000000bc78b0;  alias, 1 drivers
v0000000000b4dc80_0 .net *"_ivl_11", 0 0, L_0000000000bc8350;  1 drivers
v0000000000b4e220_0 .net *"_ivl_16", 0 0, L_0000000000bc7c70;  1 drivers
v0000000000b4c920_0 .net *"_ivl_3", 0 0, L_0000000000bc8490;  1 drivers
v0000000000b4cb00_0 .net *"_ivl_7", 0 0, L_0000000000bc8030;  1 drivers
v0000000000b4cba0_0 .var/i "ol", 31 0;
v0000000000b4d000_0 .var/i "tc", 31 0;
v0000000000b4cd80_0 .var/i "tn", 31 0;
v0000000000b4d1e0_0 .var/i "tv", 31 0;
v0000000000ba3910_0 .var/i "tz", 31 0;
E_0000000000b1d980/0 .event edge, v0000000000b4d0a0_0, v0000000000b4c880_0, v0000000000b4e0e0_0, v0000000000b4db40_0;
E_0000000000b1d980/1 .event edge, v0000000000b4de60_0, v0000000000b4cba0_0;
E_0000000000b1d980 .event/or E_0000000000b1d980/0, E_0000000000b1d980/1;
L_0000000000bc8490 .part v0000000000b4cd80_0, 0, 1;
L_0000000000bc8030 .part v0000000000ba3910_0, 0, 1;
L_0000000000bc8350 .part v0000000000b4d000_0, 0, 1;
L_0000000000bc7310 .concat8 [ 1 1 1 1], L_0000000000bc7c70, L_0000000000bc8350, L_0000000000bc8030, L_0000000000bc8490;
L_0000000000bc7c70 .part v0000000000b4d1e0_0, 0, 1;
L_0000000000bc78b0 .part v0000000000b4de60_0, 0, 32;
S_0000000000a26600 .scope module, "alu_2" "alu" 2 219, 4 4 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000ba4590_0 .net "A", 31 0, L_0000000000b39e10;  alias, 1 drivers
v0000000000ba3a50_0 .net "Alu_Out", 3 0, L_0000000000bc6ff0;  alias, 1 drivers
v0000000000ba5350_0 .net "B", 31 0, v0000000000b4c6a0_0;  alias, 1 drivers
L_0000000000bc8818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ba3ff0_0 .net "Cin", 0 0, L_0000000000bc8818;  1 drivers
L_0000000000bc87d0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000ba4630_0 .net "OPS", 3 0, L_0000000000bc87d0;  1 drivers
v0000000000ba4a90_0 .var "OPS_result", 32 0;
v0000000000ba3c30_0 .net "S", 31 0, L_0000000000bc7bd0;  alias, 1 drivers
v0000000000ba4090_0 .net *"_ivl_11", 0 0, L_0000000000bc7db0;  1 drivers
v0000000000ba46d0_0 .net *"_ivl_16", 0 0, L_0000000000bc80d0;  1 drivers
v0000000000ba4db0_0 .net *"_ivl_3", 0 0, L_0000000000bc7d10;  1 drivers
v0000000000ba3cd0_0 .net *"_ivl_7", 0 0, L_0000000000bc7950;  1 drivers
v0000000000ba4310_0 .var/i "ol", 31 0;
v0000000000ba4d10_0 .var/i "tc", 31 0;
v0000000000ba4bd0_0 .var/i "tn", 31 0;
v0000000000ba43b0_0 .var/i "tv", 31 0;
v0000000000ba50d0_0 .var/i "tz", 31 0;
E_0000000000b1dbc0/0 .event edge, v0000000000ba4630_0, v0000000000ba4590_0, v0000000000b4c6a0_0, v0000000000ba3ff0_0;
E_0000000000b1dbc0/1 .event edge, v0000000000ba4a90_0, v0000000000ba4310_0;
E_0000000000b1dbc0 .event/or E_0000000000b1dbc0/0, E_0000000000b1dbc0/1;
L_0000000000bc7d10 .part v0000000000ba4bd0_0, 0, 1;
L_0000000000bc7950 .part v0000000000ba50d0_0, 0, 1;
L_0000000000bc7db0 .part v0000000000ba4d10_0, 0, 1;
L_0000000000bc6ff0 .concat8 [ 1 1 1 1], L_0000000000bc80d0, L_0000000000bc7db0, L_0000000000bc7950, L_0000000000bc7d10;
L_0000000000bc80d0 .part v0000000000ba43b0_0, 0, 1;
L_0000000000bc7bd0 .part v0000000000ba4a90_0, 0, 32;
S_00000000009dfda0 .scope module, "alu_main" "alu" 2 409, 4 4 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000ba5210_0 .net "A", 31 0, v0000000000b4c600_0;  alias, 1 drivers
v0000000000ba3d70_0 .net "Alu_Out", 3 0, L_0000000000bc7770;  alias, 1 drivers
v0000000000ba4e50_0 .net "B", 31 0, L_0000000000b39f60;  alias, 1 drivers
v0000000000ba39b0_0 .net "Cin", 0 0, v0000000000bba2b0_0;  alias, 1 drivers
v0000000000ba48b0_0 .net "OPS", 3 0, v0000000000b037f0_0;  alias, 1 drivers
v0000000000ba4ef0_0 .var "OPS_result", 32 0;
v0000000000ba3b90_0 .net "S", 31 0, L_0000000000bc69b0;  alias, 1 drivers
v0000000000ba3e10_0 .net *"_ivl_11", 0 0, L_0000000000bc7630;  1 drivers
v0000000000ba4c70_0 .net *"_ivl_16", 0 0, L_0000000000bc6050;  1 drivers
v0000000000ba49f0_0 .net *"_ivl_3", 0 0, L_0000000000bc7450;  1 drivers
v0000000000ba4950_0 .net *"_ivl_7", 0 0, L_0000000000bc7590;  1 drivers
v0000000000ba4770_0 .var/i "ol", 31 0;
v0000000000ba3690_0 .var/i "tc", 31 0;
v0000000000ba3eb0_0 .var/i "tn", 31 0;
v0000000000ba3f50_0 .var/i "tv", 31 0;
v0000000000ba3af0_0 .var/i "tz", 31 0;
E_0000000000b1de00/0 .event edge, v0000000000b037f0_0, v0000000000b4c600_0, v0000000000ba4e50_0, v0000000000ba39b0_0;
E_0000000000b1de00/1 .event edge, v0000000000ba4ef0_0, v0000000000ba4770_0;
E_0000000000b1de00 .event/or E_0000000000b1de00/0, E_0000000000b1de00/1;
L_0000000000bc7450 .part v0000000000ba3eb0_0, 0, 1;
L_0000000000bc7590 .part v0000000000ba3af0_0, 0, 1;
L_0000000000bc7630 .part v0000000000ba3690_0, 0, 1;
L_0000000000bc7770 .concat8 [ 1 1 1 1], L_0000000000bc6050, L_0000000000bc7630, L_0000000000bc7590, L_0000000000bc7450;
L_0000000000bc6050 .part v0000000000ba3f50_0, 0, 1;
L_0000000000bc69b0 .part v0000000000ba4ef0_0, 0, 32;
S_00000000009dff30 .scope module, "control_unit1" "control_unit" 2 321, 3 7 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 1 "MemSize";
    .port_info 3 /OUTPUT 7 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000b39940 .functor BUFZ 1, v0000000000ba44f0_0, C4<0>, C4<0>, C4<0>;
L_0000000000b39630 .functor BUFZ 1, v0000000000baa330_0, C4<0>, C4<0>, C4<0>;
L_0000000000b39860 .functor BUFZ 1, v0000000000baad30_0, C4<0>, C4<0>, C4<0>;
v0000000000ba4b30_0 .net "A", 31 0, v0000000000b4d460_0;  alias, 1 drivers
v0000000000ba4f90_0 .net "C_U_out", 6 0, L_0000000000bc7b30;  alias, 1 drivers
v0000000000ba4130_0 .net "ID_B_instr", 0 0, L_0000000000b39940;  alias, 1 drivers
v0000000000ba4810_0 .net "MemReadWrite", 0 0, L_0000000000b39630;  alias, 1 drivers
v0000000000ba5030_0 .net "MemSize", 0 0, L_0000000000b39860;  alias, 1 drivers
v0000000000ba41d0_0 .net "Reset", 0 0, v0000000000bbb390_0;  alias, 1 drivers
v0000000000ba5170_0 .net *"_ivl_11", 0 0, v0000000000ba3870_0;  1 drivers
v0000000000ba53f0_0 .net *"_ivl_18", 3 0, v0000000000ba5490_0;  1 drivers
v0000000000ba52b0_0 .net *"_ivl_3", 0 0, v0000000000baa470_0;  1 drivers
v0000000000ba4270_0 .net *"_ivl_7", 0 0, v0000000000baae70_0;  1 drivers
v0000000000ba5490_0 .var "alu_op", 3 0;
v0000000000ba35f0_0 .net "asserted", 0 0, L_0000000000b3a040;  alias, 1 drivers
v0000000000ba4450_0 .var "b_bl", 0 0;
v0000000000ba44f0_0 .var "b_instr", 0 0;
v0000000000ba3730_0 .net "clk", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000ba37d0_0 .var "instr", 2 0;
v0000000000ba3870_0 .var "l_instr", 0 0;
v0000000000baa330_0 .var "m_rw", 0 0;
v0000000000baad30_0 .var "m_size", 0 0;
v0000000000baa3d0_0 .var "r_sr_off", 0 0;
v0000000000baae70_0 .var "rf_instr", 0 0;
v0000000000baa470_0 .var "s_imm", 0 0;
v0000000000ba96b0_0 .var "u", 0 0;
E_0000000000b1df00/0 .event edge, v0000000000b4d320_0, v0000000000b4d460_0, v0000000000ba37d0_0, v0000000000ba3870_0;
E_0000000000b1df00/1 .event edge, v0000000000ba96b0_0, v0000000000b0bb70_0, v0000000000ba4450_0;
E_0000000000b1df00 .event/or E_0000000000b1df00/0, E_0000000000b1df00/1;
L_0000000000bc7b30 .concat8 [ 1 1 4 1], v0000000000baae70_0, v0000000000ba3870_0, v0000000000ba5490_0, v0000000000baa470_0;
S_00000000009e00c0 .scope module, "data_ram" "data_ram256x8" 2 507, 3 568 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000baaa10_0 .net "Address", 31 0, v0000000000b0b030_0;  alias, 1 drivers
v0000000000bab190_0 .net "DataIn", 31 0, v0000000000b0a9f0_0;  alias, 1 drivers
v0000000000baa830_0 .var "DataOut", 31 0;
v0000000000baaab0 .array "Mem", 255 0, 7 0;
v0000000000baa5b0_0 .net "ReadWrite", 0 0, v0000000000b0b5d0_0;  alias, 1 drivers
v0000000000ba9930_0 .net "Size", 0 0, v0000000000b0ac70_0;  alias, 1 drivers
E_0000000000b1dc40/0 .event edge, v0000000000b0ac70_0, v0000000000b0a9f0_0, v0000000000b0b030_0, v0000000000b0b5d0_0;
E_0000000000b1dc40/1 .event edge, v0000000000b4d280_0;
E_0000000000b1dc40 .event/or E_0000000000b1dc40/0, E_0000000000b1dc40/1;
S_0000000000a14660 .scope module, "h_u" "hazard_unit" 2 578, 3 709 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000bab370_0 .net "EX_Bit15_12", 3 0, v0000000000b050f0_0;  alias, 1 drivers
v0000000000baa510_0 .net "EX_RF_Enable", 0 0, v0000000000b05190_0;  alias, 1 drivers
v0000000000ba9610_0 .net "EX_load_instr", 0 0, v0000000000b05370_0;  alias, 1 drivers
v0000000000baa790_0 .net "ID_Bit19_16", 3 0, v0000000000b4d3c0_0;  alias, 1 drivers
v0000000000ba9750_0 .net "ID_Bit3_0", 3 0, v0000000000b4d960_0;  alias, 1 drivers
v0000000000baa650_0 .var "IF_ID_load", 0 0;
v0000000000baafb0_0 .net "MEM_Bit15_12", 3 0, v0000000000b0b530_0;  alias, 1 drivers
v0000000000baabf0_0 .net "MEM_RF_Enable", 0 0, v0000000000b0aa90_0;  alias, 1 drivers
v0000000000bab410_0 .var "MUX1_signal", 1 0;
v0000000000baa6f0_0 .var "MUX2_signal", 1 0;
v0000000000bab0f0_0 .var "MUX3_signal", 1 0;
v0000000000baa8d0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000ba97f0_0 .var "PC_RF_load", 0 0;
v0000000000baa290_0 .net "WB_Bit15_12", 3 0, v0000000000b4e040_0;  alias, 1 drivers
v0000000000ba9890_0 .net "WB_RF_Enable", 0 0, v0000000000b4ddc0_0;  alias, 1 drivers
v0000000000ba99d0_0 .net "clk", 0 0, v0000000000bbb070_0;  alias, 1 drivers
E_0000000000b1e600/0 .event edge, v0000000000b0a810_0, v0000000000b4d3c0_0, v0000000000b0bad0_0, v0000000000b4d960_0;
E_0000000000b1e600/1 .event edge, v0000000000b0a3b0_0, v0000000000b0aa90_0, v0000000000b0b530_0, v0000000000b4ddc0_0;
E_0000000000b1e600/2 .event edge, v0000000000b4e040_0;
E_0000000000b1e600 .event/or E_0000000000b1e600/0, E_0000000000b1e600/1, E_0000000000b1e600/2;
S_0000000000a147f0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 335, 3 633 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000b39ef0 .functor BUFZ 7, v0000000000ba9f70_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000baa970_0 .net "C_U", 6 0, L_0000000000bc7b30;  alias, 1 drivers
v0000000000baab50_0 .net "HF_U", 0 0, v0000000000baa8d0_0;  alias, 1 drivers
v0000000000baadd0_0 .net "MUX_Out", 6 0, L_0000000000b39ef0;  alias, 1 drivers
v0000000000ba9f70_0 .var "salida", 6 0;
E_0000000000b1e6c0 .event edge, v0000000000baa8d0_0, v0000000000b03ed0_0;
S_0000000000a14980 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 2 149, 3 656 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b394e0 .functor BUFZ 32, v0000000000ba9bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000baaf10_0 .net "A", 31 0, L_0000000000b38c20;  alias, 1 drivers
L_0000000000bc8788 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000baac90_0 .net "B", 31 0, L_0000000000bc8788;  1 drivers
v0000000000bab050_0 .net "MUX_Out", 31 0, L_0000000000b394e0;  alias, 1 drivers
v0000000000ba9bb0_0 .var "salida", 31 0;
v0000000000bab230_0 .net "sig", 0 0, v0000000000bbb390_0;  alias, 1 drivers
E_0000000000b1d900 .event edge, v0000000000b4d320_0, v0000000000baaf10_0, v0000000000baac90_0;
S_00000000009f2c70 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 147, 3 656 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b38c20 .functor BUFZ 32, v0000000000ba9b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bab2d0_0 .net "A", 31 0, L_0000000000bc78b0;  alias, 1 drivers
v0000000000ba9a70_0 .net "B", 31 0, L_0000000000bc7bd0;  alias, 1 drivers
v0000000000bab4b0_0 .net "MUX_Out", 31 0, L_0000000000b38c20;  alias, 1 drivers
v0000000000ba9b10_0 .var "salida", 31 0;
v0000000000baa0b0_0 .net "sig", 0 0, v0000000000b0a1d0_0;  alias, 1 drivers
E_0000000000b1e700 .event edge, v0000000000b0a1d0_0, v0000000000b4c420_0, v0000000000ba3c30_0;
S_0000000000bab620 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 439, 3 656 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b39f60 .functor BUFZ 32, v0000000000ba9e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000ba9c50_0 .net "A", 31 0, v0000000000b4d820_0;  alias, 1 drivers
v0000000000ba9cf0_0 .net "B", 31 0, v0000000000bb8b90_0;  alias, 1 drivers
v0000000000ba9d90_0 .net "MUX_Out", 31 0, L_0000000000b39f60;  alias, 1 drivers
v0000000000ba9e30_0 .var "salida", 31 0;
v0000000000ba9ed0_0 .net "sig", 0 0, v0000000000b04650_0;  alias, 1 drivers
E_0000000000b1e740 .event edge, v0000000000b04650_0, v0000000000b4d820_0, v0000000000ba9cf0_0;
S_0000000000bac110 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 521, 3 656 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b3a120 .functor BUFZ 32, v0000000000bad030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000baa010_0 .net "A", 31 0, v0000000000baa830_0;  alias, 1 drivers
v0000000000baa150_0 .net "B", 31 0, v0000000000b0b030_0;  alias, 1 drivers
v0000000000baa1f0_0 .net "MUX_Out", 31 0, L_0000000000b3a120;  alias, 1 drivers
v0000000000bad030_0 .var "salida", 31 0;
v0000000000bac8b0_0 .net "sig", 0 0, o0000000000b55768;  alias, 0 drivers
E_0000000000b1de40 .event edge, v0000000000bac8b0_0, v0000000000b4d280_0, v0000000000b0b030_0;
S_0000000000bac430 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 558, 3 656 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b398d0 .functor BUFZ 32, v0000000000badad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bad990_0 .net "A", 31 0, v0000000000b4cf60_0;  alias, 1 drivers
v0000000000bac630_0 .net "B", 31 0, v0000000000b4da00_0;  alias, 1 drivers
v0000000000bac770_0 .net "MUX_Out", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000badad0_0 .var "salida", 31 0;
v0000000000bac9f0_0 .net "sig", 0 0, v0000000000b4d140_0;  alias, 1 drivers
E_0000000000b1e780 .event edge, v0000000000b4d140_0, v0000000000b4cf60_0, v0000000000b4da00_0;
S_0000000000babdf0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 232, 3 656 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b39e80 .functor BUFZ 32, v0000000000bae430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bad670_0 .net "A", 31 0, L_0000000000bc78b0;  alias, 1 drivers
v0000000000baca90_0 .net "B", 31 0, L_0000000000bc7bd0;  alias, 1 drivers
v0000000000bada30_0 .net "MUX_Out", 31 0, L_0000000000b39e80;  alias, 1 drivers
v0000000000bae430_0 .var "salida", 31 0;
v0000000000bad710_0 .net "sig", 0 0, v0000000000b0a1d0_0;  alias, 1 drivers
S_0000000000babf80 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 275, 3 608 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b396a0 .functor BUFZ 32, v0000000000baddf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bae4d0_0 .net "A_O", 31 0, L_0000000000bc69b0;  alias, 1 drivers
v0000000000bad850_0 .net "HF_U", 1 0, v0000000000bab410_0;  alias, 1 drivers
v0000000000bade90_0 .net "MUX_Out", 31 0, L_0000000000b396a0;  alias, 1 drivers
v0000000000badf30_0 .net "M_O", 31 0, L_0000000000b3a120;  alias, 1 drivers
v0000000000bae110_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bad8f0_0 .net "X", 31 0, v0000000000bb3750_0;  alias, 1 drivers
v0000000000baddf0_0 .var "salida", 31 0;
E_0000000000b1dcc0/0 .event edge, v0000000000bab410_0, v0000000000bad8f0_0, v0000000000b0a270_0, v0000000000baa1f0_0;
E_0000000000b1dcc0/1 .event edge, v0000000000bac770_0;
E_0000000000b1dcc0 .event/or E_0000000000b1dcc0/0, E_0000000000b1dcc0/1;
S_0000000000bac2a0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 290, 3 608 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b39010 .functor BUFZ 32, v0000000000bad530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000badcb0_0 .net "A_O", 31 0, L_0000000000bc69b0;  alias, 1 drivers
v0000000000bac6d0_0 .net "HF_U", 1 0, v0000000000baa6f0_0;  alias, 1 drivers
v0000000000badd50_0 .net "MUX_Out", 31 0, L_0000000000b39010;  alias, 1 drivers
v0000000000bad0d0_0 .net "M_O", 31 0, L_0000000000b3a120;  alias, 1 drivers
v0000000000bacc70_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bae2f0_0 .net "X", 31 0, v0000000000bb4330_0;  alias, 1 drivers
v0000000000bad530_0 .var "salida", 31 0;
E_0000000000b1d940/0 .event edge, v0000000000baa6f0_0, v0000000000bae2f0_0, v0000000000b0a270_0, v0000000000baa1f0_0;
E_0000000000b1d940/1 .event edge, v0000000000bac770_0;
E_0000000000b1d940 .event/or E_0000000000b1d940/0, E_0000000000b1d940/1;
S_0000000000babad0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 304, 3 608 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b389f0 .functor BUFZ 32, v0000000000bad2b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bacdb0_0 .net "A_O", 31 0, L_0000000000bc69b0;  alias, 1 drivers
v0000000000bad7b0_0 .net "HF_U", 1 0, v0000000000bab0f0_0;  alias, 1 drivers
v0000000000bacbd0_0 .net "MUX_Out", 31 0, L_0000000000b389f0;  alias, 1 drivers
v0000000000bad170_0 .net "M_O", 31 0, L_0000000000b3a120;  alias, 1 drivers
v0000000000bad210_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bacb30_0 .net "X", 31 0, v0000000000bb2990_0;  alias, 1 drivers
v0000000000bad2b0_0 .var "salida", 31 0;
E_0000000000b1da40/0 .event edge, v0000000000bab0f0_0, v0000000000bacb30_0, v0000000000b0a270_0, v0000000000baa1f0_0;
E_0000000000b1da40/1 .event edge, v0000000000bac770_0;
E_0000000000b1da40 .event/or E_0000000000b1da40/0, E_0000000000b1da40/1;
S_0000000000bab7b0 .scope module, "ram1" "inst_ram256x8" 2 77, 3 536 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000bac950_0 .net "Address", 31 0, L_0000000000b38980;  alias, 1 drivers
v0000000000badfd0_0 .var "DataOut", 31 0;
v0000000000bae070 .array "Mem", 255 0, 7 0;
v0000000000bac810_0 .net "Reset", 0 0, v0000000000bbb390_0;  alias, 1 drivers
E_0000000000b1f7c0 .event edge, v0000000000b4d320_0, v0000000000b4c880_0, v0000000000b4e2c0_0;
S_0000000000bab940 .scope module, "register_file_1" "register_file" 2 252, 5 6 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000b38980 .functor BUFZ 32, v0000000000bb1f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bb5eb0_0 .net "C", 3 0, v0000000000b4e040_0;  alias, 1 drivers
v0000000000bb5730_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb5910_0 .net "E", 15 0, v0000000000bb27b0_0;  1 drivers
v0000000000bb5a50_0 .net "HZPCld", 0 0, v0000000000ba97f0_0;  alias, 1 drivers
v0000000000bb63b0_0 .net "MO", 31 0, v0000000000bb3250_0;  1 drivers
v0000000000bb57d0_0 .net "PA", 31 0, v0000000000bb3750_0;  alias, 1 drivers
v0000000000bb5550_0 .net "PB", 31 0, v0000000000bb4330_0;  alias, 1 drivers
v0000000000bb4fb0_0 .net "PCin", 31 0, L_0000000000b394e0;  alias, 1 drivers
v0000000000bb55f0_0 .net "PCout", 31 0, L_0000000000b38980;  alias, 1 drivers
v0000000000bb6270_0 .net "PD", 31 0, v0000000000bb2990_0;  alias, 1 drivers
v0000000000bb5af0_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb6310_0 .net "Q0", 31 0, v0000000000bad350_0;  1 drivers
v0000000000bb5230_0 .net "Q1", 31 0, v0000000000bad3f0_0;  1 drivers
v0000000000bb5c30_0 .net "Q10", 31 0, v0000000000bad5d0_0;  1 drivers
v0000000000bb5b90_0 .net "Q11", 31 0, v0000000000bb1c30_0;  1 drivers
v0000000000bb50f0_0 .net "Q12", 31 0, v0000000000bb2310_0;  1 drivers
v0000000000bb5cd0_0 .net "Q13", 31 0, v0000000000bb1e10_0;  1 drivers
v0000000000bb5690_0 .net "Q14", 31 0, v0000000000bb1a50_0;  1 drivers
v0000000000bb5870_0 .net "Q15", 31 0, v0000000000bb1f50_0;  1 drivers
v0000000000bb5f50_0 .net "Q2", 31 0, v0000000000bb23b0_0;  1 drivers
v0000000000bb5e10_0 .net "Q3", 31 0, v0000000000bb0e70_0;  1 drivers
v0000000000bb5d70_0 .net "Q4", 31 0, v0000000000bb2130_0;  1 drivers
v0000000000bb5ff0_0 .net "Q5", 31 0, v0000000000bb06f0_0;  1 drivers
v0000000000bb6090_0 .net "Q6", 31 0, v0000000000bb0a10_0;  1 drivers
v0000000000bb4e70_0 .net "Q7", 31 0, v0000000000bb1690_0;  1 drivers
v0000000000bb5410_0 .net "Q8", 31 0, v0000000000bb10f0_0;  1 drivers
v0000000000bb6130_0 .net "Q9", 31 0, v0000000000bb39d0_0;  1 drivers
o0000000000b57dd8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000bb52d0_0 .net "R15MO", 1 0, o0000000000b57dd8;  0 drivers
v0000000000bb61d0_0 .net "RFLd", 0 0, v0000000000b4ddc0_0;  alias, 1 drivers
v0000000000bb6450_0 .net "RST", 0 0, v0000000000bbb390_0;  alias, 1 drivers
v0000000000bb64f0_0 .net "SA", 3 0, v0000000000b4d3c0_0;  alias, 1 drivers
v0000000000bb4f10_0 .net "SB", 3 0, v0000000000b4d960_0;  alias, 1 drivers
v0000000000bb5050_0 .net "SD", 3 0, o0000000000b57958;  alias, 0 drivers
L_0000000000bc6eb0 .part v0000000000bb27b0_0, 15, 1;
L_0000000000bc82b0 .part v0000000000bb27b0_0, 0, 1;
L_0000000000bc79f0 .part v0000000000bb27b0_0, 1, 1;
L_0000000000bc8530 .part v0000000000bb27b0_0, 2, 1;
L_0000000000bc6f50 .part v0000000000bb27b0_0, 3, 1;
L_0000000000bc8170 .part v0000000000bb27b0_0, 4, 1;
L_0000000000bc73b0 .part v0000000000bb27b0_0, 5, 1;
L_0000000000bc8210 .part v0000000000bb27b0_0, 6, 1;
L_0000000000bc7a90 .part v0000000000bb27b0_0, 7, 1;
L_0000000000bc7090 .part v0000000000bb27b0_0, 8, 1;
L_0000000000bc7130 .part v0000000000bb27b0_0, 9, 1;
L_0000000000bc76d0 .part v0000000000bb27b0_0, 10, 1;
L_0000000000bc7810 .part v0000000000bb27b0_0, 11, 1;
L_0000000000bc74f0 .part v0000000000bb27b0_0, 12, 1;
L_0000000000bc7e50 .part v0000000000bb27b0_0, 13, 1;
L_0000000000bc71d0 .part v0000000000bb27b0_0, 14, 1;
S_0000000000babc60 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bace50_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bacd10_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bad350_0 .var "Q", 31 0;
v0000000000bae1b0_0 .net "RFLd", 0 0, L_0000000000bc82b0;  1 drivers
S_0000000000baf2c0 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bae250_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bae390_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bad3f0_0 .var "Q", 31 0;
v0000000000bacef0_0 .net "RFLd", 0 0, L_0000000000bc79f0;  1 drivers
S_0000000000baf450 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bad490_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bacf90_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bad5d0_0 .var "Q", 31 0;
v0000000000badb70_0 .net "RFLd", 0 0, L_0000000000bc76d0;  1 drivers
S_0000000000bafc20 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000badc10_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb1af0_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb1c30_0 .var "Q", 31 0;
v0000000000bb0ab0_0 .net "RFLd", 0 0, L_0000000000bc7810;  1 drivers
S_0000000000bafa90 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb2270_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb17d0_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb2310_0 .var "Q", 31 0;
v0000000000bb1d70_0 .net "RFLd", 0 0, L_0000000000bc74f0;  1 drivers
S_0000000000bb00d0 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb1190_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb1910_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb1e10_0 .var "Q", 31 0;
v0000000000bb21d0_0 .net "RFLd", 0 0, L_0000000000bc7e50;  1 drivers
S_0000000000bae640 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb19b0_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb1eb0_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb1a50_0 .var "Q", 31 0;
v0000000000bb1410_0 .net "RFLd", 0 0, L_0000000000bc71d0;  1 drivers
S_0000000000bae7d0 .scope module, "R15" "PCregister" 5 52, 5 176 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb15f0_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb1b90_0 .net "HZPCld", 0 0, v0000000000ba97f0_0;  alias, 1 drivers
v0000000000bb1cd0_0 .net "MOin", 31 0, v0000000000bb3250_0;  alias, 1 drivers
v0000000000bb1f50_0 .var "Q", 31 0;
v0000000000bb1ff0_0 .net "RST", 0 0, v0000000000bbb390_0;  alias, 1 drivers
E_0000000000b1ef80 .event edge, v0000000000ba97f0_0, v0000000000b4d320_0, v0000000000b0a6d0_0;
S_0000000000bae960 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb2090_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb1730_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb23b0_0 .var "Q", 31 0;
v0000000000bb0c90_0 .net "RFLd", 0 0, L_0000000000bc8530;  1 drivers
S_0000000000baeaf0 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb2450_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb24f0_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb0e70_0 .var "Q", 31 0;
v0000000000bb0d30_0 .net "RFLd", 0 0, L_0000000000bc6f50;  1 drivers
S_0000000000baf130 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb0650_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb0790_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb2130_0 .var "Q", 31 0;
v0000000000bb1550_0 .net "RFLd", 0 0, L_0000000000bc8170;  1 drivers
S_0000000000baefa0 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb1870_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb14b0_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb06f0_0 .var "Q", 31 0;
v0000000000bb0830_0 .net "RFLd", 0 0, L_0000000000bc73b0;  1 drivers
S_0000000000baf5e0 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb0970_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb08d0_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb0a10_0 .var "Q", 31 0;
v0000000000bb0fb0_0 .net "RFLd", 0 0, L_0000000000bc8210;  1 drivers
S_0000000000baf900 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb0dd0_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb0b50_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb1690_0 .var "Q", 31 0;
v0000000000bb0bf0_0 .net "RFLd", 0 0, L_0000000000bc7a90;  1 drivers
S_0000000000bafdb0 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb0f10_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb1050_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb10f0_0 .var "Q", 31 0;
v0000000000bb1230_0 .net "RFLd", 0 0, L_0000000000bc7090;  1 drivers
S_0000000000bb0260 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bb12d0_0 .net "CLK", 0 0, v0000000000bbb070_0;  alias, 1 drivers
v0000000000bb1370_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb39d0_0 .var "Q", 31 0;
v0000000000bb3c50_0 .net "RFLd", 0 0, L_0000000000bc7130;  1 drivers
S_0000000000baf770 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000bb3f70_0 .net "C", 3 0, v0000000000b4e040_0;  alias, 1 drivers
v0000000000bb27b0_0 .var "E", 15 0;
v0000000000bb4bf0_0 .net "Ld", 0 0, v0000000000b4ddc0_0;  alias, 1 drivers
E_0000000000b1e880 .event edge, v0000000000b4ddc0_0, v0000000000b4e040_0;
S_0000000000baec80 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bb4470_0 .net "I0", 31 0, v0000000000bad350_0;  alias, 1 drivers
v0000000000bb45b0_0 .net "I1", 31 0, v0000000000bad3f0_0;  alias, 1 drivers
v0000000000bb4830_0 .net "I10", 31 0, v0000000000bad5d0_0;  alias, 1 drivers
v0000000000bb3cf0_0 .net "I11", 31 0, v0000000000bb1c30_0;  alias, 1 drivers
v0000000000bb2df0_0 .net "I12", 31 0, v0000000000bb2310_0;  alias, 1 drivers
v0000000000bb3b10_0 .net "I13", 31 0, v0000000000bb1e10_0;  alias, 1 drivers
v0000000000bb4d30_0 .net "I14", 31 0, v0000000000bb1a50_0;  alias, 1 drivers
v0000000000bb3390_0 .net "I15", 31 0, v0000000000bb1f50_0;  alias, 1 drivers
v0000000000bb3930_0 .net "I2", 31 0, v0000000000bb23b0_0;  alias, 1 drivers
v0000000000bb48d0_0 .net "I3", 31 0, v0000000000bb0e70_0;  alias, 1 drivers
v0000000000bb2e90_0 .net "I4", 31 0, v0000000000bb2130_0;  alias, 1 drivers
v0000000000bb3430_0 .net "I5", 31 0, v0000000000bb06f0_0;  alias, 1 drivers
v0000000000bb4790_0 .net "I6", 31 0, v0000000000bb0a10_0;  alias, 1 drivers
v0000000000bb34d0_0 .net "I7", 31 0, v0000000000bb1690_0;  alias, 1 drivers
v0000000000bb4510_0 .net "I8", 31 0, v0000000000bb10f0_0;  alias, 1 drivers
v0000000000bb3570_0 .net "I9", 31 0, v0000000000bb39d0_0;  alias, 1 drivers
v0000000000bb3750_0 .var "P", 31 0;
v0000000000bb2fd0_0 .net "S", 3 0, v0000000000b4d3c0_0;  alias, 1 drivers
E_0000000000b1f600/0 .event edge, v0000000000bb1f50_0, v0000000000bb1a50_0, v0000000000bb1e10_0, v0000000000bb2310_0;
E_0000000000b1f600/1 .event edge, v0000000000bb1c30_0, v0000000000bad5d0_0, v0000000000bb39d0_0, v0000000000bb10f0_0;
E_0000000000b1f600/2 .event edge, v0000000000bb1690_0, v0000000000bb0a10_0, v0000000000bb06f0_0, v0000000000bb2130_0;
E_0000000000b1f600/3 .event edge, v0000000000bb0e70_0, v0000000000bb23b0_0, v0000000000bad3f0_0, v0000000000bad350_0;
E_0000000000b1f600/4 .event edge, v0000000000b4d3c0_0;
E_0000000000b1f600 .event/or E_0000000000b1f600/0, E_0000000000b1f600/1, E_0000000000b1f600/2, E_0000000000b1f600/3, E_0000000000b1f600/4;
S_0000000000baee10 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bb31b0_0 .net "I0", 31 0, v0000000000bad350_0;  alias, 1 drivers
v0000000000bb2ad0_0 .net "I1", 31 0, v0000000000bad3f0_0;  alias, 1 drivers
v0000000000bb40b0_0 .net "I10", 31 0, v0000000000bad5d0_0;  alias, 1 drivers
v0000000000bb4c90_0 .net "I11", 31 0, v0000000000bb1c30_0;  alias, 1 drivers
v0000000000bb3bb0_0 .net "I12", 31 0, v0000000000bb2310_0;  alias, 1 drivers
v0000000000bb3610_0 .net "I13", 31 0, v0000000000bb1e10_0;  alias, 1 drivers
v0000000000bb3a70_0 .net "I14", 31 0, v0000000000bb1a50_0;  alias, 1 drivers
v0000000000bb2670_0 .net "I15", 31 0, v0000000000bb1f50_0;  alias, 1 drivers
v0000000000bb3d90_0 .net "I2", 31 0, v0000000000bb23b0_0;  alias, 1 drivers
v0000000000bb3e30_0 .net "I3", 31 0, v0000000000bb0e70_0;  alias, 1 drivers
v0000000000bb3ed0_0 .net "I4", 31 0, v0000000000bb2130_0;  alias, 1 drivers
v0000000000bb4150_0 .net "I5", 31 0, v0000000000bb06f0_0;  alias, 1 drivers
v0000000000bb4650_0 .net "I6", 31 0, v0000000000bb0a10_0;  alias, 1 drivers
v0000000000bb4970_0 .net "I7", 31 0, v0000000000bb1690_0;  alias, 1 drivers
v0000000000bb41f0_0 .net "I8", 31 0, v0000000000bb10f0_0;  alias, 1 drivers
v0000000000bb4290_0 .net "I9", 31 0, v0000000000bb39d0_0;  alias, 1 drivers
v0000000000bb4330_0 .var "P", 31 0;
v0000000000bb2c10_0 .net "S", 3 0, v0000000000b4d960_0;  alias, 1 drivers
E_0000000000b1e800/0 .event edge, v0000000000bb1f50_0, v0000000000bb1a50_0, v0000000000bb1e10_0, v0000000000bb2310_0;
E_0000000000b1e800/1 .event edge, v0000000000bb1c30_0, v0000000000bad5d0_0, v0000000000bb39d0_0, v0000000000bb10f0_0;
E_0000000000b1e800/2 .event edge, v0000000000bb1690_0, v0000000000bb0a10_0, v0000000000bb06f0_0, v0000000000bb2130_0;
E_0000000000b1e800/3 .event edge, v0000000000bb0e70_0, v0000000000bb23b0_0, v0000000000bad3f0_0, v0000000000bad350_0;
E_0000000000b1e800/4 .event edge, v0000000000b4d960_0;
E_0000000000b1e800 .event/or E_0000000000b1e800/0, E_0000000000b1e800/1, E_0000000000b1e800/2, E_0000000000b1e800/3, E_0000000000b1e800/4;
S_0000000000baff40 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bb37f0_0 .net "I0", 31 0, v0000000000bad350_0;  alias, 1 drivers
v0000000000bb4a10_0 .net "I1", 31 0, v0000000000bad3f0_0;  alias, 1 drivers
v0000000000bb36b0_0 .net "I10", 31 0, v0000000000bad5d0_0;  alias, 1 drivers
v0000000000bb2b70_0 .net "I11", 31 0, v0000000000bb1c30_0;  alias, 1 drivers
v0000000000bb2d50_0 .net "I12", 31 0, v0000000000bb2310_0;  alias, 1 drivers
v0000000000bb4ab0_0 .net "I13", 31 0, v0000000000bb1e10_0;  alias, 1 drivers
v0000000000bb32f0_0 .net "I14", 31 0, v0000000000bb1a50_0;  alias, 1 drivers
v0000000000bb2710_0 .net "I15", 31 0, v0000000000bb1f50_0;  alias, 1 drivers
v0000000000bb46f0_0 .net "I2", 31 0, v0000000000bb23b0_0;  alias, 1 drivers
v0000000000bb3070_0 .net "I3", 31 0, v0000000000bb0e70_0;  alias, 1 drivers
v0000000000bb4b50_0 .net "I4", 31 0, v0000000000bb2130_0;  alias, 1 drivers
v0000000000bb4dd0_0 .net "I5", 31 0, v0000000000bb06f0_0;  alias, 1 drivers
v0000000000bb2850_0 .net "I6", 31 0, v0000000000bb0a10_0;  alias, 1 drivers
v0000000000bb2cb0_0 .net "I7", 31 0, v0000000000bb1690_0;  alias, 1 drivers
v0000000000bb28f0_0 .net "I8", 31 0, v0000000000bb10f0_0;  alias, 1 drivers
v0000000000bb3110_0 .net "I9", 31 0, v0000000000bb39d0_0;  alias, 1 drivers
v0000000000bb2990_0 .var "P", 31 0;
v0000000000bb3890_0 .net "S", 3 0, o0000000000b57958;  alias, 0 drivers
E_0000000000b1f340/0 .event edge, v0000000000bb1f50_0, v0000000000bb1a50_0, v0000000000bb1e10_0, v0000000000bb2310_0;
E_0000000000b1f340/1 .event edge, v0000000000bb1c30_0, v0000000000bad5d0_0, v0000000000bb39d0_0, v0000000000bb10f0_0;
E_0000000000b1f340/2 .event edge, v0000000000bb1690_0, v0000000000bb0a10_0, v0000000000bb06f0_0, v0000000000bb2130_0;
E_0000000000b1f340/3 .event edge, v0000000000bb0e70_0, v0000000000bb23b0_0, v0000000000bad3f0_0, v0000000000bad350_0;
E_0000000000b1f340/4 .event edge, v0000000000bb3890_0;
E_0000000000b1f340 .event/or E_0000000000b1f340/0, E_0000000000b1f340/1, E_0000000000b1f340/2, E_0000000000b1f340/3, E_0000000000b1f340/4;
S_0000000000bb03f0 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000bab940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bb3250_0 .var "MO", 31 0;
v0000000000bb43d0_0 .net "PC", 31 0, L_0000000000b394e0;  alias, 1 drivers
v0000000000bb54b0_0 .net "PW", 31 0, L_0000000000b398d0;  alias, 1 drivers
v0000000000bb59b0_0 .net "PWLd", 0 0, L_0000000000bc6eb0;  1 drivers
E_0000000000b1f0c0 .event edge, v0000000000bb59b0_0, v0000000000bab050_0, v0000000000bac770_0;
S_0000000000bb7160 .scope module, "se" "SExtender" 2 208, 3 676 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000b39e10 .functor BUFZ 32, v0000000000bb8cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bb5190_0 .var/i "i", 31 0;
v0000000000bb5370_0 .net "in", 23 0, v0000000000b4d640_0;  alias, 1 drivers
v0000000000bb8d70_0 .var "in1", 31 0;
v0000000000bbab70_0 .net/s "out1", 31 0, L_0000000000b39e10;  alias, 1 drivers
v0000000000bb8cd0_0 .var/s "result", 31 0;
v0000000000bb93b0_0 .var/s "shift_result", 31 0;
v0000000000bb8c30_0 .var/s "temp_reg", 31 0;
v0000000000bb9c70_0 .var/s "twoscomp", 31 0;
E_0000000000b1e8c0/0 .event edge, v0000000000b4d640_0, v0000000000bb8d70_0, v0000000000bb9c70_0, v0000000000bb8c30_0;
E_0000000000b1e8c0/1 .event edge, v0000000000bb93b0_0;
E_0000000000b1e8c0 .event/or E_0000000000b1e8c0/0, E_0000000000b1e8c0/1;
S_0000000000bb72f0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 423, 6 1 0, S_00000000009ece10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bb9e50_0 .net "A", 31 0, v0000000000b4d820_0;  alias, 1 drivers
v0000000000bb9f90_0 .net "B", 31 0, v0000000000b048d0_0;  alias, 1 drivers
v0000000000bba2b0_0 .var "C", 0 0;
v0000000000bb87d0_0 .var "by_imm_shift", 1 0;
v0000000000bbaad0_0 .var/i "i", 31 0;
v0000000000bb8af0_0 .var/i "num_of_rot", 31 0;
v0000000000bb8ff0_0 .var "relleno", 0 0;
v0000000000bba490_0 .var "rm", 31 0;
v0000000000bbadf0_0 .var "rm1", 31 0;
v0000000000bb9810_0 .var "shift", 1 0;
v0000000000bb8b90_0 .var "shift_result", 31 0;
v0000000000bba210_0 .var "shifter_op", 2 0;
v0000000000bba350_0 .var "tc", 0 0;
v0000000000bbac10_0 .var "temp_reg", 31 0;
v0000000000bb9b30_0 .var "temp_reg1", 31 0;
v0000000000bbacb0_0 .var "temp_reg2", 31 0;
E_0000000000b1eec0/0 .event edge, v0000000000b048d0_0, v0000000000bba210_0, v0000000000b4d820_0, v0000000000ba39b0_0;
E_0000000000b1eec0/1 .event edge, v0000000000bb87d0_0, v0000000000bb8af0_0, v0000000000bbac10_0, v0000000000bba350_0;
E_0000000000b1eec0/2 .event edge, v0000000000bb8ff0_0, v0000000000bb9810_0, v0000000000bb9b30_0, v0000000000bba490_0;
E_0000000000b1eec0/3 .event edge, v0000000000bbacb0_0, v0000000000bbadf0_0;
E_0000000000b1eec0 .event/or E_0000000000b1eec0/0, E_0000000000b1eec0/1, E_0000000000b1eec0/2, E_0000000000b1eec0/3;
    .scope S_0000000000bab7b0;
T_0 ;
    %wait E_0000000000b1f7c0;
    %load/vec4 v0000000000bac810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000badfd0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000bac950_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000bac950_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bae070, 4;
    %load/vec4 v0000000000bac950_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bae070, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bac950_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bae070, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bac950_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bae070, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000badfd0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000bac950_0;
    %load/vec4a v0000000000bae070, 4;
    %pad/u 32;
    %store/vec4 v0000000000badfd0_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a26470;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4cd80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4d000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4cba0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000a26470;
T_2 ;
    %wait E_0000000000b1d980;
    %load/vec4 v0000000000b4d0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b4cba0_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000b4cba0_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000b4cba0_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000b4db40_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000b4db40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b4cba0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000b4db40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000b4cba0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000b4c880_0;
    %pad/u 33;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000b4e0e0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000b4de60_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000b4de60_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000ba3910_0, 0, 32;
    %load/vec4 v0000000000b4de60_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000b4cd80_0, 0, 32;
    %load/vec4 v0000000000b4de60_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000b4d000_0, 0, 32;
    %load/vec4 v0000000000b4cba0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000b4c880_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b4e0e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000b4de60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b4e0e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000b4cba0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000b4e0e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b4c880_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000b4de60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b4c880_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000b4cba0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000b4c880_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b4e0e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000b4c880_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b4de60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4d1e0_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000009f2c70;
T_3 ;
    %wait E_0000000000b1e700;
    %load/vec4 v0000000000baa0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000bab2d0_0;
    %store/vec4 v0000000000ba9b10_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000ba9a70_0;
    %store/vec4 v0000000000ba9b10_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000a14980;
T_4 ;
    %wait E_0000000000b1d900;
    %load/vec4 v0000000000bab230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000baaf10_0;
    %store/vec4 v0000000000ba9bb0_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000baac90_0;
    %store/vec4 v0000000000ba9bb0_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000009e75e0;
T_5 ;
    %wait E_0000000000b1dfc0;
    %load/vec4 v0000000000b4d320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b4d460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b4c6a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b4d960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b4c740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b4d3c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b4dfa0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000b4d640_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000b4d8c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000b4e2c0_0;
    %assign/vec4 v0000000000b4d460_0, 0;
    %load/vec4 v0000000000b4c420_0;
    %assign/vec4 v0000000000b4c6a0_0, 0;
    %load/vec4 v0000000000b4e2c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000b4d960_0, 0;
    %load/vec4 v0000000000b4e2c0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000b4c740_0, 0;
    %load/vec4 v0000000000b4e2c0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000b4d3c0_0, 0;
    %load/vec4 v0000000000b4e2c0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000b4dfa0_0, 0;
    %load/vec4 v0000000000b4e2c0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000b4d640_0, 0;
    %load/vec4 v0000000000b4e2c0_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000b4d8c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000a262e0;
T_6 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000b4d5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b4d6e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000b4cce0_0;
    %assign/vec4 v0000000000b4d6e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000bb7160;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5190_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000bb7160;
T_8 ;
    %wait E_0000000000b1e8c0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000bb5370_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bb8d70_0, 0, 32;
    %load/vec4 v0000000000bb8d70_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bb9c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5190_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000bb5190_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000bb9c70_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000bb8c30_0, 0, 32;
    %load/vec4 v0000000000bb5190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bb5190_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000bb8c30_0;
    %store/vec4 v0000000000bb93b0_0, 0, 32;
    %load/vec4 v0000000000bb93b0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000bb8cd0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a26600;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba4bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba50d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba4d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba4310_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000a26600;
T_10 ;
    %wait E_0000000000b1dbc0;
    %load/vec4 v0000000000ba4630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba4310_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba4310_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ba4310_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ba3ff0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba3ff0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba4310_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba3ff0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba4310_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000ba4590_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000ba5350_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ba4a90_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ba4a90_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000ba50d0_0, 0, 32;
    %load/vec4 v0000000000ba4a90_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000ba4bd0_0, 0, 32;
    %load/vec4 v0000000000ba4a90_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ba4d10_0, 0, 32;
    %load/vec4 v0000000000ba4310_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000ba4590_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba5350_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000ba4a90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba5350_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000ba4310_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000ba5350_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4590_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000ba4a90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4590_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000ba4310_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000ba4590_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba5350_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000ba4590_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4a90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba43b0_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000babdf0;
T_11 ;
    %wait E_0000000000b1e700;
    %load/vec4 v0000000000bad710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000bad670_0;
    %store/vec4 v0000000000bae430_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000baca90_0;
    %store/vec4 v0000000000bae430_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000baf770;
T_12 ;
    %wait E_0000000000b1e880;
    %load/vec4 v0000000000bb4bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000bb3f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bb27b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000baec80;
T_13 ;
    %wait E_0000000000b1f600;
    %load/vec4 v0000000000bb2fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000bb4470_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000bb45b0_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000bb3930_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000bb48d0_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000bb2e90_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000bb3430_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000bb4790_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000bb34d0_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000bb4510_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000bb3570_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000bb4830_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000bb3cf0_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000bb2df0_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000bb3b10_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000bb4d30_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000bb3390_0;
    %assign/vec4 v0000000000bb3750_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000baee10;
T_14 ;
    %wait E_0000000000b1e800;
    %load/vec4 v0000000000bb2c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000bb31b0_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000bb2ad0_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000bb3d90_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000bb3e30_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000bb3ed0_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000bb4150_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000bb4650_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000bb4970_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bb41f0_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000bb4290_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000bb40b0_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000bb4c90_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000bb3bb0_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000bb3610_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000bb3a70_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000bb2670_0;
    %assign/vec4 v0000000000bb4330_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000baff40;
T_15 ;
    %wait E_0000000000b1f340;
    %load/vec4 v0000000000bb3890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000bb37f0_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000bb4a10_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000bb46f0_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000bb3070_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000bb4b50_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000bb4dd0_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000bb2850_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000bb2cb0_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000bb28f0_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000bb3110_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000bb36b0_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000bb2b70_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000bb2d50_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000bb4ab0_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000bb32f0_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000bb2710_0;
    %assign/vec4 v0000000000bb2990_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bb03f0;
T_16 ;
    %wait E_0000000000b1f0c0;
    %load/vec4 v0000000000bb59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000bb54b0_0;
    %assign/vec4 v0000000000bb3250_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000bb43d0_0;
    %assign/vec4 v0000000000bb3250_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000babc60;
T_17 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bae1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000bacd10_0;
    %assign/vec4 v0000000000bad350_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000baf2c0;
T_18 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bacef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000bae390_0;
    %assign/vec4 v0000000000bad3f0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000bae960;
T_19 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb0c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000bb1730_0;
    %assign/vec4 v0000000000bb23b0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000baeaf0;
T_20 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb0d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000bb24f0_0;
    %assign/vec4 v0000000000bb0e70_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000baf130;
T_21 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb1550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000bb0790_0;
    %assign/vec4 v0000000000bb2130_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000baefa0;
T_22 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb0830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000bb14b0_0;
    %assign/vec4 v0000000000bb06f0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000baf5e0;
T_23 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000bb08d0_0;
    %assign/vec4 v0000000000bb0a10_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000baf900;
T_24 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb0bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000bb0b50_0;
    %assign/vec4 v0000000000bb1690_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bafdb0;
T_25 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb1230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000bb1050_0;
    %assign/vec4 v0000000000bb10f0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bb0260;
T_26 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb3c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000bb1370_0;
    %assign/vec4 v0000000000bb39d0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000baf450;
T_27 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000badb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000bacf90_0;
    %assign/vec4 v0000000000bad5d0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000bafc20;
T_28 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000bb1af0_0;
    %assign/vec4 v0000000000bb1c30_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bafa90;
T_29 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb1d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000bb17d0_0;
    %assign/vec4 v0000000000bb2310_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bb00d0;
T_30 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb21d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000bb1910_0;
    %assign/vec4 v0000000000bb1e10_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bae640;
T_31 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000bb1410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000bb1eb0_0;
    %assign/vec4 v0000000000bb1a50_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000bae7d0;
T_32 ;
    %wait E_0000000000b1ef80;
    %load/vec4 v0000000000bb1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000bb1ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb1f50_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000000000bb1cd0_0;
    %assign/vec4 v0000000000bb1f50_0, 0;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000babf80;
T_33 ;
    %wait E_0000000000b1dcc0;
    %load/vec4 v0000000000bad850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000bad8f0_0;
    %store/vec4 v0000000000baddf0_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000bae4d0_0;
    %store/vec4 v0000000000baddf0_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000badf30_0;
    %store/vec4 v0000000000baddf0_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000bae110_0;
    %store/vec4 v0000000000baddf0_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000bac2a0;
T_34 ;
    %wait E_0000000000b1d940;
    %load/vec4 v0000000000bac6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000bae2f0_0;
    %store/vec4 v0000000000bad530_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000badcb0_0;
    %store/vec4 v0000000000bad530_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000bad0d0_0;
    %store/vec4 v0000000000bad530_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000bacc70_0;
    %store/vec4 v0000000000bad530_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000babad0;
T_35 ;
    %wait E_0000000000b1da40;
    %load/vec4 v0000000000bad7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000bacb30_0;
    %store/vec4 v0000000000bad2b0_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bacdb0_0;
    %store/vec4 v0000000000bad2b0_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000bad170_0;
    %store/vec4 v0000000000bad2b0_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000bad210_0;
    %store/vec4 v0000000000bad2b0_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000000009dff30;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba3870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba44f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baad30_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_00000000009dff30;
T_37 ;
    %wait E_0000000000b1df00;
    %load/vec4 v0000000000ba41d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba4b30_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba3870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba44f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baad30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000ba5490_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000ba37d0_0, 0, 3;
    %load/vec4 v0000000000ba37d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba3870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba44f0_0, 0, 1;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ba5490_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baa470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba3870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba44f0_0, 0, 1;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000ba5490_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000ba96b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baa470_0, 0, 1;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ba3870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba44f0_0, 0, 1;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000baad30_0, 0, 1;
    %load/vec4 v0000000000ba3870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baa330_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa330_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000ba96b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ba5490_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ba5490_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000ba96b0_0, 0, 1;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000ba3870_0, 0, 1;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000baad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba44f0_0, 0, 1;
    %load/vec4 v0000000000ba96b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ba5490_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ba5490_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000ba3870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baa330_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa330_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa3d0_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baa3d0_0, 0, 1;
T_37.17 ;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba44f0_0, 0, 1;
    %load/vec4 v0000000000ba35f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba3870_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ba5490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baad30_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %load/vec4 v0000000000ba4b30_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000ba4450_0, 0, 1;
    %load/vec4 v0000000000ba4450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba3870_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000ba5490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baad30_0, 0, 1;
    %jmp T_37.21;
T_37.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba3870_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000ba5490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baad30_0, 0, 1;
T_37.21 ;
T_37.19 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a147f0;
T_38 ;
    %wait E_0000000000b1e6c0;
    %load/vec4 v0000000000baab50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000ba9f70_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000baa970_0;
    %store/vec4 v0000000000ba9f70_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000000009e7450;
T_39 ;
    %wait E_0000000000b1dfc0;
    %load/vec4 v0000000000b03ed0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b04650_0, 0;
    %load/vec4 v0000000000b03ed0_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b037f0_0, 0;
    %load/vec4 v0000000000b03ed0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b05370_0, 0;
    %load/vec4 v0000000000b03ed0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b05190_0, 0;
    %load/vec4 v0000000000a35170_0;
    %assign/vec4 v0000000000b05550_0, 0;
    %load/vec4 v0000000000b046f0_0;
    %assign/vec4 v0000000000b054b0_0, 0;
    %load/vec4 v0000000000aec170_0;
    %assign/vec4 v0000000000b4c600_0, 0;
    %load/vec4 v0000000000b4ce20_0;
    %assign/vec4 v0000000000b4d820_0, 0;
    %load/vec4 v0000000000b4df00_0;
    %assign/vec4 v0000000000b4c9c0_0, 0;
    %load/vec4 v0000000000b03d90_0;
    %assign/vec4 v0000000000b050f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b03890_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000b048d0_0, 0;
    %load/vec4 v0000000000b04470_0;
    %assign/vec4 v0000000000b03bb0_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00000000009dfda0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba4770_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_00000000009dfda0;
T_41 ;
    %wait E_0000000000b1de00;
    %load/vec4 v0000000000ba48b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba4770_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba4770_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000ba4770_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000ba39b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba39b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba4770_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000ba39b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000ba4770_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000ba5210_0;
    %pad/u 33;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000ba4e50_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000ba4ef0_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000ba4ef0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000ba3af0_0, 0, 32;
    %load/vec4 v0000000000ba4ef0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000ba3eb0_0, 0, 32;
    %load/vec4 v0000000000ba4ef0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000ba3690_0, 0, 32;
    %load/vec4 v0000000000ba4770_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000ba5210_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4e50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000ba4ef0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4e50_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000ba4770_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000ba4e50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba5210_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000ba4ef0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba5210_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000ba4770_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000ba5210_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4e50_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000ba5210_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000ba4ef0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3f50_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000bb72f0;
T_42 ;
    %wait E_0000000000b1eec0;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bba210_0, 0, 3;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bb87d0_0, 0, 2;
    %load/vec4 v0000000000bba210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000bb9e50_0;
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bb8af0_0, 0, 32;
    %load/vec4 v0000000000bba2b0_0;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %load/vec4 v0000000000bb87d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000bbaad0_0;
    %load/vec4 v0000000000bb8af0_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000bba350_0;
    %store/vec4 v0000000000bba2b0_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000bbaad0_0;
    %load/vec4 v0000000000bb8af0_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000bba350_0;
    %store/vec4 v0000000000bba2b0_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000bb9e50_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bb8ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000bbaad0_0;
    %load/vec4 v0000000000bb8af0_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %load/vec4 v0000000000bb8ff0_0;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000bba350_0;
    %store/vec4 v0000000000bba2b0_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000bbaad0_0;
    %load/vec4 v0000000000bb8af0_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000bba350_0;
    %store/vec4 v0000000000bba2b0_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bb8af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000bbaad0_0;
    %load/vec4 v0000000000bb8af0_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000bbac10_0;
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bb9810_0, 0, 2;
    %load/vec4 v0000000000bb9810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000bbaad0_0;
    %load/vec4 v0000000000bb8af0_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000bba350_0;
    %store/vec4 v0000000000bba2b0_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000bb8af0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000bbaad0_0;
    %load/vec4 v0000000000bb8af0_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000bba350_0;
    %store/vec4 v0000000000bba2b0_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000bb8af0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbac10_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000bb9e50_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bb8ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000bbaad0_0;
    %load/vec4 v0000000000bb8af0_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %load/vec4 v0000000000bb8ff0_0;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000bba350_0;
    %store/vec4 v0000000000bba2b0_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000bb8af0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000bbaad0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bb9b30_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000bb9b30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bb9f90_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bba490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000bbaad0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bba490_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbacb0_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000bbacb0_0;
    %store/vec4 v0000000000bbadf0_0, 0, 32;
    %load/vec4 v0000000000bba350_0;
    %load/vec4 v0000000000bbadf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000bbaad0_0;
    %load/vec4 v0000000000bb8af0_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bba350_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bbac10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bbac10_0, 0, 32;
    %load/vec4 v0000000000bbaad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbaad0_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000bba350_0;
    %store/vec4 v0000000000bba2b0_0, 0, 1;
    %load/vec4 v0000000000bbac10_0;
    %store/vec4 v0000000000bb8b90_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000bab620;
T_43 ;
    %wait E_0000000000b1e740;
    %load/vec4 v0000000000ba9ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000ba9c50_0;
    %store/vec4 v0000000000ba9e30_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000ba9cf0_0;
    %store/vec4 v0000000000ba9e30_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000000009ecfa0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b0b350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b0a770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b0bd50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b0b3f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b0aef0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_00000000009ecfa0;
T_45 ;
    %wait E_0000000000b1d140;
    %load/vec4 v0000000000b0ae50_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b0b350_0, 0;
    %load/vec4 v0000000000b0ae50_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b0a770_0, 0;
    %load/vec4 v0000000000b0ae50_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b0bd50_0, 0;
    %load/vec4 v0000000000b0ae50_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b0b3f0_0, 0;
    %load/vec4 v0000000000b0bdf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000b0a770_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000b0a770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000b0bd50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000b0bd50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000b0b350_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000b0b350_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000b0b3f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000b0b3f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000b0bd50_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b0a770_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000b0bd50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b0a770_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000b0b3f0_0;
    %load/vec4 v0000000000b0b350_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000b0b3f0_0;
    %load/vec4 v0000000000b0b350_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000b0a770_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b0b350_0;
    %load/vec4 v0000000000b0b3f0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000b0a770_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b0b350_0;
    %load/vec4 v0000000000b0b3f0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b0aef0_0, 0;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000009ed130;
T_46 ;
    %wait E_0000000000b1de80;
    %load/vec4 v0000000000b0b8f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b0a090_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b0a1d0_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b0a1d0_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000000009e72c0;
T_47 ;
    %wait E_0000000000b1dfc0;
    %load/vec4 v0000000000b0a270_0;
    %assign/vec4 v0000000000b0b030_0, 0;
    %load/vec4 v0000000000b03b10_0;
    %assign/vec4 v0000000000b0a9f0_0, 0;
    %load/vec4 v0000000000b0bad0_0;
    %assign/vec4 v0000000000b0b530_0, 0;
    %load/vec4 v0000000000b0a810_0;
    %assign/vec4 v0000000000b0ab30_0, 0;
    %load/vec4 v0000000000b0a3b0_0;
    %assign/vec4 v0000000000b0aa90_0, 0;
    %load/vec4 v0000000000b0a950_0;
    %assign/vec4 v0000000000b0b5d0_0, 0;
    %load/vec4 v0000000000b0b490_0;
    %assign/vec4 v0000000000b0ac70_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000009e00c0;
T_48 ;
    %wait E_0000000000b1dc40;
    %load/vec4 v0000000000ba9930_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000baa5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000bab190_0;
    %pad/u 8;
    %ix/getv 4, v0000000000baaa10_0;
    %store/vec4a v0000000000baaab0, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000baaa10_0;
    %load/vec4a v0000000000baaab0, 4;
    %pad/u 32;
    %store/vec4 v0000000000baa830_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000baa5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000bab190_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000baaa10_0;
    %store/vec4a v0000000000baaab0, 4, 0;
    %load/vec4 v0000000000bab190_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000baaa10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000baaab0, 4, 0;
    %load/vec4 v0000000000bab190_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000baaa10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000baaab0, 4, 0;
    %load/vec4 v0000000000bab190_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000baaa10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000baaab0, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000baaa10_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000baaab0, 4;
    %load/vec4 v0000000000baaa10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000baaab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000baaa10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000baaab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000baaa10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000baaab0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000baa830_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000bac110;
T_49 ;
    %wait E_0000000000b1de40;
    %load/vec4 v0000000000bac8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000baa010_0;
    %store/vec4 v0000000000bad030_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000baa150_0;
    %store/vec4 v0000000000bad030_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000b4e3e0;
T_50 ;
    %wait E_0000000000b1dfc0;
    %load/vec4 v0000000000b4c4c0_0;
    %assign/vec4 v0000000000b4da00_0, 0;
    %load/vec4 v0000000000b4d280_0;
    %assign/vec4 v0000000000b4cf60_0, 0;
    %load/vec4 v0000000000b4c560_0;
    %assign/vec4 v0000000000b4e040_0, 0;
    %load/vec4 v0000000000b4d500_0;
    %assign/vec4 v0000000000b4d140_0, 0;
    %load/vec4 v0000000000b4daa0_0;
    %assign/vec4 v0000000000b4ddc0_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000bac430;
T_51 ;
    %wait E_0000000000b1e780;
    %load/vec4 v0000000000bac9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000bad990_0;
    %store/vec4 v0000000000badad0_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000bac630_0;
    %store/vec4 v0000000000badad0_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000a14660;
T_52 ;
    %wait E_0000000000b1e600;
    %load/vec4 v0000000000ba9610_0;
    %load/vec4 v0000000000baa790_0;
    %load/vec4 v0000000000bab370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba9750_0;
    %load/vec4 v0000000000bab370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba97f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000baa8d0_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baa650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba97f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000baa8d0_0, 0, 1;
T_52.1 ;
    %load/vec4 v0000000000baa510_0;
    %load/vec4 v0000000000baa790_0;
    %load/vec4 v0000000000bab370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba9750_0;
    %load/vec4 v0000000000bab370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bab410_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000baa6f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bab0f0_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000000000baabf0_0;
    %load/vec4 v0000000000baa790_0;
    %load/vec4 v0000000000baafb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba9750_0;
    %load/vec4 v0000000000baafb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bab410_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000baa6f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bab0f0_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000ba9890_0;
    %load/vec4 v0000000000baa790_0;
    %load/vec4 v0000000000baa290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba9750_0;
    %load/vec4 v0000000000baa290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bab410_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000baa6f0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bab0f0_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bab410_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000baa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bab0f0_0, 0, 2;
T_52.7 ;
T_52.5 ;
T_52.3 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00000000009ece10;
T_53 ;
    %vpi_func 2 81 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bbb250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbad50_0, 0, 32;
T_53.0 ;
    %vpi_func 2 83 "$feof" 32, v0000000000bbb250_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 84 "$fscanf" 32, v0000000000bbb250_0, "%b", v0000000000bbc330_0 {0 0 0};
    %store/vec4 v0000000000bbc290_0, 0, 32;
    %load/vec4 v0000000000bbc330_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bbad50_0;
    %store/vec4a v0000000000bae070, 4, 0;
    %load/vec4 v0000000000bbad50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbad50_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 89 "$fclose", v0000000000bbb250_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbc1f0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bbc1f0_0;
    %store/vec4 v0000000000bbad50_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_00000000009ece10;
T_54 ;
    %vpi_func 2 97 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bbb250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbad50_0, 0, 32;
T_54.0 ;
    %vpi_func 2 99 "$feof" 32, v0000000000bbb250_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 100 "$fscanf" 32, v0000000000bbb250_0, "%b", v0000000000bbc330_0 {0 0 0};
    %store/vec4 v0000000000bbc290_0, 0, 32;
    %load/vec4 v0000000000bbc330_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bbad50_0;
    %store/vec4a v0000000000bae070, 4, 0;
    %load/vec4 v0000000000bbad50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bbad50_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 105 "$fclose", v0000000000bbb250_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbba70_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bbba70_0;
    %store/vec4 v0000000000bbad50_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_00000000009ece10;
T_55 ;
    %delay 18, 0;
    %vpi_call 2 633 "$finish" {0 0 0};
    %end;
    .thread T_55;
    .scope S_00000000009ece10;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbb070_0, 0, 1;
    %pushi/vec4 18, 0, 32;
T_56.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.1, 5;
    %jmp/1 T_56.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000000000bbb070_0;
    %inv;
    %store/vec4 v0000000000bbb070_0, 0, 1;
    %jmp T_56.0;
T_56.1 ;
    %pop/vec4 1;
    %end;
    .thread T_56;
    .scope S_00000000009ece10;
T_57 ;
    %fork t_1, S_00000000009ece10;
    %fork t_2, S_00000000009ece10;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bbb390_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbb390_0, 0, 1;
    %end;
    .scope S_00000000009ece10;
t_0 ;
    %end;
    .thread T_57;
    .scope S_00000000009ece10;
T_58 ;
    %vpi_call 2 662 "$display", "\012\012        PC      Destino       PW     Address Data Ram      -- SA --     -- RF SA --        -- PW R1 --       -- R1 --     RFLd in R1     RF Enable     -- SB --       -- R2 --        -- R3 --       -- R15 --      PC_RF_L " {0 0 0};
    %vpi_call 2 664 "$monitor", "%d        %d  %d    %d                %d           %d       %d          %d             %d              %d           %d     %d      %d      %d          %0d", v0000000000bbbcf0_0, v0000000000bbb6b0_0, v0000000000bbc3d0_0, v0000000000bba7b0_0, v0000000000bba5d0_0, v0000000000bb64f0_0, v0000000000bae390_0, v0000000000bad3f0_0, v0000000000bacef0_0, v0000000000bbbbb0_0, v0000000000bb9130_0, v0000000000bb23b0_0, v0000000000bb0e70_0, v0000000000bb1f50_0, v0000000000bbbd90_0 {0 0 0};
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
