Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date              : Fri Jun 11 14:52:46 2021
| Host              : ip-172-31-12-209.eu-west-2.compute.internal running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcvu9p-fsgd2104
| Speed File        : -2L  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.654        0.000                      0                   46        0.051        0.000                      0                   46        4.458        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_n  {5.000 10.000}     10.000          100.000         
clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_n               8.654        0.000                      0                   46        0.051        0.000                      0                   46        4.458        0.000                       0                    38  
clk_p               8.654        0.000                      0                   46        0.051        0.000                      0                   46        4.458        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_n
  To Clock:  clk_n

Setup :            0  Failing Endpoints,  Worst Slack        8.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.236ns (19.002%)  route 1.006ns (80.998%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 13.267 - 10.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.501ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.700    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.781 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.215     3.996    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     4.062 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3/O
                         net (fo=1, routed)           0.338     4.400    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3_n_0
    SLICE_X115Y518       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.489 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1/O
                         net (fo=3, routed)           0.453     4.942    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1_n_0
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.432    13.267    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                         clock pessimism              0.424    13.691    
                         clock uncertainty           -0.035    13.655    
    SLICE_X115Y503       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    13.595    LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.236ns (19.032%)  route 1.004ns (80.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 13.267 - 10.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.501ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.700    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.781 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.215     3.996    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     4.062 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3/O
                         net (fo=1, routed)           0.338     4.400    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3_n_0
    SLICE_X115Y518       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.489 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1/O
                         net (fo=3, routed)           0.451     4.940    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1_n_0
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.432    13.267    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[0]/C
                         clock pessimism              0.424    13.691    
                         clock uncertainty           -0.035    13.655    
    SLICE_X115Y503       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    13.595    LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[0]
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.236ns (19.032%)  route 1.004ns (80.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 13.267 - 10.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.501ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.700    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.781 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.215     3.996    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     4.062 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3/O
                         net (fo=1, routed)           0.338     4.400    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3_n_0
    SLICE_X115Y518       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.489 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1/O
                         net (fo=3, routed)           0.451     4.940    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1_n_0
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.432    13.267    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                         clock pessimism              0.424    13.691    
                         clock uncertainty           -0.035    13.655    
    SLICE_X115Y503       FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    13.595    LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.466ns (47.992%)  route 0.505ns (52.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.501ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.836    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.229     4.065 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[8]
                         net (fo=2, routed)           0.305     4.370    LowerTop/lightsSystem/ColSelect/lookupOut[18]
    SLICE_X114Y501       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.519 r  LowerTop/lightsSystem/ColSelect/rgb[23]_i_2/O
                         net (fo=2, routed)           0.150     4.669    LowerTop/lightsSystem/ColSelect/rgb[23]_i_2_n_0
    SLICE_X114Y501       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.757 r  LowerTop/lightsSystem/ColSelect/rgb[19]_i_1/O
                         net (fo=1, routed)           0.050     4.807    LowerTop/lightsSystem/ColSelect/rgb[19]_i_1_n_0
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.431    13.266    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[19]/C
                         clock pessimism              0.352    13.618    
                         clock uncertainty           -0.035    13.582    
    SLICE_X114Y501       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.607    LowerTop/lightsSystem/ColSelect/rgb_reg[19]
  -------------------------------------------------------------------
                         required time                         13.607    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.825ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.452ns (47.730%)  route 0.495ns (52.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.501ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.836    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.229     4.065 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[0]
                         net (fo=2, routed)           0.357     4.422    LowerTop/lightsSystem/ColSelect/lookupOut[12]
    SLICE_X114Y501       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.546 r  LowerTop/lightsSystem/ColSelect/rgb[15]_i_2/O
                         net (fo=2, routed)           0.089     4.635    LowerTop/lightsSystem/ColSelect/rgb[15]_i_2_n_0
    SLICE_X114Y501       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.734 r  LowerTop/lightsSystem/ColSelect/rgb[11]_i_1/O
                         net (fo=1, routed)           0.049     4.783    LowerTop/lightsSystem/ColSelect/rgb[11]_i_1_n_0
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.431    13.266    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[11]/C
                         clock pessimism              0.352    13.618    
                         clock uncertainty           -0.035    13.582    
    SLICE_X114Y501       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.607    LowerTop/lightsSystem/ColSelect/rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         13.607    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  8.825    

Slack (MET) :             8.825ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.476ns (50.264%)  route 0.471ns (49.736%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.501ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.836    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.229     4.065 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[8]
                         net (fo=2, routed)           0.305     4.370    LowerTop/lightsSystem/ColSelect/lookupOut[18]
    SLICE_X114Y501       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.519 r  LowerTop/lightsSystem/ColSelect/rgb[23]_i_2/O
                         net (fo=2, routed)           0.150     4.669    LowerTop/lightsSystem/ColSelect/rgb[23]_i_2_n_0
    SLICE_X114Y501       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     4.767 r  LowerTop/lightsSystem/ColSelect/rgb[23]_i_1/O
                         net (fo=1, routed)           0.016     4.783    LowerTop/lightsSystem/ColSelect/rgb[23]_i_1_n_0
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.431    13.266    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[23]/C
                         clock pessimism              0.352    13.618    
                         clock uncertainty           -0.035    13.582    
    SLICE_X114Y501       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    13.607    LowerTop/lightsSystem/ColSelect/rgb_reg[23]
  -------------------------------------------------------------------
                         required time                         13.607    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  8.825    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.463ns (50.108%)  route 0.461ns (49.892%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.501ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.836    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.229     4.065 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[0]
                         net (fo=2, routed)           0.357     4.422    LowerTop/lightsSystem/ColSelect/lookupOut[12]
    SLICE_X114Y501       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.546 r  LowerTop/lightsSystem/ColSelect/rgb[15]_i_2/O
                         net (fo=2, routed)           0.089     4.635    LowerTop/lightsSystem/ColSelect/rgb[15]_i_2_n_0
    SLICE_X114Y501       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.745 r  LowerTop/lightsSystem/ColSelect/rgb[15]_i_1/O
                         net (fo=1, routed)           0.015     4.760    LowerTop/lightsSystem/ColSelect/rgb[15]_i_1_n_0
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.431    13.266    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[15]/C
                         clock pessimism              0.352    13.618    
                         clock uncertainty           -0.035    13.582    
    SLICE_X114Y501       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.607    LowerTop/lightsSystem/ColSelect/rgb_reg[15]
  -------------------------------------------------------------------
                         required time                         13.607    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.185ns (26.929%)  route 0.502ns (73.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 13.313 - 10.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.501ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.700    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.781 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.213     3.994    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     4.098 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[0]_i_1/O
                         net (fo=3, routed)           0.289     4.387    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.478    13.313    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.399    13.712    
                         clock uncertainty           -0.035    13.677    
    RAMB18_X8Y200        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.273    13.404    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.026ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.228ns (30.645%)  route 0.516ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 13.264 - 10.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.501ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.836    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.228     4.064 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[10]
                         net (fo=2, routed)           0.516     4.580    LowerTop/lightsSystem/ColSelect/lookupOut[20]
    SLICE_X112Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.429    13.264    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X112Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[20]/C
                         clock pessimism              0.352    13.616    
                         clock uncertainty           -0.035    13.580    
    SLICE_X112Y501       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    13.605    LowerTop/lightsSystem/ColSelect/rgb_reg[20]
  -------------------------------------------------------------------
                         required time                         13.605    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  9.026    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.185ns (28.549%)  route 0.463ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 13.309 - 10.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.474ns (routing 1.501ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.700    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.781 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.213     3.994    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     4.098 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[0]_i_1/O
                         net (fo=3, routed)           0.250     4.348    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.474    13.309    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.399    13.708    
                         clock uncertainty           -0.035    13.673    
    RAMB18_X8Y200        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285    13.388    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  9.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.456%)  route 0.050ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      1.486ns (routing 0.895ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.991ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.486     2.026    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y519       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.065 f  LowerTop/lightsSystem/LEDState/counter_reg[0]/Q
                         net (fo=7, routed)           0.033     2.098    LowerTop/lightsSystem/LEDState/counter_reg[0]
    SLICE_X115Y519       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.112 r  LowerTop/lightsSystem/LEDState/counter[0]_i_1/O
                         net (fo=1, routed)           0.017     2.129    LowerTop/lightsSystem/LEDState/p_0_in[0]
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.667     2.355    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[0]/C
                         clock pessimism             -0.323     2.032    
    SLICE_X115Y519       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.078    LowerTop/lightsSystem/LEDState/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LowerTop/AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/AirConditioning/heating_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.072ns (66.055%)  route 0.037ns (33.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.455ns (routing 0.895ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.991ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.455     1.995    LowerTop/AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y336       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.034 r  LowerTop/AirConditioning/cooling_reg/Q
                         net (fo=5, routed)           0.031     2.065    LowerTop/AirConditioning/cooling
    SLICE_X112Y336       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     2.098 r  LowerTop/AirConditioning/heating_i_1/O
                         net (fo=1, routed)           0.006     2.104    LowerTop/AirConditioning/heating_i_1_n_0
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/heating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.634     2.322    LowerTop/AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/heating_reg/C
                         clock pessimism             -0.321     2.001    
    SLICE_X112Y336       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.048    LowerTop/AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 LowerTop/AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/AirConditioning/cooling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.074ns (61.157%)  route 0.047ns (38.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.455ns (routing 0.895ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.991ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.455     1.995    LowerTop/AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y336       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.034 r  LowerTop/AirConditioning/cooling_reg/Q
                         net (fo=5, routed)           0.031     2.065    LowerTop/AirConditioning/cooling
    SLICE_X112Y336       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     2.100 r  LowerTop/AirConditioning/cooling_i_3/O
                         net (fo=1, routed)           0.016     2.116    LowerTop/AirConditioning/cooling_i_3_n_0
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/cooling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.634     2.322    LowerTop/AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/cooling_reg/C
                         clock pessimism             -0.321     2.001    
    SLICE_X112Y336       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.047    LowerTop/AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.089ns (44.500%)  route 0.111ns (55.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.991ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.029    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.068 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.034     2.102    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     2.152 r  LowerTop/lightsSystem/LEDState/your_instance_name_i_2/O
                         net (fo=2, routed)           0.077     2.229    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.759     2.447    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.311     2.136    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     2.142    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.068ns (43.038%)  route 0.090ns (56.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.991ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.029    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y518       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y518       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.068 r  LowerTop/lightsSystem/LEDState/counter_reg[3]/Q
                         net (fo=5, routed)           0.052     2.120    LowerTop/lightsSystem/LEDState/counter_reg[3]
    SLICE_X115Y519       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     2.134 r  LowerTop/lightsSystem/LEDState/counter[5]_i_2/O
                         net (fo=1, routed)           0.021     2.155    LowerTop/lightsSystem/LEDState/counter[5]_i_2_n_0
    SLICE_X115Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.170 r  LowerTop/lightsSystem/LEDState/counter[5]_i_1/O
                         net (fo=1, routed)           0.017     2.187    LowerTop/lightsSystem/LEDState/p_0_in[5]
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.671     2.359    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[5]/C
                         clock pessimism             -0.312     2.047    
    SLICE_X115Y519       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.093    LowerTop/lightsSystem/LEDState/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.089ns (41.589%)  route 0.125ns (58.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.991ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.029    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.068 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.034     2.102    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     2.152 r  LowerTop/lightsSystem/LEDState/your_instance_name_i_2/O
                         net (fo=2, routed)           0.091     2.243    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.756     2.444    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.311     2.133    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                      0.006     2.139    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.102ns (58.960%)  route 0.071ns (41.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.486ns (routing 0.895ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.991ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.486     2.026    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y518       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y518       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.065 r  LowerTop/lightsSystem/LEDState/counter_reg[1]/Q
                         net (fo=6, routed)           0.030     2.095    LowerTop/lightsSystem/LEDState/counter_reg[1]
    SLICE_X115Y518       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     2.118 f  LowerTop/lightsSystem/LEDState/counter[4]_i_2/O
                         net (fo=1, routed)           0.025     2.143    LowerTop/lightsSystem/LEDState/counter[4]_i_2_n_0
    SLICE_X115Y518       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     2.183 r  LowerTop/lightsSystem/LEDState/counter[4]_i_1/O
                         net (fo=1, routed)           0.016     2.199    LowerTop/lightsSystem/LEDState/p_0_in[4]
    SLICE_X115Y518       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.670     2.358    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y518       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[4]/C
                         clock pessimism             -0.317     2.041    
    SLICE_X115Y518       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.087    LowerTop/lightsSystem/LEDState/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.087ns (36.864%)  route 0.149ns (63.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.991ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.029    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.068 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.035     2.103    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     2.151 r  LowerTop/lightsSystem/LEDState/your_instance_name_i_1/O
                         net (fo=2, routed)           0.114     2.265    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.759     2.447    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.311     2.136    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.006     2.142    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.087ns (37.180%)  route 0.147ns (62.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.991ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.029    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.068 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.035     2.103    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     2.151 r  LowerTop/lightsSystem/LEDState/your_instance_name_i_1/O
                         net (fo=2, routed)           0.112     2.263    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.756     2.444    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.311     2.133    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     2.139    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.087ns (35.510%)  route 0.158ns (64.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.991ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.029    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.068 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.034     2.102    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.048     2.150 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[0]_i_1/O
                         net (fo=3, routed)           0.124     2.274    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.756     2.444    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.311     2.133    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                      0.006     2.139    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_n
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_n }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y74    bufg_clk/I
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X112Y336  LowerTop/AirConditioning/cooling_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X112Y336  LowerTop/AirConditioning/heating_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X115Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X112Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X114Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X112Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[13]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X115Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X112Y336  LowerTop/AirConditioning/cooling_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X112Y336  LowerTop/AirConditioning/cooling_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X112Y336  LowerTop/AirConditioning/heating_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X112Y336  LowerTop/AirConditioning/heating_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[1]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X115Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X115Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        8.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.654ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.236ns (19.002%)  route 1.006ns (80.998%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.501ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.699    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.780 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.215     3.995    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     4.061 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3/O
                         net (fo=1, routed)           0.338     4.399    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3_n_0
    SLICE_X115Y518       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.488 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1/O
                         net (fo=3, routed)           0.453     4.941    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1_n_0
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.432    13.266    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                         clock pessimism              0.424    13.690    
                         clock uncertainty           -0.035    13.655    
    SLICE_X115Y503       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    13.595    LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  8.654    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.236ns (19.032%)  route 1.004ns (80.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.501ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.699    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.780 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.215     3.995    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     4.061 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3/O
                         net (fo=1, routed)           0.338     4.399    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3_n_0
    SLICE_X115Y518       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.488 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1/O
                         net (fo=3, routed)           0.451     4.939    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1_n_0
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.432    13.266    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[0]/C
                         clock pessimism              0.424    13.690    
                         clock uncertainty           -0.035    13.655    
    SLICE_X115Y503       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    13.595    LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[0]
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.236ns (19.032%)  route 1.004ns (80.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.266ns = ( 13.266 - 10.000 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.501ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.699    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.780 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.215     3.995    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     4.061 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3/O
                         net (fo=1, routed)           0.338     4.399    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_3_n_0
    SLICE_X115Y518       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.488 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1/O
                         net (fo=3, routed)           0.451     4.939    LowerTop/lightsSystem/LEDState/FSM_sequential_colour[2]_i_1_n_0
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.432    13.266    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                         clock pessimism              0.424    13.690    
                         clock uncertainty           -0.035    13.655    
    SLICE_X115Y503       FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    13.595    LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.466ns (47.992%)  route 0.505ns (52.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 13.265 - 10.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.501ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.835    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.229     4.064 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[8]
                         net (fo=2, routed)           0.305     4.369    LowerTop/lightsSystem/ColSelect/lookupOut[18]
    SLICE_X114Y501       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.518 r  LowerTop/lightsSystem/ColSelect/rgb[23]_i_2/O
                         net (fo=2, routed)           0.150     4.668    LowerTop/lightsSystem/ColSelect/rgb[23]_i_2_n_0
    SLICE_X114Y501       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.756 r  LowerTop/lightsSystem/ColSelect/rgb[19]_i_1/O
                         net (fo=1, routed)           0.050     4.806    LowerTop/lightsSystem/ColSelect/rgb[19]_i_1_n_0
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.431    13.265    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[19]/C
                         clock pessimism              0.352    13.617    
                         clock uncertainty           -0.035    13.581    
    SLICE_X114Y501       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.606    LowerTop/lightsSystem/ColSelect/rgb_reg[19]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.825ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.452ns (47.730%)  route 0.495ns (52.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 13.265 - 10.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.501ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.835    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.229     4.064 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[0]
                         net (fo=2, routed)           0.357     4.421    LowerTop/lightsSystem/ColSelect/lookupOut[12]
    SLICE_X114Y501       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.545 r  LowerTop/lightsSystem/ColSelect/rgb[15]_i_2/O
                         net (fo=2, routed)           0.089     4.634    LowerTop/lightsSystem/ColSelect/rgb[15]_i_2_n_0
    SLICE_X114Y501       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.733 r  LowerTop/lightsSystem/ColSelect/rgb[11]_i_1/O
                         net (fo=1, routed)           0.049     4.782    LowerTop/lightsSystem/ColSelect/rgb[11]_i_1_n_0
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.431    13.265    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[11]/C
                         clock pessimism              0.352    13.617    
                         clock uncertainty           -0.035    13.581    
    SLICE_X114Y501       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.606    LowerTop/lightsSystem/ColSelect/rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  8.825    

Slack (MET) :             8.825ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.476ns (50.264%)  route 0.471ns (49.736%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 13.265 - 10.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.501ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.835    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.229     4.064 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[8]
                         net (fo=2, routed)           0.305     4.369    LowerTop/lightsSystem/ColSelect/lookupOut[18]
    SLICE_X114Y501       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.518 r  LowerTop/lightsSystem/ColSelect/rgb[23]_i_2/O
                         net (fo=2, routed)           0.150     4.668    LowerTop/lightsSystem/ColSelect/rgb[23]_i_2_n_0
    SLICE_X114Y501       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     4.766 r  LowerTop/lightsSystem/ColSelect/rgb[23]_i_1/O
                         net (fo=1, routed)           0.016     4.782    LowerTop/lightsSystem/ColSelect/rgb[23]_i_1_n_0
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.431    13.265    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[23]/C
                         clock pessimism              0.352    13.617    
                         clock uncertainty           -0.035    13.581    
    SLICE_X114Y501       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    13.606    LowerTop/lightsSystem/ColSelect/rgb_reg[23]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  8.825    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.463ns (50.108%)  route 0.461ns (49.892%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns = ( 13.265 - 10.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.431ns (routing 1.501ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.835    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.229     4.064 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[0]
                         net (fo=2, routed)           0.357     4.421    LowerTop/lightsSystem/ColSelect/lookupOut[12]
    SLICE_X114Y501       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.545 r  LowerTop/lightsSystem/ColSelect/rgb[15]_i_2/O
                         net (fo=2, routed)           0.089     4.634    LowerTop/lightsSystem/ColSelect/rgb[15]_i_2_n_0
    SLICE_X114Y501       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.744 r  LowerTop/lightsSystem/ColSelect/rgb[15]_i_1/O
                         net (fo=1, routed)           0.015     4.759    LowerTop/lightsSystem/ColSelect/rgb[15]_i_1_n_0
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.431    13.265    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X114Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[15]/C
                         clock pessimism              0.352    13.617    
                         clock uncertainty           -0.035    13.581    
    SLICE_X114Y501       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.606    LowerTop/lightsSystem/ColSelect/rgb_reg[15]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.185ns (26.929%)  route 0.502ns (73.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 13.312 - 10.000 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.501ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.699    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.780 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.213     3.993    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     4.097 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[0]_i_1/O
                         net (fo=3, routed)           0.289     4.386    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.478    13.312    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.399    13.711    
                         clock uncertainty           -0.035    13.676    
    RAMB18_X8Y200        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.273    13.403    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.026ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/rgb_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.228ns (30.645%)  route 0.516ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.263 - 10.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.646ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.501ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.854     3.835    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y200        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.228     4.063 r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOUTBDOUT[10]
                         net (fo=2, routed)           0.516     4.579    LowerTop/lightsSystem/ColSelect/lookupOut[20]
    SLICE_X112Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.429    13.263    LowerTop/lightsSystem/ColSelect/clk
    SLR Crossing[0->1]   
    SLICE_X112Y501       FDRE                                         r  LowerTop/lightsSystem/ColSelect/rgb_reg[20]/C
                         clock pessimism              0.352    13.615    
                         clock uncertainty           -0.035    13.579    
    SLICE_X112Y501       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    13.604    LowerTop/lightsSystem/ColSelect/rgb_reg[20]
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                  9.026    

Slack (MET) :             9.040ns  (required time - arrival time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.185ns (28.549%)  route 0.463ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.718ns (routing 1.646ns, distribution 1.072ns)
  Clock Net Delay (Destination): 2.474ns (routing 1.501ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.718     3.699    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.780 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[1]/Q
                         net (fo=6, routed)           0.213     3.993    LowerTop/lightsSystem/LEDState/colour__0[1]
    SLICE_X115Y503       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     4.097 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[0]_i_1/O
                         net (fo=3, routed)           0.250     4.347    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          2.474    13.308    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.399    13.707    
                         clock uncertainty           -0.035    13.672    
    RAMB18_X8Y200        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285    13.387    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.387    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                  9.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.456%)  route 0.050ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      1.486ns (routing 0.895ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.991ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.486     2.025    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y519       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.064 f  LowerTop/lightsSystem/LEDState/counter_reg[0]/Q
                         net (fo=7, routed)           0.033     2.097    LowerTop/lightsSystem/LEDState/counter_reg[0]
    SLICE_X115Y519       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.111 r  LowerTop/lightsSystem/LEDState/counter[0]_i_1/O
                         net (fo=1, routed)           0.017     2.128    LowerTop/lightsSystem/LEDState/p_0_in[0]
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.667     2.354    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[0]/C
                         clock pessimism             -0.323     2.031    
    SLICE_X115Y519       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.077    LowerTop/lightsSystem/LEDState/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LowerTop/AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/AirConditioning/heating_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.072ns (66.055%)  route 0.037ns (33.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.455ns (routing 0.895ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.991ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.455     1.994    LowerTop/AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y336       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.033 r  LowerTop/AirConditioning/cooling_reg/Q
                         net (fo=5, routed)           0.031     2.064    LowerTop/AirConditioning/cooling
    SLICE_X112Y336       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     2.097 r  LowerTop/AirConditioning/heating_i_1/O
                         net (fo=1, routed)           0.006     2.103    LowerTop/AirConditioning/heating_i_1_n_0
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/heating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.634     2.321    LowerTop/AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/heating_reg/C
                         clock pessimism             -0.321     2.000    
    SLICE_X112Y336       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.047    LowerTop/AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 LowerTop/AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/AirConditioning/cooling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.074ns (61.157%)  route 0.047ns (38.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.455ns (routing 0.895ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.991ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.455     1.994    LowerTop/AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y336       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.033 r  LowerTop/AirConditioning/cooling_reg/Q
                         net (fo=5, routed)           0.031     2.064    LowerTop/AirConditioning/cooling
    SLICE_X112Y336       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     2.099 r  LowerTop/AirConditioning/cooling_i_3/O
                         net (fo=1, routed)           0.016     2.115    LowerTop/AirConditioning/cooling_i_3_n_0
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/cooling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.634     2.321    LowerTop/AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y336       FDRE                                         r  LowerTop/AirConditioning/cooling_reg/C
                         clock pessimism             -0.321     2.000    
    SLICE_X112Y336       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.046    LowerTop/AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.089ns (44.500%)  route 0.111ns (55.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.991ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.028    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.067 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.034     2.101    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     2.151 r  LowerTop/lightsSystem/LEDState/your_instance_name_i_2/O
                         net (fo=2, routed)           0.077     2.228    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.759     2.446    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.311     2.135    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     2.141    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.068ns (43.038%)  route 0.090ns (56.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.991ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.028    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y518       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y518       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.067 r  LowerTop/lightsSystem/LEDState/counter_reg[3]/Q
                         net (fo=5, routed)           0.052     2.119    LowerTop/lightsSystem/LEDState/counter_reg[3]
    SLICE_X115Y519       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     2.133 r  LowerTop/lightsSystem/LEDState/counter[5]_i_2/O
                         net (fo=1, routed)           0.021     2.154    LowerTop/lightsSystem/LEDState/counter[5]_i_2_n_0
    SLICE_X115Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.169 r  LowerTop/lightsSystem/LEDState/counter[5]_i_1/O
                         net (fo=1, routed)           0.017     2.186    LowerTop/lightsSystem/LEDState/p_0_in[5]
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.671     2.358    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y519       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[5]/C
                         clock pessimism             -0.312     2.046    
    SLICE_X115Y519       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.092    LowerTop/lightsSystem/LEDState/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.089ns (41.589%)  route 0.125ns (58.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.991ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.028    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.067 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.034     2.101    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.050     2.151 r  LowerTop/lightsSystem/LEDState/your_instance_name_i_2/O
                         net (fo=2, routed)           0.091     2.242    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.756     2.443    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.311     2.132    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                      0.006     2.138    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/LEDState/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.102ns (58.960%)  route 0.071ns (41.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.486ns (routing 0.895ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.991ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.486     2.025    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y518       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y518       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.064 r  LowerTop/lightsSystem/LEDState/counter_reg[1]/Q
                         net (fo=6, routed)           0.030     2.094    LowerTop/lightsSystem/LEDState/counter_reg[1]
    SLICE_X115Y518       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     2.117 f  LowerTop/lightsSystem/LEDState/counter[4]_i_2/O
                         net (fo=1, routed)           0.025     2.142    LowerTop/lightsSystem/LEDState/counter[4]_i_2_n_0
    SLICE_X115Y518       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     2.182 r  LowerTop/lightsSystem/LEDState/counter[4]_i_1/O
                         net (fo=1, routed)           0.016     2.198    LowerTop/lightsSystem/LEDState/p_0_in[4]
    SLICE_X115Y518       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.670     2.357    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y518       FDRE                                         r  LowerTop/lightsSystem/LEDState/counter_reg[4]/C
                         clock pessimism             -0.317     2.040    
    SLICE_X115Y518       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.086    LowerTop/lightsSystem/LEDState/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.087ns (36.864%)  route 0.149ns (63.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.991ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.028    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.067 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.035     2.102    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     2.150 r  LowerTop/lightsSystem/LEDState/your_instance_name_i_1/O
                         net (fo=2, routed)           0.114     2.264    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.759     2.446    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.311     2.135    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.006     2.141    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.087ns (37.180%)  route 0.147ns (62.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.991ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.028    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.067 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.035     2.102    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     2.150 r  LowerTop/lightsSystem/LEDState/your_instance_name_i_1/O
                         net (fo=2, routed)           0.112     2.262    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.756     2.443    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.311     2.132    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     2.138    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.087ns (35.510%)  route 0.158ns (64.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.489ns (routing 0.895ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.991ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.489     2.028    LowerTop/lightsSystem/LEDState/clk
    SLR Crossing[0->1]   
    SLICE_X115Y503       FDRE                                         r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y503       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.067 f  LowerTop/lightsSystem/LEDState/FSM_sequential_colour_reg[2]/Q
                         net (fo=6, routed)           0.034     2.101    LowerTop/lightsSystem/LEDState/colour__0[2]
    SLICE_X115Y503       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.048     2.149 r  LowerTop/lightsSystem/LEDState/FSM_sequential_colour[0]_i_1/O
                         net (fo=3, routed)           0.124     2.273    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y6 (CLOCK_ROOT)    net (fo=37, routed)          1.756     2.443    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLR Crossing[0->1]   
    RAMB18_X8Y200        RAMB18E2                                     r  LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.311     2.132    
    RAMB18_X8Y200        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                      0.006     2.138    LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y74    bufg_clk/I
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X112Y336  LowerTop/AirConditioning/cooling_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X112Y336  LowerTop/AirConditioning/heating_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X115Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X112Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X114Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X112Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[13]/C
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X112Y336  LowerTop/AirConditioning/cooling_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X112Y336  LowerTop/AirConditioning/heating_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X115Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X112Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y501  LowerTop/lightsSystem/ColSelect/rgb_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X112Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[12]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y200   LowerTop/lightsSystem/ColSelect/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X114Y502  LowerTop/lightsSystem/ColSelect/rgb_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X112Y336  LowerTop/AirConditioning/cooling_reg/C



