0.7
2020.2
Oct 13 2023
20:47:58
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/AESL_automem_in_val1.v,1721097860,systemVerilog,,,,AESL_automem_in_val1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/AESL_automem_in_val2.v,1721097860,systemVerilog,,,,AESL_automem_in_val2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/csv_file_dump.svh,1721097860,verilog,,,,,,,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/dataflow_monitor.sv,1721097860,systemVerilog,C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/nodf_module_interface.svh;C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/upc_loop_interface.svh,,C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/dump_file_agent.svh;C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/csv_file_dump.svh;C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/sample_agent.svh;C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/loop_sample_agent.svh;C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/sample_manager.svh;C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/nodf_module_interface.svh;C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/nodf_module_monitor.svh;C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/upc_loop_interface.svh;C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/divide_sum.autotb.v,1721097860,systemVerilog,,,C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/fifo_para.vh,apatb_divide_sum_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/divide_sum.v,1721097789,systemVerilog,,,,divide_sum,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/divide_sum_flow_control_loop_pipe.v,1721097790,systemVerilog,,,,divide_sum_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/divide_sum_sdiv_32ns_32ns_32_36_1.v,1721097789,systemVerilog,,,,divide_sum_sdiv_32ns_32ns_32_36_1;divide_sum_sdiv_32ns_32ns_32_36_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/dump_file_agent.svh,1721097860,verilog,,,,,,,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/fifo_para.vh,1721097860,verilog,,,,,,,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/loop_sample_agent.svh,1721097860,verilog,,,,,,,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/nodf_module_interface.svh,1721097860,verilog,,,,nodf_module_intf,,,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/nodf_module_monitor.svh,1721097860,verilog,,,,,,,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/sample_agent.svh,1721097860,verilog,,,,,,,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/sample_manager.svh,1721097860,verilog,,,,,,,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/upc_loop_interface.svh,1721097860,verilog,,,,upc_loop_intf,,,,,,,,
C:/works/verilog/kria_prj/spi_add_100/vitis_hls/solution1/sim/verilog/upc_loop_monitor.svh,1721097860,verilog,,,,,,,,,,,,
