// Seed: 3995996771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_2 or id_2 == id_2)
    @(1)
      if (1 * id_3 - id_2) begin
        if (id_3 == 1) begin
          id_2 = 1'b0;
        end else disable id_6;
      end
  wire id_7;
  wire id_8;
  module_0(
      id_4, id_7, id_8, id_2, id_7, id_3
  );
  assign id_1 = 1 - 1'b0;
  string id_9 = "";
  wire   id_10;
  wire   id_11;
  wire   id_12;
  string id_13 = "";
  always #1 begin
  end
  wire id_14;
  wire id_15;
  id_16(
      .id_0(id_5), .id_1(id_3)
  );
endmodule
