{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699445456122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699445456122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 17:40:56 2023 " "Processing started: Wed Nov  8 17:40:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699445456122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445456122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t2b_riscv_cpu -c t2b_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445456122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699445456295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699445456296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_block " "Found entity 1: riscv_cpu_block" {  } { { "riscv_cpu_block.bdf" "" { Schematic "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/riscv_cpu_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "verilog_codes/decoder.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog_codes/alu.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/riscv_cpu.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2b_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file t2b_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t2b_riscv_cpu " "Found entity 1: t2b_riscv_cpu" {  } { { "t2b_riscv_cpu.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/t2b_riscv_cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699445461732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t2b_riscv_cpu " "Elaborating entity \"t2b_riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699445461784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t2b_riscv_cpu.v(36) " "Verilog HDL assignment warning at t2b_riscv_cpu.v(36): truncated value with size 32 to match size of target (1)" {  } { { "t2b_riscv_cpu.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/t2b_riscv_cpu.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461786 "|t2b_riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu riscv_cpu:rvsingle " "Elaborating entity \"riscv_cpu\" for hierarchy \"riscv_cpu:rvsingle\"" {  } { { "t2b_riscv_cpu.v" "rvsingle" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/t2b_riscv_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699445461787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC riscv_cpu:rvsingle\|PC:b2v_inst " "Elaborating entity \"PC\" for hierarchy \"riscv_cpu:rvsingle\|PC:b2v_inst\"" {  } { { "riscv_cpu.v" "b2v_inst" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/riscv_cpu.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699445461789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_cpu:rvsingle\|alu:b2v_inst1 " "Elaborating entity \"alu\" for hierarchy \"riscv_cpu:rvsingle\|alu:b2v_inst1\"" {  } { { "riscv_cpu.v" "b2v_inst1" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/riscv_cpu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699445461790 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alu.v(18) " "Verilog HDL Case Statement warning at alu.v(18): can't check case statement for completeness because the case expression has too many possible states" {  } { { "verilog_codes/alu.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/alu.v" 18 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1699445461791 "|t2b_riscv_cpu|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu.v(18) " "Verilog HDL Case Statement information at alu.v(18): all case item expressions in this case statement are onehot" {  } { { "verilog_codes/alu.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/alu.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699445461791 "|t2b_riscv_cpu|riscv_cpu:rvsingle|alu:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit riscv_cpu:rvsingle\|control_unit:b2v_inst2 " "Elaborating entity \"control_unit\" for hierarchy \"riscv_cpu:rvsingle\|control_unit:b2v_inst2\"" {  } { { "riscv_cpu.v" "b2v_inst2" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/riscv_cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699445461792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(52) " "Verilog HDL assignment warning at control_unit.v(52): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(62) " "Verilog HDL assignment warning at control_unit.v(62): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(63) " "Verilog HDL Case Statement warning at control_unit.v(63): can't check case statement for completeness because the case expression has too many possible states" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 63 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(63) " "Verilog HDL Case Statement information at control_unit.v(63): all case item expressions in this case statement are onehot" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(81) " "Verilog HDL assignment warning at control_unit.v(81): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(87) " "Verilog HDL assignment warning at control_unit.v(87): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(93) " "Verilog HDL assignment warning at control_unit.v(93): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(99) " "Verilog HDL assignment warning at control_unit.v(99): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(105) " "Verilog HDL assignment warning at control_unit.v(105): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(111) " "Verilog HDL assignment warning at control_unit.v(111): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control_unit.v(77) " "Verilog HDL Case Statement warning at control_unit.v(77): can't check case statement for completeness because the case expression has too many possible states" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 77 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(77) " "Verilog HDL Case Statement information at control_unit.v(77): all case item expressions in this case statement are onehot" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(119) " "Verilog HDL assignment warning at control_unit.v(119): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control_unit.v(126) " "Verilog HDL assignment warning at control_unit.v(126): truncated value with size 2 to match size of target (1)" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(130) " "Verilog HDL Case Statement warning at control_unit.v(130): case item expression covers a value already covered by a previous case item" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 130 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(136) " "Verilog HDL Case Statement warning at control_unit.v(136): case item expression covers a value already covered by a previous case item" {  } { { "verilog_codes/control_unit.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/control_unit.v" 136 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 "|t2b_riscv_cpu|riscv_cpu:rvsingle|control_unit:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder riscv_cpu:rvsingle\|decoder:b2v_inst3 " "Elaborating entity \"decoder\" for hierarchy \"riscv_cpu:rvsingle\|decoder:b2v_inst3\"" {  } { { "riscv_cpu.v" "b2v_inst3" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/riscv_cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699445461795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decoder.v(29) " "Verilog HDL assignment warning at decoder.v(29): truncated value with size 32 to match size of target (5)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/decoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461796 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 decoder.v(30) " "Verilog HDL assignment warning at decoder.v(30): truncated value with size 32 to match size of target (5)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/decoder.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461796 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decoder.v(32) " "Verilog HDL assignment warning at decoder.v(32): truncated value with size 32 to match size of target (3)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/decoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461796 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 decoder.v(33) " "Verilog HDL assignment warning at decoder.v(33): truncated value with size 32 to match size of target (7)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/decoder.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461796 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 decoder.v(42) " "Verilog HDL assignment warning at decoder.v(42): truncated value with size 33 to match size of target (32)" {  } { { "verilog_codes/decoder.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/decoder.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699445461796 "|t2b_riscv_cpu|riscv_cpu:rvsingle|decoder:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile riscv_cpu:rvsingle\|registerfile:b2v_inst4 " "Elaborating entity \"registerfile\" for hierarchy \"riscv_cpu:rvsingle\|registerfile:b2v_inst4\"" {  } { { "riscv_cpu.v" "b2v_inst4" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/riscv_cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699445461797 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_value registerfile.v(53) " "Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable \"rs1_value\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_value registerfile.v(53) " "Verilog HDL Always Construct warning at registerfile.v(53): inferring latch(es) for variable \"rs2_value\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[0\] registerfile.v(53) " "Inferred latch for \"rs2_value\[0\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[1\] registerfile.v(53) " "Inferred latch for \"rs2_value\[1\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[2\] registerfile.v(53) " "Inferred latch for \"rs2_value\[2\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[3\] registerfile.v(53) " "Inferred latch for \"rs2_value\[3\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[4\] registerfile.v(53) " "Inferred latch for \"rs2_value\[4\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[5\] registerfile.v(53) " "Inferred latch for \"rs2_value\[5\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[6\] registerfile.v(53) " "Inferred latch for \"rs2_value\[6\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[7\] registerfile.v(53) " "Inferred latch for \"rs2_value\[7\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[8\] registerfile.v(53) " "Inferred latch for \"rs2_value\[8\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[9\] registerfile.v(53) " "Inferred latch for \"rs2_value\[9\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[10\] registerfile.v(53) " "Inferred latch for \"rs2_value\[10\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[11\] registerfile.v(53) " "Inferred latch for \"rs2_value\[11\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[12\] registerfile.v(53) " "Inferred latch for \"rs2_value\[12\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[13\] registerfile.v(53) " "Inferred latch for \"rs2_value\[13\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[14\] registerfile.v(53) " "Inferred latch for \"rs2_value\[14\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[15\] registerfile.v(53) " "Inferred latch for \"rs2_value\[15\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[16\] registerfile.v(53) " "Inferred latch for \"rs2_value\[16\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[17\] registerfile.v(53) " "Inferred latch for \"rs2_value\[17\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[18\] registerfile.v(53) " "Inferred latch for \"rs2_value\[18\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[19\] registerfile.v(53) " "Inferred latch for \"rs2_value\[19\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[20\] registerfile.v(53) " "Inferred latch for \"rs2_value\[20\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[21\] registerfile.v(53) " "Inferred latch for \"rs2_value\[21\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[22\] registerfile.v(53) " "Inferred latch for \"rs2_value\[22\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[23\] registerfile.v(53) " "Inferred latch for \"rs2_value\[23\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[24\] registerfile.v(53) " "Inferred latch for \"rs2_value\[24\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[25\] registerfile.v(53) " "Inferred latch for \"rs2_value\[25\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[26\] registerfile.v(53) " "Inferred latch for \"rs2_value\[26\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[27\] registerfile.v(53) " "Inferred latch for \"rs2_value\[27\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[28\] registerfile.v(53) " "Inferred latch for \"rs2_value\[28\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[29\] registerfile.v(53) " "Inferred latch for \"rs2_value\[29\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[30\] registerfile.v(53) " "Inferred latch for \"rs2_value\[30\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_value\[31\] registerfile.v(53) " "Inferred latch for \"rs2_value\[31\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[0\] registerfile.v(53) " "Inferred latch for \"rs1_value\[0\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[1\] registerfile.v(53) " "Inferred latch for \"rs1_value\[1\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[2\] registerfile.v(53) " "Inferred latch for \"rs1_value\[2\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[3\] registerfile.v(53) " "Inferred latch for \"rs1_value\[3\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[4\] registerfile.v(53) " "Inferred latch for \"rs1_value\[4\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[5\] registerfile.v(53) " "Inferred latch for \"rs1_value\[5\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[6\] registerfile.v(53) " "Inferred latch for \"rs1_value\[6\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[7\] registerfile.v(53) " "Inferred latch for \"rs1_value\[7\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[8\] registerfile.v(53) " "Inferred latch for \"rs1_value\[8\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[9\] registerfile.v(53) " "Inferred latch for \"rs1_value\[9\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[10\] registerfile.v(53) " "Inferred latch for \"rs1_value\[10\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[11\] registerfile.v(53) " "Inferred latch for \"rs1_value\[11\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[12\] registerfile.v(53) " "Inferred latch for \"rs1_value\[12\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[13\] registerfile.v(53) " "Inferred latch for \"rs1_value\[13\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[14\] registerfile.v(53) " "Inferred latch for \"rs1_value\[14\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[15\] registerfile.v(53) " "Inferred latch for \"rs1_value\[15\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[16\] registerfile.v(53) " "Inferred latch for \"rs1_value\[16\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[17\] registerfile.v(53) " "Inferred latch for \"rs1_value\[17\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461803 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[18\] registerfile.v(53) " "Inferred latch for \"rs1_value\[18\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[19\] registerfile.v(53) " "Inferred latch for \"rs1_value\[19\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[20\] registerfile.v(53) " "Inferred latch for \"rs1_value\[20\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[21\] registerfile.v(53) " "Inferred latch for \"rs1_value\[21\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[22\] registerfile.v(53) " "Inferred latch for \"rs1_value\[22\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[23\] registerfile.v(53) " "Inferred latch for \"rs1_value\[23\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[24\] registerfile.v(53) " "Inferred latch for \"rs1_value\[24\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[25\] registerfile.v(53) " "Inferred latch for \"rs1_value\[25\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[26\] registerfile.v(53) " "Inferred latch for \"rs1_value\[26\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[27\] registerfile.v(53) " "Inferred latch for \"rs1_value\[27\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[28\] registerfile.v(53) " "Inferred latch for \"rs1_value\[28\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[29\] registerfile.v(53) " "Inferred latch for \"rs1_value\[29\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[30\] registerfile.v(53) " "Inferred latch for \"rs1_value\[30\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_value\[31\] registerfile.v(53) " "Inferred latch for \"rs1_value\[31\]\" at registerfile.v(53)" {  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 "|t2b_riscv_cpu|riscv_cpu:rvsingle|registerfile:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:imem\"" {  } { { "t2b_riscv_cpu.v" "imem" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/t2b_riscv_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699445461804 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699445461805 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699445461805 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699445461805 "|t2b_riscv_cpu|instr_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "t2b_riscv_cpu.v" "dmem" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/t2b_riscv_cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699445461805 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:dmem\|data_ram " "RAM logic \"data_mem:dmem\|data_ram\" is uninferred due to asynchronous read logic" {  } { { "data_mem.v" "data_ram" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/data_mem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1699445462323 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699445462323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[0\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464651 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[1\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464651 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[2\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464651 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[3\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464651 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[4\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464651 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[5\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464651 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[6\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464651 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[7\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464651 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[8\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464651 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[9\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[10\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[11\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[12\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[13\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[14\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[15\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[0\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[1\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[2\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[3\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[4\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[5\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[6\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[7\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[8\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[9\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[10\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[11\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[12\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464652 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[13\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[14\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[15\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[16\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[17\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[18\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[19\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[20\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[21\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[22\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[23\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[24\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[25\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[26\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[27\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[28\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[29\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[30\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[31\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs1_value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[31\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464653 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[30\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[29\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[28\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[27\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[26\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[25\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[24\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[23\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[22\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[21\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[20\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[19\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[18\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[17\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[16\] " "Latch riscv_cpu:rvsingle\|registerfile:b2v_inst4\|rs2_value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\] " "Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvsingle\|PC:b2v_inst\|next_pc\[10\]" {  } { { "verilog_codes/pc.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/pc.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699445464654 ""}  } { { "verilog_codes/registerfile.v" "" { Text "/home/saish_k/Eyantra/task 2/t2b_riscv_cpu(1)/t2b_riscv_cpu/verilog_codes/registerfile.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699445464654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699445467041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699445481345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699445481345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8533 " "Implemented 8533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699445481699 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699445481699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8369 " "Implemented 8369 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699445481699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699445481699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699445481712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 17:41:21 2023 " "Processing ended: Wed Nov  8 17:41:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699445481712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699445481712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699445481712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699445481712 ""}
