
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
<<<<<<< HEAD
| Date         : Fri Nov 10 07:10:31 2023
=======
| Date         : Thu Nov  9 13:36:38 2023
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                   
**************************************************************************************************************************************************
                                                                               Clock   Non-clock                                                  
 Clock                    Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                   105           8  {sys_clk}                                       
<<<<<<< HEAD
   ddrphy_clkin           10.000       {0 5}          Generated (sys_clk)       5138           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
=======
   ddrphy_clkin           10.000       {0 5}          Generated (sys_clk)      17017           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
   ioclk0                 2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                 2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                 2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk         10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
<<<<<<< HEAD
   pix_clk                12.821       {0 6.41}       Generated (sys_clk)        192           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                100.000      {0 50}         Generated (sys_clk)        239           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
=======
   pix_clk                13.072       {0 6.535}      Generated (sys_clk)        192           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                100.000      {0 50}         Generated (sys_clk)        269           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
   clk_25M                40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
 cmos1_pclk               11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit       23.800       {0 11.9}       Generated (cmos1_pclk)     145           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk               11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit       23.800       {0 11.9}       Generated (cmos2_pclk)     145           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 pix_clk_in               6.734        {0 3.367}      Declared                   118           0  {pix_clk_in}                                    
<<<<<<< HEAD
=======
 DebugCore_JCLK           50.000       {0 25}         Declared                  3102           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
==================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                     50.000 MHz     194.175 MHz         20.000          5.150         14.850
 ddrphy_clkin               100.000 MHz     126.342 MHz         10.000          7.915          2.085
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     282.087 MHz         11.900          3.545          8.355
 cmos2_pclk                  84.034 MHz     234.082 MHz         11.900          4.272          7.628
 cmos1_pclk_16bit            42.017 MHz     256.082 MHz         23.800          3.905         19.895
 cmos2_pclk_16bit            42.017 MHz     313.676 MHz         23.800          3.188         20.612
 pix_clk                     78.000 MHz     173.424 MHz         12.821          5.766          7.054
 cfg_clk                     10.000 MHz     173.400 MHz        100.000          5.767         94.233
 clk_25M                     25.000 MHz     304.136 MHz         40.000          3.288         36.712
 pix_clk_in                 148.500 MHz     306.654 MHz          6.734          3.261          3.473
=======
 sys_clk                     50.000 MHz     163.425 MHz         20.000          6.119         13.881
 ddrphy_clkin               100.000 MHz     131.337 MHz         10.000          7.614          2.386
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     222.074 MHz         11.900          4.503          7.397
 cmos2_pclk                  84.034 MHz     200.602 MHz         11.900          4.985          6.915
 cmos1_pclk_16bit            42.017 MHz     246.488 MHz         23.800          4.057         19.743
 cmos2_pclk_16bit            42.017 MHz     241.779 MHz         23.800          4.136         19.664
 pix_clk                     76.500 MHz     142.137 MHz         13.072          7.035          6.036
 cfg_clk                     10.000 MHz     172.503 MHz        100.000          5.797         94.203
 clk_25M                     25.000 MHz     289.017 MHz         40.000          3.460         36.540
 pix_clk_in                 148.500 MHz     219.346 MHz          6.734          4.559          2.175
 DebugCore_JCLK              20.000 MHz      70.472 MHz         50.000         14.190         35.810
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     14.850       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                 2.085       0.000              0          17668
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   8.355       0.000              0             64
 cmos2_pclk             cmos2_pclk                   7.628       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.895       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.612       0.000              0            478
 pix_clk                pix_clk                      7.054       0.000              0            981
 cfg_clk                cfg_clk                     94.233       0.000              0           1100
 clk_25M                clk_25M                     36.712       0.000              0             31
 pix_clk_in             pix_clk_in                   3.473       0.000              0            471
=======
 sys_clk                sys_clk                     13.881       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                 2.386       0.000              0          37329
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   7.397       0.000              0             64
 cmos2_pclk             cmos2_pclk                   6.915       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.743       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit            19.664       0.000              0            477
 pix_clk                pix_clk                      6.036       0.000              0            980
 cfg_clk                cfg_clk                     94.203       0.000              0           1190
 clk_25M                clk_25M                     36.540       0.000              0             31
 pix_clk_in             pix_clk_in                   2.175       0.000              0            471
 DebugCore_JCLK         DebugCore_JCLK              23.093       0.000              0           9760
 DebugCore_CAPTURE      DebugCore_JCLK              20.948       0.000              0            187
 DebugCore_JCLK         DebugCore_CAPTURE           44.971       0.000              0             16
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.276       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                -0.004      -0.004              1          17668
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.219       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.433       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.172       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.423       0.000              0            478
 pix_clk                pix_clk                      0.344       0.000              0            981
 cfg_clk                cfg_clk                      0.343       0.000              0           1100
 clk_25M                clk_25M                      0.342       0.000              0             31
 pix_clk_in             pix_clk_in                   0.203       0.000              0            471
=======
 sys_clk                sys_clk                      0.322       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                 0.236       0.000              0          37329
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.219       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.448       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.207       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.426       0.000              0            477
 pix_clk                pix_clk                      0.344       0.000              0            980
 cfg_clk                cfg_clk                      0.329       0.000              0           1190
 clk_25M                clk_25M                      0.341       0.000              0             31
 pix_clk_in             pix_clk_in                   0.204       0.000              0            471
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0           9760
 DebugCore_CAPTURE      DebugCore_JCLK              21.883       0.000              0            187
 DebugCore_JCLK         DebugCore_CAPTURE            3.340       0.000              0             16
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     15.140       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.887       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.499       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.892       0.000              0             16
 pix_clk                pix_clk                      9.572       0.000              0             24
 cfg_clk                cfg_clk                     96.811       0.000              0              1
 pix_clk_in             pix_clk_in                   3.970       0.000              0             16
=======
 sys_clk                sys_clk                     15.056       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 4.742       0.000              0          11199
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.951       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.090       0.000              0             16
 pix_clk                pix_clk                     10.271       0.000              0             24
 cfg_clk                cfg_clk                     97.177       0.000              0              1
 pix_clk_in             pix_clk_in                   3.681       0.000              0             16
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.609       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.529       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             1.207       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.744       0.000              0             16
 pix_clk                pix_clk                      1.134       0.000              0             24
 cfg_clk                cfg_clk                      1.252       0.000              0              1
 pix_clk_in             pix_clk_in                   0.483       0.000              0             16
=======
 sys_clk                sys_clk                      0.886       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.463       0.000              0          11199
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.831       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.663       0.000              0             16
 pix_clk                pix_clk                      0.978       0.000              0             24
 cfg_clk                cfg_clk                      1.497       0.000              0              1
 pix_clk_in             pix_clk_in                   0.547       0.000              0             16
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            105
<<<<<<< HEAD
 ddrphy_clkin                                        3.100       0.000              0           5138
=======
 ddrphy_clkin                                        3.100       0.000              0          17017
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   11.002       0.000              0            145
 cmos2_pclk_16bit                                   11.002       0.000              0            145
<<<<<<< HEAD
 pix_clk                                             4.893       0.000              0            192
 cfg_clk                                            49.102       0.000              0            239
 clk_25M                                            19.380       0.000              0              7
 pix_clk_in                                          2.469       0.000              0            118
=======
 pix_clk                                             5.018       0.000              0            192
 cfg_clk                                            49.102       0.000              0            269
 clk_25M                                            19.380       0.000              0              7
 pix_clk_in                                          2.469       0.000              0            118
 DebugCore_JCLK                                     24.102       0.000              0           3102
 DebugCore_CAPTURE                                  49.580       0.000              0             11
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     16.417       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                 4.423       0.000              0          17668
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.332       0.000              0             64
 cmos2_pclk             cmos2_pclk                   8.772       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.000       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.465       0.000              0            478
 pix_clk                pix_clk                      8.704       0.000              0            981
 cfg_clk                cfg_clk                     95.883       0.000              0           1100
 clk_25M                clk_25M                     37.607       0.000              0             31
 pix_clk_in             pix_clk_in                   4.350       0.000              0            471
=======
 sys_clk                sys_clk                     15.749       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                 4.419       0.000              0          37329
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   8.612       0.000              0             64
 cmos2_pclk             cmos2_pclk                   8.257       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.878       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.847       0.000              0            477
 pix_clk                pix_clk                      8.012       0.000              0            980
 cfg_clk                cfg_clk                     95.968       0.000              0           1190
 clk_25M                clk_25M                     37.474       0.000              0             31
 pix_clk_in             pix_clk_in                   3.467       0.000              0            471
 DebugCore_JCLK         DebugCore_JCLK              23.619       0.000              0           9760
 DebugCore_CAPTURE      DebugCore_JCLK              21.798       0.000              0            187
 DebugCore_JCLK         DebugCore_CAPTURE           46.641       0.000              0             16
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.262       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                -0.067      -0.067              1          17668
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.111       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.258       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.103       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.259       0.000              0            478
 pix_clk                pix_clk                      0.269       0.000              0            981
 cfg_clk                cfg_clk                      0.256       0.000              0           1100
 clk_25M                clk_25M                      0.269       0.000              0             31
 pix_clk_in             pix_clk_in                   0.116       0.000              0            471
=======
 sys_clk                sys_clk                      0.265       0.000              0            337
 ddrphy_clkin           ddrphy_clkin                 0.143       0.000              0          37329
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.112       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.259       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.105       0.000              0            477
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.256       0.000              0            477
 pix_clk                pix_clk                      0.258       0.000              0            980
 cfg_clk                cfg_clk                      0.256       0.000              0           1190
 clk_25M                clk_25M                      0.265       0.000              0             31
 pix_clk_in             pix_clk_in                   0.107       0.000              0            471
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           9760
 DebugCore_CAPTURE      DebugCore_JCLK              23.251       0.000              0            187
 DebugCore_JCLK         DebugCore_CAPTURE            2.278       0.000              0             16
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                     16.562       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 6.933       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.396       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.677       0.000              0             16
 pix_clk                pix_clk                     10.518       0.000              0             24
 cfg_clk                cfg_clk                     97.663       0.000              0              1
 pix_clk_in             pix_clk_in                   4.725       0.000              0             16
=======
 sys_clk                sys_clk                     16.482       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 6.093       0.000              0          11199
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.075       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.152       0.000              0             16
 pix_clk                pix_clk                     11.093       0.000              0             24
 cfg_clk                cfg_clk                     97.991       0.000              0              1
 pix_clk_in             pix_clk_in                   4.506       0.000              0             16
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 sys_clk                sys_clk                      0.459       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.361       0.000              0           2309
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.762       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.445       0.000              0             16
 pix_clk                pix_clk                      0.788       0.000              0             24
 cfg_clk                cfg_clk                      0.938       0.000              0              1
 pix_clk_in             pix_clk_in                   0.282       0.000              0             16
=======
 sys_clk                sys_clk                      0.670       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.286       0.000              0          11199
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.509       0.000              0             16
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.421       0.000              0             16
 pix_clk                pix_clk                      0.701       0.000              0             24
 cfg_clk                cfg_clk                      1.083       0.000              0              1
 pix_clk_in             pix_clk_in                   0.361       0.000              0             16
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            105
<<<<<<< HEAD
 ddrphy_clkin                                        3.480       0.000              0           5138
=======
 ddrphy_clkin                                        3.480       0.000              0          17017
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.454       0.000              0             41
 cmos2_pclk                                          5.454       0.000              0             41
 cmos1_pclk_16bit                                   11.182       0.000              0            145
 cmos2_pclk_16bit                                   11.182       0.000              0            145
<<<<<<< HEAD
 pix_clk                                             5.197       0.000              0            192
 cfg_clk                                            49.282       0.000              0            239
 clk_25M                                            19.504       0.000              0              7
 pix_clk_in                                          2.649       0.000              0            118
=======
 pix_clk                                             5.322       0.000              0            192
 cfg_clk                                            49.282       0.000              0            269
 clk_25M                                            19.504       0.000              0              7
 pix_clk_in                                          2.649       0.000              0            118
 DebugCore_JCLK                                     24.282       0.000              0           3102
 DebugCore_CAPTURE                                  49.664       0.000              0             11
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.290       5.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.443       7.160         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.287       7.447 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.667       9.114         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.212       9.326 r       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.408       9.734         _N8302           
                                   td                    0.474      10.208 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.208         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
 CLMA_62_192/COUT                  td                    0.058      10.266 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.266         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5800
                                   td                    0.058      10.324 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.324         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5802
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  10.324         Logic Levels: 3  
                                                                                   Logic: 1.379ns(28.160%), Route: 3.518ns(71.840%)
=======
 CLMA_38_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_192/Q2                    tco                   0.290       5.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.700       7.417         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.303       7.720 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.682       9.402         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_42_193/Y0                    td                    0.320       9.722 r       _N8318_inv/gateop_perm/Z
                                   net (fanout=8)        0.978      10.700         _N8318           
                                   td                    0.477      11.177 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.177         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5814
 CLMA_46_184/COUT                  td                    0.058      11.235 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.235         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5816
                                   td                    0.058      11.293 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.293         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5818
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin

 Data arrival time                                                  11.293         Logic Levels: 3  
                                                                                   Logic: 1.506ns(25.673%), Route: 4.360ns(74.327%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
=======
 CLMA_46_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
<<<<<<< HEAD
 Data arrival time                                                  10.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.850                          
=======
 Data arrival time                                                  11.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.881                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.290       5.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.443       7.160         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.287       7.447 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.667       9.114         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.212       9.326 r       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.408       9.734         _N8302           
                                   td                    0.474      10.208 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.208         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
 CLMA_62_192/COUT                  td                    0.058      10.266 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.266         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5800
 CLMA_62_196/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.266         Logic Levels: 3  
                                                                                   Logic: 1.321ns(27.299%), Route: 3.518ns(72.701%)
=======
 CLMA_38_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_192/Q2                    tco                   0.290       5.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.700       7.417         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.303       7.720 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.682       9.402         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_42_193/Y0                    td                    0.320       9.722 r       _N8318_inv/gateop_perm/Z
                                   net (fanout=8)        0.978      10.700         _N8318           
                                   td                    0.477      11.177 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.177         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5814
 CLMA_46_184/COUT                  td                    0.058      11.235 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.235         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5816
 CLMA_46_192/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.235         Logic Levels: 3  
                                                                                   Logic: 1.448ns(24.931%), Route: 4.360ns(75.069%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
=======
 CLMA_46_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
<<<<<<< HEAD
 Data arrival time                                                  10.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.905                          
=======
 Data arrival time                                                  11.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.936                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.290       5.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.443       7.160         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.287       7.447 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.667       9.114         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.212       9.326 r       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.408       9.734         _N8302           
                                   td                    0.458      10.192 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.192         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.192         Logic Levels: 2  
                                                                                   Logic: 1.247ns(26.170%), Route: 3.518ns(73.830%)
=======
 CLMA_38_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_192/Q2                    tco                   0.290       5.717 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.700       7.417         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.303       7.720 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.682       9.402         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_42_193/Y0                    td                    0.320       9.722 r       _N8318_inv/gateop_perm/Z
                                   net (fanout=8)        0.978      10.700         _N8318           
                                   td                    0.477      11.177 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.177         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5814
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.177         Logic Levels: 2  
                                                                                   Logic: 1.390ns(24.174%), Route: 4.360ns(75.826%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_62_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
=======
 CLMA_46_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.150      25.191                          

 Data required time                                                 25.191                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 25.174                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.982                          
=======
 Data required time                                                 25.191                          
 Data arrival time                                                  11.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.014                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : key_ctl/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.826
  Launch Clock Delay      :  2.000
  Clock Pessimism Removal :  -0.311
=======
Startpoint  : key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.533
  Launch Clock Delay      :  2.927
  Clock Pessimism Removal :  -0.581
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=39)       0.797       2.000         nt_sys_clk       
 CLMA_286_212/CLK                                                          r       key_ctl/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/CLK

 CLMA_286_212/Q0                   tco                   0.222       2.222 f       key_ctl/u_btn_deb/cnt[0][0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.489       2.711         key_ctl/u_btn_deb/cnt[0] [0]
 CLMS_282_201/B0                                                           f       key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/I10

 Data arrival time                                                   2.711         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.224%), Route: 0.489ns(68.776%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       1.372       2.826         nt_sys_clk       
 CLMS_282_201/CLK                                                          r       key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.311       2.515                          
 clock uncertainty                                       0.000       2.515                          

 Hold time                                              -0.080       2.435                          

 Data required time                                                  2.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.435                          
 Data arrival time                                                   2.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  2.535
  Clock Pessimism Removal :  -0.511

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       1.332       2.535         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_242_184/Q1                   tco                   0.224       2.759 f       key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       2.846         num[2]           
 CLMA_242_184/C4                                                           f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.846         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       1.617       3.071         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.511       2.560                          
 clock uncertainty                                       0.000       2.560                          

 Hold time                                              -0.034       2.526                          

 Data required time                                                  2.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.526                          
 Data arrival time                                                   2.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  2.535
  Clock Pessimism Removal :  -0.511

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       1.332       2.535         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_242_184/Q2                   tco                   0.224       2.759 f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       2.847         num[1]           
 CLMA_242_184/A4                                                           f       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.847         Logic Levels: 0  
=======
                                   net (fanout=39)       1.724       2.927         nt_sys_clk       
 CLMS_310_361/CLK                                                          r       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_310_361/Q2                   tco                   0.224       3.151 f       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.088       3.239         num[3]           
 CLMS_310_361/A4                                                           f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.239         Logic Levels: 0  
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=39)       1.617       3.071         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.511       2.560                          
 clock uncertainty                                       0.000       2.560                          

 Hold time                                              -0.035       2.525                          

 Data required time                                                  2.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.525                          
 Data arrival time                                                   2.847                          
=======
                                   net (fanout=39)       2.079       3.533         nt_sys_clk       
 CLMS_310_361/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.581       2.952                          
 clock uncertainty                                       0.000       2.952                          

 Hold time                                              -0.035       2.917                          

 Data required time                                                  2.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.917                          
 Data arrival time                                                   3.239                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.104
  Launch Clock Delay      :  3.443
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       2.240       3.443         nt_sys_clk       
 CLMA_250_32/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK

 CLMA_250_32/Q0                    tco                   0.222       3.665 f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.217       3.882         power_on_delay_inst/cnt2 [0]
 CLMA_254_32/B0                                                            f       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I10

 Data arrival time                                                   3.882         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.569%), Route: 0.217ns(49.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       2.650       4.104         nt_sys_clk       
 CLMA_254_32/CLK                                                           r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.464       3.640                          
 clock uncertainty                                       0.000       3.640                          

 Hold time                                              -0.080       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                   3.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.104
  Launch Clock Delay      :  3.443
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       2.240       3.443         nt_sys_clk       
 CLMA_250_32/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK

 CLMA_250_32/Q0                    tco                   0.222       3.665 f       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.216       3.881         power_on_delay_inst/cnt2 [0]
 CLMA_254_32/A0                                                            f       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/I00

 Data arrival time                                                   3.881         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       2.650       4.104         nt_sys_clk       
 CLMA_254_32/CLK                                                           r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.464       3.640                          
 clock uncertainty                                       0.000       3.640                          

 Hold time                                              -0.094       3.546                          

 Data required time                                                  3.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.546                          
 Data arrival time                                                   3.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]/opit_0_inv_L5Q_perm/L0
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_66_140/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_140/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.630      11.873         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [3]
 CLMA_58_129/Y1                    td                    0.288      12.161 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N220_1/gateop_perm/Z
                                   net (fanout=3)        0.557      12.718         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N63614
 CLMS_62_137/Y3                    td                    0.287      13.005 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=1)        0.403      13.408         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_58_133/Y3                    td                    0.210      13.618 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.397      14.015         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      14.492 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.492         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_58_136/Y3                    td                    0.563      15.055 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.406      15.461         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_58_133/Y2                    td                    0.210      15.671 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_54/gateop_perm/Z
                                   net (fanout=9)        0.636      16.307         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N12402
 CLMS_50_141/Y3                    td                    0.210      16.517 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.258      16.775         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N67233_2
 CLMS_50_141/Y2                    td                    0.478      17.253 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.447      17.700         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6969
 CLMA_58_140/Y1                    td                    0.212      17.912 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.450      18.362         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7661
 CLMA_58_132/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.362         Logic Levels: 8  
                                                                                   Logic: 3.224ns(43.521%), Route: 4.184ns(56.479%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_110_228/CLK                                                          r       fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_228/Q1                   tco                   0.291      11.245 r       fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.019      12.264         fram_buf/wr_rd_ctrl_top/wr_ctrl/wr_opera_en_3
 CLMA_70_252/Y1                    td                    0.197      12.461 f       fram_buf/wr_buf/wr_cell3/N124/gateop_perm/Z
                                   net (fanout=258)      2.014      14.475         fram_buf/wr_buf/wr_cell3/N124
 CLMS_150_293/Y0                   td                    0.196      14.671 f       fram_buf/wr_buf/N34_16[181]/gateop_perm/Z
                                   net (fanout=1)        1.901      16.572         fram_buf/wr_buf/_N13796
 CLMA_90_240/Y3                    td                    0.210      16.782 r       fram_buf/wr_buf/N34_17[181]/gateop_perm/Z
                                   net (fanout=1)        0.473      17.255         fram_buf/wr_buf/_N14052
 CLMA_90_216/Y0                    td                    0.210      17.465 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[181]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.519      17.984         fram_buf/ddr_wdata [181]
 CLMS_78_213/B0                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  17.984         Logic Levels: 4  
                                                                                   Logic: 1.104ns(15.704%), Route: 5.926ns(84.296%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_58_132/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.121      20.447                          

 Data required time                                                 20.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.447                          
 Data arrival time                                                  18.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.289      11.243 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.652      11.895         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_217/Y0                    td                    0.285      12.180 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.413      12.593         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.070 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.070         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_216/Y2                    td                    0.271      13.341 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.548      13.889         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_221/Y1                    td                    0.212      14.101 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.418      14.519         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_38_220/COUT                  td                    0.502      15.021 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.021         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5808
 CLMA_38_224/Y0                    td                    0.269      15.290 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.128      15.418         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_224/Y3                    td                    0.468      15.886 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.718      16.604         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11766
 CLMA_30_228/Y3                    td                    0.468      17.072 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[12]/gateop/F
                                   net (fanout=1)        0.758      17.830         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11891
 CLMA_30_229/BD                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  17.830         Logic Levels: 7  
                                                                                   Logic: 3.241ns(47.135%), Route: 3.635ns(52.865%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_30_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.166      20.402                          

 Data required time                                                 20.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.402                          
 Data arrival time                                                  17.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.572                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.289      11.243 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.652      11.895         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_217/Y0                    td                    0.285      12.180 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.413      12.593         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.070 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.070         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_216/Y2                    td                    0.271      13.341 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.548      13.889         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_221/Y1                    td                    0.212      14.101 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.418      14.519         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_38_220/COUT                  td                    0.502      15.021 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.021         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5808
 CLMA_38_224/Y0                    td                    0.269      15.290 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.128      15.418         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_224/Y3                    td                    0.468      15.886 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.596      16.482         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11766
 CLMS_34_205/Y0                    td                    0.487      16.969 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.595      17.564         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11928
 CLMA_38_216/A3                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.564         Logic Levels: 7  
                                                                                   Logic: 3.260ns(49.319%), Route: 3.350ns(50.681%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
=======
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.531      20.386         ntclkbufg_0      
 CLMS_78_213/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]/opit_0_inv_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.198      20.370                          

 Data required time                                                 20.370                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 20.171                          
 Data arrival time                                                  17.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.607                          
=======
 Data required time                                                 20.370                          
 Data arrival time                                                  17.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.386                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD
=======
Startpoint  : fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[244]/opit_0_inv_L5Q_perm/L2
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK

 CLMA_74_164/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/Q
                                   net (fanout=2)        0.390      10.998         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [15]
 CLMS_66_157/DD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD

 Data arrival time                                                  10.998         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.275%), Route: 0.390ns(63.725%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_66_157/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.998                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.004                          
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_110_228/CLK                                                          r       fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_228/Q1                   tco                   0.291      11.245 r       fram_buf/wr_rd_ctrl_top/wr_ctrl/test_wr_state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.019      12.264         fram_buf/wr_rd_ctrl_top/wr_ctrl/wr_opera_en_3
 CLMA_70_252/Y1                    td                    0.197      12.461 f       fram_buf/wr_buf/wr_cell3/N124/gateop_perm/Z
                                   net (fanout=258)      2.057      14.518         fram_buf/wr_buf/wr_cell3/N124
 CLMS_150_297/Y1                   td                    0.316      14.834 f       fram_buf/wr_buf/N34_16[180]/gateop_perm/Z
                                   net (fanout=1)        2.134      16.968         fram_buf/wr_buf/_N13795
 CLMS_78_241/Y3                    td                    0.210      17.178 r       fram_buf/wr_buf/N34_17[180]/gateop_perm/Z
                                   net (fanout=1)        0.270      17.448         fram_buf/wr_buf/_N14051
 CLMS_78_237/Y0                    td                    0.210      17.658 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[180]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.119      17.777         fram_buf/ddr_wdata [180]
 CLMS_78_237/C2                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[244]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  17.777         Logic Levels: 4  
                                                                                   Logic: 1.224ns(17.939%), Route: 5.599ns(82.061%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.531      20.386         ntclkbufg_0      
 CLMS_78_237/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[244]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.391      20.177                          

 Data required time                                                 20.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.177                          
 Data arrival time                                                  17.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.400                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[117]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.708      11.077         ntclkbufg_0      
 DRM_178_292/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_178_292/QB0[3]                tco                   2.307      13.384 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=2)        1.575      14.959         fram_buf/wr_buf/wr_cell3/rd_wdata [53]
 CLMS_118_297/Y0                   td                    0.196      15.155 f       fram_buf/wr_buf/N34_16[53]/gateop_perm/Z
                                   net (fanout=1)        1.219      16.374         fram_buf/wr_buf/_N13668
 CLMA_94_236/Y1                    td                    0.212      16.586 r       fram_buf/wr_buf/N34_17[53]/gateop_perm/Z
                                   net (fanout=1)        0.714      17.300         fram_buf/wr_buf/_N13924
 CLMA_90_212/Y0                    td                    0.210      17.510 r       fram_buf/wr_buf/N34_18[53]/gateop_perm/Z
                                   net (fanout=2)        0.515      18.025         fram_buf/ddr_wdata [53]
 CLMS_78_213/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[117]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.025         Logic Levels: 3  
                                                                                   Logic: 2.925ns(42.098%), Route: 4.023ns(57.902%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.531      20.386         ntclkbufg_0      
 CLMS_78_213/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[117]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.121      20.429                          

 Data required time                                                 20.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.429                          
 Data arrival time                                                  18.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.404                          
====================================================================================================

====================================================================================================

>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK

 CLMA_110_172/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.089      10.697         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [23]
 CLMA_110_172/A1                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01
=======
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.531      10.386         ntclkbufg_0      
 CLMS_134_133/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK

 CLMS_134_133/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.093      10.701         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [23]
 CLMS_134_133/A1                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  10.701         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.476%), Route: 0.093ns(29.524%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMS_134_133/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.121      10.465                          

 Data required time                                                 10.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.465                          
 Data arrival time                                                  10.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/rd_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/rd_addr[9]/opit_0_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.531      10.386         ntclkbufg_0      
 CLMS_118_229/CLK                                                          r       fram_buf/wr_buf/wr_cell1/rd_addr[8]/opit_0_A2Q21/CLK

 CLMS_118_229/Q3                   tco                   0.221      10.607 f       fram_buf/wr_buf/wr_cell1/rd_addr[8]/opit_0_A2Q21/Q1
                                   net (fanout=18)       0.092      10.699         fram_buf/wr_buf/wr_cell1/rd_addr [8]
 CLMS_118_229/COUT                 td                    0.118      10.817 r       fram_buf/wr_buf/wr_cell1/rd_addr[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.817         fram_buf/wr_buf/wr_cell1/_N6443
 CLMS_118_233/CIN                                                          r       fram_buf/wr_buf/wr_cell1/rd_addr[9]/opit_0_AQ_perm/Cin

 Data arrival time                                                  10.817         Logic Levels: 1  
                                                                                   Logic: 0.339ns(78.654%), Route: 0.092ns(21.346%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMS_118_233/CLK                                                          r       fram_buf/wr_buf/wr_cell1/rd_addr[9]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.085      10.530                          

 Data required time                                                 10.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.530                          
 Data arrival time                                                  10.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/reinit_adj_rdel/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.531      10.386         ntclkbufg_0      
 CLMA_30_165/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_165/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087      10.695         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [2]
 CLMA_30_165/D3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/reinit_adj_rdel/opit_0_inv_L5Q_perm/L3
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Data arrival time                                                  10.697         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_30_165/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/reinit_adj_rdel/opit_0_inv_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 10.465                          
 Data arrival time                                                  10.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK

 CLMA_74_164/Y0                    tco                   0.284      10.670 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/Q
                                   net (fanout=2)        0.660      11.330         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [23]
 CLMS_62_161/BD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD

 Data arrival time                                                  11.330         Logic Levels: 0  
                                                                                   Logic: 0.284ns(30.085%), Route: 0.660ns(69.915%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_62_161/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  11.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
=======
 Data required time                                                 10.364                          
 Data arrival time                                                  10.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.954       6.764         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.197       6.961 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.202       8.163         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   8.163         Logic Levels: 1  
                                                                                   Logic: 0.486ns(18.395%), Route: 2.156ns(81.605%)
=======
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_170_85/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_170_85/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       1.171       6.981         cmos1_href_d0    
 CLMA_214_104/Y3                   td                    0.197       7.178 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.925       9.103         cmos1_8_16bit/N11
 CLMA_90_105/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   9.103         Logic Levels: 1  
                                                                                   Logic: 0.486ns(13.568%), Route: 3.096ns(86.432%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          
=======
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_90_105/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.518                          
 Data arrival time                                                   8.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.355                          
=======
 Data required time                                                 16.500                          
 Data arrival time                                                   9.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.397                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_170_85/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_170_85/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       1.171       6.981         cmos1_href_d0    
 CLMA_214_104/Y3                   td                    0.197       7.178 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.925       9.103         cmos1_8_16bit/N11
 CLMA_90_105/CE                                                            f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   9.103         Logic Levels: 1  
                                                                                   Logic: 0.486ns(13.568%), Route: 3.096ns(86.432%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_90_105/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   9.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.397                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.954       6.764         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.197       6.961 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.202       8.163         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   8.163         Logic Levels: 1  
                                                                                   Logic: 0.486ns(18.395%), Route: 2.156ns(81.605%)
=======
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_170_85/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_170_85/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       1.171       6.981         cmos1_href_d0    
 CLMA_214_104/Y3                   td                    0.197       7.178 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.788       8.966         cmos1_8_16bit/N11
 CLMA_98_116/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   8.966         Logic Levels: 1  
                                                                                   Logic: 0.486ns(14.107%), Route: 2.959ns(85.893%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          
=======
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_7      
 CLMA_98_116/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.518                          
 Data arrival time                                                   8.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.355                          
=======
 Data required time                                                 16.500                          
 Data arrival time                                                   8.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.534                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE
=======
Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297
=======
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_138_112/CLK                                                          r       cmos1_d_d0[7]/opit_0/CLK

 CLMA_138_112/Q0                   tco                   0.226       5.414 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.215       5.629         cmos1_d_d0[7]    
 CLMS_134_113/M0                                                           r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   5.629         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.954       6.764         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.197       6.961 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.202       8.163         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   8.163         Logic Levels: 1  
                                                                                   Logic: 0.486ns(18.395%), Route: 2.156ns(81.605%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.088         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   8.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.355                          
=======
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMS_134_113/CLK                                                          r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.200       5.424                          

 Hold time                                              -0.014       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                   5.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D
=======
Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  5.575
  Launch Clock Delay      :  5.235
  Clock Pessimism Removal :  -0.304
=======
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.578       5.235         ntclkbufg_6      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMA_78_52/Q0                     tco                   0.226       5.461 r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.215       5.676         cmos1_8_16bit/pdata_i_reg [7]
 CLMA_78_56/M2                                                             r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   5.676         Logic Levels: 0  
=======
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_138_112/CLK                                                          r       cmos1_d_d0[7]/opit_0/CLK

 CLMA_138_112/Q0                   tco                   0.226       5.414 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.215       5.629         cmos1_d_d0[7]    
 CLMA_134_112/M0                                                           r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   5.629         Logic Levels: 0  
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.639       5.575         ntclkbufg_6      
 CLMA_78_56/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.271                          
 clock uncertainty                                       0.200       5.471                          

 Hold time                                              -0.014       5.457                          

 Data required time                                                  5.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.457                          
 Data arrival time                                                   5.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.569
  Launch Clock Delay      :  5.229
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.572       5.229         ntclkbufg_6      
 CLMS_78_49/CLK                                                            r       cmos1_d_d0[7]/opit_0/CLK

 CLMS_78_49/Q1                     tco                   0.229       5.458 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.213       5.671         cmos1_d_d0[7]    
 CLMA_78_52/M0                                                             r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   5.671         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.810%), Route: 0.213ns(48.190%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.633       5.569         ntclkbufg_6      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.265                          
 clock uncertainty                                       0.200       5.465                          

 Hold time                                              -0.014       5.451                          

 Data required time                                                  5.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.451                          
 Data arrival time                                                   5.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_6      
 CLMA_90_48/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK

 CLMA_90_48/Q0                     tco                   0.226       5.414 r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.212       5.626         cmos1_8_16bit/pdata_i_reg [6]
 CLMA_90_52/M2                                                             r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_6      
 CLMA_90_52/CLK                                                            r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.626                          
=======
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_134_112/CLK                                                          r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.200       5.424                          

 Hold time                                              -0.014       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                   5.629                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
=======
Startpoint  : cmos1_d_d0[0]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_90_101/CLK                                                           r       cmos1_d_d0[0]/opit_0/CLK

 CLMA_90_101/Q0                    tco                   0.226       5.414 r       cmos1_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.213       5.627         cmos1_d_d0[0]    
 CLMA_90_105/M0                                                            r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/D

 Data arrival time                                                   5.627         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_90_105/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  0.626
=======
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.547
  Launch Clock Delay      :  6.209
  Clock Pessimism Removal :  0.608
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.287       6.499 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       1.247       7.746         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.197       7.943 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.638       9.581         cmos2_8_16bit/N11
 CLMA_90_113/CE                                                            f       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   9.581         Logic Levels: 1  
                                                                                   Logic: 0.484ns(14.366%), Route: 2.885ns(85.634%)
=======
                                   net (fanout=2)        3.173       4.624         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.624 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.209         ntclkbufg_8      
 CLMA_114_76/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_114_76/Q0                    tco                   0.287       6.496 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       1.380       7.876         cmos2_href_d0    
 CLMS_170_109/Y0                   td                    0.196       8.072 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       2.201      10.273         cmos2_8_16bit/N11
 CLMS_50_165/CE                                                            f       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                  10.273         Logic Levels: 1  
                                                                                   Logic: 0.483ns(11.885%), Route: 3.581ns(88.115%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.919 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.450         ntclkbufg_7      
 CLMA_90_113/CLK                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.076                          
 clock uncertainty                                      -0.250      17.826                          

 Setup time                                             -0.617      17.209                          

 Data required time                                                 17.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.209                          
 Data arrival time                                                   9.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.628                          
=======
                                   net (fanout=2)        2.816      15.916         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      15.916 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.447         ntclkbufg_8      
 CLMS_50_165/CLK                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.608      18.055                          
 clock uncertainty                                      -0.250      17.805                          

 Setup time                                             -0.617      17.188                          

 Data required time                                                 17.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.188                          
 Data arrival time                                                  10.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.915                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.547
  Launch Clock Delay      :  6.209
  Clock Pessimism Removal :  0.608

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.173       4.624         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.624 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.209         ntclkbufg_8      
 CLMA_114_76/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_114_76/Q0                    tco                   0.287       6.496 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       1.380       7.876         cmos2_href_d0    
 CLMS_170_109/Y0                   td                    0.196       8.072 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       2.201      10.273         cmos2_8_16bit/N11
 CLMS_50_165/CE                                                            f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                  10.273         Logic Levels: 1  
                                                                                   Logic: 0.483ns(11.885%), Route: 3.581ns(88.115%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.816      15.916         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      15.916 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.447         ntclkbufg_8      
 CLMS_50_165/CLK                                                           r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.608      18.055                          
 clock uncertainty                                      -0.250      17.805                          

 Setup time                                             -0.617      17.188                          

 Data required time                                                 17.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.188                          
 Data arrival time                                                  10.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.915                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.547
  Launch Clock Delay      :  6.209
  Clock Pessimism Removal :  0.608

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.173       4.624         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.624 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.209         ntclkbufg_8      
 CLMA_114_76/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_114_76/Q0                    tco                   0.287       6.496 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       1.380       7.876         cmos2_href_d0    
 CLMS_170_109/Y0                   td                    0.196       8.072 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       2.201      10.273         cmos2_8_16bit/N11
 CLMS_50_165/CE                                                            f       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                  10.273         Logic Levels: 1  
                                                                                   Logic: 0.483ns(11.885%), Route: 3.581ns(88.115%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.816      15.916         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      15.916 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.447         ntclkbufg_8      
 CLMS_50_165/CLK                                                           r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.608      18.055                          
 clock uncertainty                                      -0.250      17.805                          

 Setup time                                             -0.617      17.188                          

 Data required time                                                 17.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.188                          
 Data arrival time                                                  10.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.915                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
=======
Startpoint  : cmos2_8_16bit/de_i_r1/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L2
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  0.626
=======
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.209
  Launch Clock Delay      :  5.547
  Clock Pessimism Removal :  -0.662
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
<<<<<<< HEAD
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.287       6.499 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       1.247       7.746         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.197       7.943 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.638       9.581         cmos2_8_16bit/N11
 CLMA_94_104/CE                                                            f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   9.581         Logic Levels: 1  
                                                                                   Logic: 0.484ns(14.366%), Route: 2.885ns(85.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.919 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.450         ntclkbufg_7      
 CLMA_94_104/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.076                          
 clock uncertainty                                      -0.250      17.826                          

 Setup time                                             -0.617      17.209                          

 Data required time                                                 17.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.209                          
 Data arrival time                                                   9.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.628                          
=======
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.816       4.016         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.016 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.547         ntclkbufg_8      
 CLMA_254_84/CLK                                                           r       cmos2_8_16bit/de_i_r1/opit_0/CLK

 CLMA_254_84/Q1                    tco                   0.224       5.771 f       cmos2_8_16bit/de_i_r1/opit_0/Q
                                   net (fanout=1)        0.189       5.960         cmos2_8_16bit/de_i_r1
 CLMA_254_84/A2                                                            f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.960         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.237%), Route: 0.189ns(45.763%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.173       4.624         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.624 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.209         ntclkbufg_8      
 CLMA_254_84/CLK                                                           r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.662       5.547                          
 clock uncertainty                                       0.200       5.747                          

 Hold time                                              -0.235       5.512                          

 Data required time                                                  5.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.512                          
 Data arrival time                                                   5.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.287       6.499 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       1.247       7.746         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.197       7.943 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.638       9.581         cmos2_8_16bit/N11
 CLMA_90_113/CE                                                            f       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   9.581         Logic Levels: 1  
                                                                                   Logic: 0.484ns(14.366%), Route: 2.885ns(85.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.919 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531      17.450         ntclkbufg_7      
 CLMA_90_113/CLK                                                           r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.076                          
 clock uncertainty                                      -0.250      17.826                          

 Setup time                                             -0.617      17.209                          

 Data required time                                                 17.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.209                          
 Data arrival time                                                   9.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.628                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_i_r1/opit_0/D
=======
Startpoint  : cmos2_d_d0[1]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/D
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  6.212
  Launch Clock Delay      :  5.550
=======
  Capture Clock Delay     :  6.209
  Launch Clock Delay      :  5.547
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.019 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.550         ntclkbufg_7      
 CLMS_134_73/CLK                                                           r       cmos2_8_16bit/de_i_r/opit_0/CLK

 CLMS_134_73/Q0                    tco                   0.222       5.772 f       cmos2_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.423       6.195         cmos2_8_16bit/de_i_r
 CLMA_150_72/M2                                                            f       cmos2_8_16bit/de_i_r1/opit_0/D

 Data arrival time                                                   6.195         Logic Levels: 0  
                                                                                   Logic: 0.222ns(34.419%), Route: 0.423ns(65.581%)
=======
                                   net (fanout=2)        2.816       4.016         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.016 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.547         ntclkbufg_8      
 CLMA_62_160/CLK                                                           r       cmos2_d_d0[1]/opit_0/CLK

 CLMA_62_160/Q1                    tco                   0.229       5.776 r       cmos2_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.455       6.231         cmos2_d_d0[1]    
 CLMA_58_164/M2                                                            r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/D

 Data arrival time                                                   6.231         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.480%), Route: 0.455ns(66.520%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_150_72/CLK                                                           r       cmos2_8_16bit/de_i_r1/opit_0/CLK
 clock pessimism                                        -0.626       5.586                          
 clock uncertainty                                       0.200       5.786                          

 Hold time                                              -0.024       5.762                          

 Data required time                                                  5.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.762                          
 Data arrival time                                                   6.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.433                          
=======
                                   net (fanout=2)        3.173       4.624         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.624 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.209         ntclkbufg_8      
 CLMA_58_164/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.583                          
 clock uncertainty                                       0.200       5.783                          

 Hold time                                              -0.014       5.769                          

 Data required time                                                  5.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.769                          
 Data arrival time                                                   6.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.462                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.212
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.626
=======
Startpoint  : cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[13]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.209
  Launch Clock Delay      :  5.547
  Clock Pessimism Removal :  -0.608
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.019 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.550         ntclkbufg_7      
 CLMA_90_49/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK

 CLMA_90_49/Q0                     tco                   0.226       5.776 r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/Q
                                   net (fanout=1)        0.448       6.224         cmos2_8_16bit/pdata_i_reg [4]
 CLMA_94_48/M0                                                             r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D

 Data arrival time                                                   6.224         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.531%), Route: 0.448ns(66.469%)
=======
                                   net (fanout=2)        2.816       4.016         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.016 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.547         ntclkbufg_8      
 CLMA_90_125/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK

 CLMA_90_125/Q1                    tco                   0.229       5.776 r       cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/Q
                                   net (fanout=1)        0.496       6.272         cmos2_8_16bit/pdata_i_reg [5]
 CLMA_90_129/M0                                                            r       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/D

 Data arrival time                                                   6.272         Logic Levels: 0  
                                                                                   Logic: 0.229ns(31.586%), Route: 0.496ns(68.414%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_94_48/CLK                                                            r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.626       5.586                          
 clock uncertainty                                       0.200       5.786                          

 Hold time                                              -0.014       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
=======
                                   net (fanout=2)        3.173       4.624         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.624 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.209         ntclkbufg_8      
 CLMA_90_129/CLK                                                           r       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                        -0.608       5.601                          
 clock uncertainty                                       0.200       5.801                          

 Hold time                                              -0.014       5.787                          

 Data required time                                                  5.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.787                          
 Data arrival time                                                   6.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_d_d0[7]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.212
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.019 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.550         ntclkbufg_7      
 CLMA_102_32/CLK                                                           r       cmos2_d_d0[7]/opit_0/CLK

 CLMA_102_32/Q1                    tco                   0.229       5.779 r       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.448       6.227         cmos2_d_d0[7]    
 CLMA_102_48/M0                                                            r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   6.227         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.826%), Route: 0.448ns(66.174%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.176       4.627         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.627 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       6.212         ntclkbufg_7      
 CLMA_102_48/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.633       5.579                          
 clock uncertainty                                       0.200       5.779                          

 Hold time                                              -0.014       5.765                          

 Data required time                                                  5.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.765                          
 Data arrival time                                                   6.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.462                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMS_98_133/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       3.319       9.605         fram_buf/wr_buf/wr_cell1/write_en
 DRM_26_232/WEA[0]                                                         f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   9.605         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.959%), Route: 3.319ns(92.041%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      29.364         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Setup time                                             -0.013      29.500                          

 Data required time                                                 29.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.500                          
 Data arrival time                                                   9.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.895                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_114_140/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_114_140/Q0                   tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=18)       3.286       9.572         fram_buf/wr_buf/wr_cell1/wr_addr [1]
 DRM_26_232/ADA0[2]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]

 Data arrival time                                                   9.572         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.032%), Route: 3.286ns(91.968%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      29.364         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Setup time                                              0.001      29.514                          

 Data required time                                                 29.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.514                          
 Data arrival time                                                   9.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.942                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
=======
Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMS_98_133/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       3.299       9.585         fram_buf/wr_buf/wr_cell1/write_en
 DRM_26_252/WEA[0]                                                         f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   9.585         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.003%), Route: 3.299ns(91.997%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 CLMS_170_193/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK

 CLMS_170_193/Q0                   tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=18)       3.588       9.874         fram_buf/wr_buf/wr_cell1/wr_addr [1]
 DRM_26_356/ADA0[2]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]

 Data arrival time                                                   9.874         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.406%), Route: 3.588ns(92.594%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_4      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Setup time                                             -0.013      29.603                          

 Data required time                                                 29.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.603                          
 Data arrival time                                                   9.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.018                          
=======
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_5      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Setup time                                              0.001      29.617                          

 Data required time                                                 29.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.617                          
 Data arrival time                                                   9.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.743                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/de_o/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
=======
Startpoint  : fram_buf/wr_buf/wr_cell1/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/rd_pulse/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 CLMS_162_129/CLK                                                          r       fram_buf/wr_buf/wr_cell1/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_162_129/Q0                   tco                   0.287       6.286 f       fram_buf/wr_buf/wr_cell1/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=39)       1.579       7.865         fram_buf/wr_buf/wr_cell1/x_cnt [0]
 CLMS_222_113/Y1                   td                    0.304       8.169 r       fram_buf/wr_buf/wr_cell1/N40_mux4/gateop_perm/Z
                                   net (fanout=1)        0.250       8.419         fram_buf/wr_buf/wr_cell1/_N1900
 CLMS_222_113/Y0                   td                    0.210       8.629 r       fram_buf/wr_buf/wr_cell1/N40_mux8/gateop_perm/Z
                                   net (fanout=1)        0.994       9.623         fram_buf/wr_buf/wr_cell1/_N1908
 CLMA_182_121/A4                                                           r       fram_buf/wr_buf/wr_cell1/rd_pulse/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.623         Logic Levels: 2  
                                                                                   Logic: 0.801ns(22.103%), Route: 2.823ns(77.897%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      29.364         ntclkbufg_5      
 CLMA_182_121/CLK                                                          r       fram_buf/wr_buf/wr_cell1/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.250      29.495                          

 Setup time                                             -0.121      29.374                          

 Data required time                                                 29.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.374                          
 Data arrival time                                                   9.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.751                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[6]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 CLMS_170_197/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[6]/opit_0_A2Q21/CLK

 CLMS_170_197/Q1                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/wr_addr[6]/opit_0_A2Q21/Q1
                                   net (fanout=17)       3.593       9.881         fram_buf/wr_buf/wr_cell1/wr_addr [6]
 DRM_26_356/ADA0[7]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]

 Data arrival time                                                   9.881         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.445%), Route: 3.593ns(92.555%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_5      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Setup time                                              0.038      29.654                          

 Data required time                                                 29.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.654                          
 Data arrival time                                                   9.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.773                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[12]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[12]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_4      
 CLMS_130_49/CLK                                                           r       cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_130_49/Q0                    tco                   0.222       5.786 f       cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       5.871         cmos1_mix/x_cnt [9]
 CLMA_130_48/A0                                                            f       cmos1_mix/de_o/opit_0_L5Q_perm/L0
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_5      
 CLMA_110_108/CLK                                                          r       cmos1_8_16bit/pdata_out2[12]/opit_0/CLK

 CLMA_110_108/Y0                   tco                   0.293       5.857 r       cmos1_8_16bit/pdata_out2[12]/opit_0/Q
                                   net (fanout=1)        0.100       5.957         cmos1_8_16bit/pdata_out2 [12]
 CLMA_110_108/M0                                                           r       cmos1_8_16bit/pdata_o[12]/opit_0/D

 Data arrival time                                                   5.957         Logic Levels: 0  
                                                                                   Logic: 0.293ns(74.555%), Route: 0.100ns(25.445%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 CLMA_110_108/CLK                                                          r       cmos1_8_16bit/pdata_o[12]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.200       5.764                          

 Hold time                                              -0.014       5.750                          

 Data required time                                                  5.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.750                          
 Data arrival time                                                   5.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/pdata_o[5]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[5]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_5      
 CLMA_122_120/CLK                                                          r       cmos1_mix/pdata_o[5]/opit_0/CLK

 CLMA_122_120/Y0                   tco                   0.284       5.848 f       cmos1_mix/pdata_o[5]/opit_0/Q
                                   net (fanout=2)        0.102       5.950         cmos1_d_16bit[5] 
 CLMA_122_120/M0                                                           f       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[5]/opit_0/D

 Data arrival time                                                   5.950         Logic Levels: 0  
                                                                                   Logic: 0.284ns(73.575%), Route: 0.102ns(26.425%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 CLMA_122_120/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[5]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.200       5.764                          

 Hold time                                              -0.024       5.740                          

 Data required time                                                  5.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.740                          
 Data arrival time                                                   5.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[13]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[13]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_5      
 CLMA_110_113/CLK                                                          r       cmos1_8_16bit/pdata_out2[13]/opit_0/CLK

 CLMA_110_113/Y0                   tco                   0.284       5.848 f       cmos1_8_16bit/pdata_out2[13]/opit_0/Q
                                   net (fanout=1)        0.185       6.033         cmos1_8_16bit/pdata_out2 [13]
 CLMA_110_113/CD                                                           f       cmos1_8_16bit/pdata_o[13]/opit_0/D
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Data arrival time                                                   5.871         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_130_48/CLK                                                           r       cmos1_mix/de_o/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 CLMA_110_113/CLK                                                          r       cmos1_8_16bit/pdata_o[13]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.200       5.764                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Hold time                                              -0.094       5.699                          

 Data required time                                                  5.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.699                          
 Data arrival time                                                   5.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_mix/pdata_o[15]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[20]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.047
  Launch Clock Delay      :  5.602
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.569       5.602         ntclkbufg_4      
 CLMS_74_53/CLK                                                            r       cmos1_mix/pdata_o[15]/opit_0/CLK

 CLMS_74_53/Y2                     tco                   0.284       5.886 f       cmos1_mix/pdata_o[15]/opit_0/Q
                                   net (fanout=2)        0.218       6.104         cmos1_d_16bit[15]
 CLMS_78_53/CD                                                             f       fram_buf/wr_buf/wr_cell1/genblk1.write_data[20]/opit_0/D

 Data arrival time                                                   6.104         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.574%), Route: 0.218ns(43.426%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.633       6.047         ntclkbufg_4      
 CLMS_78_53/CLK                                                            r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[20]/opit_0/CLK
 clock pessimism                                        -0.399       5.648                          
 clock uncertainty                                       0.200       5.848                          

 Hold time                                               0.053       5.901                          

 Data required time                                                  5.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.901                          
 Data arrival time                                                   6.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_o[15]/opit_0/CLK
Endpoint    : cmos1_mix/pdata_o[15]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.038
  Launch Clock Delay      :  5.602
  Clock Pessimism Removal :  -0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.569       5.602         ntclkbufg_4      
 CLMS_74_53/CLK                                                            r       cmos1_8_16bit/pdata_o[15]/opit_0/CLK

 CLMS_74_53/Y0                     tco                   0.284       5.886 f       cmos1_8_16bit/pdata_o[15]/opit_0/Q
                                   net (fanout=1)        0.187       6.073         pdata_1[15]      
 CLMS_74_53/CD                                                             f       cmos1_mix/pdata_o[15]/opit_0/D

 Data arrival time                                                   6.073         Logic Levels: 0  
                                                                                   Logic: 0.284ns(60.297%), Route: 0.187ns(39.703%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.624       6.038         ntclkbufg_4      
 CLMS_74_53/CLK                                                            r       cmos1_mix/pdata_o[15]/opit_0/CLK
 clock pessimism                                        -0.436       5.602                          
 clock uncertainty                                       0.200       5.802                          

 Hold time                                               0.053       5.855                          

 Data required time                                                  5.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.855                          
 Data arrival time                                                   6.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[4]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.112
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.472
  Launch Clock Delay      :  11.635
  Clock Pessimism Removal :  1.230
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_133/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[4]/opit_0_A2Q21/CLK

 CLMA_110_133/Q2                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/wr_addr[4]/opit_0_A2Q21/Q0
                                   net (fanout=17)       2.647      14.258         fram_buf/wr_buf/wr_cell3/wr_addr [3]
 DRM_26_68/ADA0[4]                                                         f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                  14.258         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.843%), Route: 2.647ns(90.157%)
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 CLMA_126_112/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_126_112/Q1                   tco                   0.289      11.924 f       fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/Q1
                                   net (fanout=19)       3.665      15.589         fram_buf/wr_buf/wr_cell3/wr_addr [2]
 DRM_54_356/ADA0[3]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]

 Data arrival time                                                  15.589         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.309%), Route: 3.665ns(92.691%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.545      33.912         ntclkbufg_3      
 DRM_26_68/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.082                          
 clock uncertainty                                      -0.250      34.832                          

 Setup time                                              0.038      34.870                          

 Data required time                                                 34.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.870                          
 Data arrival time                                                  14.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.612                          
=======
                                   net (fanout=2)        5.219      30.219         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.468 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.468         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.468 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.620         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.620 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      34.272         ntclkbufg_4      
 DRM_54_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.230      35.502                          
 clock uncertainty                                      -0.250      35.252                          

 Setup time                                              0.001      35.253                          

 Data required time                                                 35.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.253                          
 Data arrival time                                                  15.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.664                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.098
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[12]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.472
  Launch Clock Delay      :  11.635
  Clock Pessimism Removal :  1.230
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_137/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_110_137/Q2                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=17)       2.633      14.244         fram_buf/wr_buf/wr_cell3/wr_addr [7]
 DRM_142_24/ADA0[8]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                  14.244         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.890%), Route: 2.633ns(90.110%)
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 CLMA_126_120/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[12]/opit_0_A2Q21/CLK

 CLMA_126_120/Q3                   tco                   0.286      11.921 f       fram_buf/wr_buf/wr_cell3/wr_addr[12]/opit_0_A2Q21/Q1
                                   net (fanout=19)       3.588      15.509         fram_buf/wr_buf/wr_cell3/wr_addr [12]
 DRM_54_356/ADA_CAS                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA_CAS

 Data arrival time                                                  15.509         Logic Levels: 0  
                                                                                   Logic: 0.286ns(7.383%), Route: 3.588ns(92.617%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      33.898         ntclkbufg_3      
 DRM_142_24/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.068                          
 clock uncertainty                                      -0.250      34.818                          

 Setup time                                              0.038      34.856                          

 Data required time                                                 34.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.856                          
 Data arrival time                                                  14.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.612                          
=======
                                   net (fanout=2)        5.219      30.219         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.468 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.468         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.468 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.620         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.620 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      34.272         ntclkbufg_4      
 DRM_54_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.230      35.502                          
 clock uncertainty                                      -0.250      35.252                          

 Setup time                                             -0.009      35.243                          

 Data required time                                                 35.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.243                          
 Data arrival time                                                  15.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.734                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.112
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[7]/opit_0/CE
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.351
  Launch Clock Delay      :  11.635
  Clock Pessimism Removal :  1.230
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_137/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_110_137/Q2                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=17)       2.639      14.250         fram_buf/wr_buf/wr_cell3/wr_addr [7]
 DRM_26_4/ADA0[8]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                  14.250         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.870%), Route: 2.639ns(90.130%)
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 CLMA_118_116/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_118_116/Q3                   tco                   0.286      11.921 f       fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=37)       2.829      14.750         fram_buf/wr_buf/wr_cell3/x_cnt [0]
 CLMS_50_225/CE                                                            f       fram_buf/wr_buf/wr_cell3/genblk1.write_data[7]/opit_0/CE

 Data arrival time                                                  14.750         Logic Levels: 0  
                                                                                   Logic: 0.286ns(9.181%), Route: 2.829ns(90.819%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.545      33.912         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.082                          
 clock uncertainty                                      -0.250      34.832                          

 Setup time                                              0.038      34.870                          

 Data required time                                                 34.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.870                          
 Data arrival time                                                  14.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.620                          
=======
                                   net (fanout=2)        5.219      30.219         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.468 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.468         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.468 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.620         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.620 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      34.151         ntclkbufg_4      
 CLMS_50_225/CLK                                                           r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[7]/opit_0/CLK
 clock pessimism                                         1.230      35.381                          
 clock uncertainty                                      -0.250      35.131                          

 Setup time                                             -0.617      34.514                          

 Data required time                                                 34.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.514                          
 Data arrival time                                                  14.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.764                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos2_mix/de_o/opit_0_MUX4TO1Q/S0
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.195
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/x_cnt[11]/opit_0_AQ_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/rd_pulse/opit_0_L5Q_perm/L2
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.635
  Launch Clock Delay      :  10.351
  Clock Pessimism Removal :  -1.248
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_117/CLK                                                          r       cmos2_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_110_117/Q1                   tco                   0.224      10.322 f       cmos2_mix/x_cnt[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.190      10.512         cmos2_mix/x_cnt [10]
 CLMA_110_116/A3                                                           f       cmos2_mix/de_o/opit_0_MUX4TO1Q/S0

 Data arrival time                                                  10.512         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.106%), Route: 0.190ns(45.894%)
=======
                                   net (fanout=2)        5.219       6.419         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.668 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.668         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.668 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.820         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.820 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.351         ntclkbufg_4      
 CLMA_118_116/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[11]/opit_0_AQ_perm/CLK

 CLMA_118_116/Q2                   tco                   0.224      10.575 f       fram_buf/wr_buf/wr_cell3/x_cnt[11]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.217      10.792         fram_buf/wr_buf/wr_cell3/x_cnt [11]
 CLMS_122_117/B2                                                           f       fram_buf/wr_buf/wr_cell3/rd_pulse/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.792         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_116/CLK                                                          r       cmos2_mix/de_o/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -1.195      10.127                          
 clock uncertainty                                       0.200      10.327                          

 Hold time                                              -0.238      10.089                          

 Data required time                                                 10.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.089                          
 Data arrival time                                                  10.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.423                          
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 CLMS_122_117/CLK                                                          r       fram_buf/wr_buf/wr_cell3/rd_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.248      10.387                          
 clock uncertainty                                       0.200      10.587                          

 Hold time                                              -0.221      10.366                          

 Data required time                                                 10.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.366                          
 Data arrival time                                                  10.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.426                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos2_mix/x_cnt[2]/opit_0_inv_A2Q21/I10
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.195
=======
  Capture Clock Delay     :  11.635
  Launch Clock Delay      :  10.351
  Clock Pessimism Removal :  -1.255
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_117/CLK                                                          r       cmos2_mix/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_117/Q3                   tco                   0.221      10.319 f       cmos2_mix/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.359      10.678         cmos2_mix/x_cnt [0]
 CLMA_110_109/B0                                                           f       cmos2_mix/x_cnt[2]/opit_0_inv_A2Q21/I10

 Data arrival time                                                  10.678         Logic Levels: 0  
=======
                                   net (fanout=2)        5.219       6.419         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.668 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.668         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.668 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.820         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.820 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.351         ntclkbufg_4      
 CLMA_122_100/CLK                                                          r       cmos2_mix/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_122_100/Q3                   tco                   0.221      10.572 f       cmos2_mix/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.359      10.931         cmos2_mix/x_cnt [0]
 CLMA_122_92/B0                                                            f       cmos2_mix/x_cnt[2]/opit_0_inv_A2Q21/I10

 Data arrival time                                                  10.931         Logic Levels: 0  
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
                                                                                   Logic: 0.221ns(38.103%), Route: 0.359ns(61.897%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_109/CLK                                                          r       cmos2_mix/x_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.195      10.127                          
 clock uncertainty                                       0.200      10.327                          

 Hold time                                              -0.080      10.247                          

 Data required time                                                 10.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.247                          
 Data arrival time                                                  10.678                          
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 CLMA_122_92/CLK                                                           r       cmos2_mix/x_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.255      10.380                          
 clock uncertainty                                       0.200      10.580                          

 Hold time                                              -0.080      10.500                          

 Data required time                                                 10.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.500                          
 Data arrival time                                                  10.931                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_mix/pdata_o[5]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.188
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/x_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/x_cnt[2]/opit_0_A2Q21/I12
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.635
  Launch Clock Delay      :  10.351
  Clock Pessimism Removal :  -1.284
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_98_56/CLK                                                            r       cmos2_mix/pdata_o[5]/opit_0/CLK

 CLMA_98_56/Y0                     tco                   0.284      10.382 f       cmos2_mix/pdata_o[5]/opit_0/Q
                                   net (fanout=2)        0.437      10.819         cmos2_d_16bit[5] 
 CLMS_94_49/CD                                                             f       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/D

 Data arrival time                                                  10.819         Logic Levels: 0  
                                                                                   Logic: 0.284ns(39.390%), Route: 0.437ns(60.610%)
=======
                                   net (fanout=2)        5.219       6.419         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.668 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.668         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.668 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.820         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.820 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.351         ntclkbufg_4      
 CLMA_118_108/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[2]/opit_0_A2Q21/CLK

 CLMA_118_108/Q1                   tco                   0.224      10.575 f       fram_buf/wr_buf/wr_cell3/x_cnt[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.187      10.762         fram_buf/wr_buf/wr_cell3/x_cnt [2]
 CLMA_118_108/B2                                                           f       fram_buf/wr_buf/wr_cell3/x_cnt[2]/opit_0_A2Q21/I12

 Data arrival time                                                  10.762         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMS_94_49/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/CLK
 clock pessimism                                        -1.188      10.134                          
 clock uncertainty                                       0.200      10.334                          

 Hold time                                               0.053      10.387                          

 Data required time                                                 10.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.387                          
 Data arrival time                                                  10.819                          
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 CLMA_118_108/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.284      10.351                          
 clock uncertainty                                       0.200      10.551                          

 Hold time                                              -0.221      10.330                          

 Data required time                                                 10.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.330                          
 Data arrival time                                                  10.762                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.432                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_190_212/CLK                                                          r       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK

 CLMA_190_212/Q2                   tco                   0.290       5.251 r       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.264       5.515         fram_buf/rd_buf/y_cnt [7]
 CLMS_186_213/Y2                   td                    0.487       6.002 r       fram_buf/rd_buf/u_osd_display/N15_17/gateop_perm/Z
                                   net (fanout=1)        0.251       6.253         fram_buf/rd_buf/u_osd_display/_N70211
 CLMS_186_213/Y1                   td                    0.212       6.465 r       fram_buf/rd_buf/u_osd_display/N15_20/gateop_perm/Z
                                   net (fanout=1)        0.402       6.867         fram_buf/rd_buf/u_osd_display/_N70214
 CLMS_190_217/Y1                   td                    0.197       7.064 f       fram_buf/rd_buf/u_osd_display/N15_23/gateop_perm/Z
                                   net (fanout=2)        1.291       8.355         fram_buf/rd_buf/u_osd_display/_N70217
 CLMA_230_184/Y1                   td                    0.212       8.567 r       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.693       9.260         fram_buf/rd_buf/u_osd_display/N97
 CLMA_230_173/CECO                 td                    0.184       9.444 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.444         ntR810           
 CLMA_230_177/CECO                 td                    0.184       9.628 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.628         ntR809           
 CLMA_230_181/CECO                 td                    0.184       9.812 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       9.812         ntR808           
 CLMA_230_185/CECI                                                         r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE

 Data arrival time                                                   9.812         Logic Levels: 7  
                                                                                   Logic: 1.950ns(40.198%), Route: 2.901ns(59.802%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531      17.437         ntclkbufg_2      
 CLMA_230_185/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.308      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Setup time                                             -0.729      16.866                          

 Data required time                                                 16.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.866                          
 Data arrival time                                                   9.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.054                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_3      
 CLMA_270_144/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMA_270_144/Q1                   tco                   0.289       5.250 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.385       6.635         de_re            
 CLMA_250_221/Y3                   td                    0.459       7.094 r       fram_buf/rd_buf/u_osd_display/N15_19/gateop_perm/Z
                                   net (fanout=1)        0.256       7.350         fram_buf/rd_buf/u_osd_display/_N70301
 CLMA_250_221/Y1                   td                    0.197       7.547 f       fram_buf/rd_buf/u_osd_display/N15_22/gateop_perm/Z
                                   net (fanout=2)        2.190       9.737         fram_buf/rd_buf/u_osd_display/_N70304
 CLMA_302_349/Y0                   td                    0.320      10.057 r       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.575      10.632         fram_buf/rd_buf/u_osd_display/N97
 CLMA_310_352/CECO                 td                    0.184      10.816 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.816         ntR2526          
 CLMA_310_356/CECO                 td                    0.184      11.000 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.000         ntR2525          
 CLMA_310_360/CECO                 td                    0.184      11.184 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000      11.184         ntR2524          
 CLMA_310_364/CECI                                                         r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE

 Data arrival time                                                  11.184         Logic Levels: 6  
                                                                                   Logic: 1.817ns(29.198%), Route: 4.406ns(70.802%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.192 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.192         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.240 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.998         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      15.098 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      16.157         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.157 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.809         ntclkbufg_3      
 CLMA_310_364/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.290      18.099                          
 clock uncertainty                                      -0.150      17.949                          

 Setup time                                             -0.729      17.220                          

 Data required time                                                 17.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.220                          
 Data arrival time                                                  11.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.036                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/M
=======
Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CE
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMS_190_213/CLK                                                          r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_213/Q0                   tco                   0.289       5.250 r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403       5.653         fram_buf/rd_buf/x_cnt [0]
 CLMA_194_213/Y0                   td                    0.210       5.863 r       fram_buf/rd_buf/N25_mux2_3/gateop_perm/Z
                                   net (fanout=2)        0.269       6.132         fram_buf/rd_buf/_N2935
 CLMS_190_213/Y3                   td                    0.468       6.600 r       fram_buf/rd_buf/N29_mux6/gateop_perm/Z
                                   net (fanout=1)        0.400       7.000         fram_buf/rd_buf/_N2969
 CLMS_190_217/Y2                   td                    0.210       7.210 r       fram_buf/rd_buf/N29_mux12_1/gateop_perm/Z
                                   net (fanout=33)       1.356       8.566         fram_buf/rd_buf/N29
 CLMA_150_264/Y0                   td                    0.294       8.860 f       fram_buf/rd_buf/N31_6[64]/gateop_perm/Z
                                   net (fanout=16)       1.551      10.411         fram_buf/rd_buf/rd_cnt_part [0]
 CLMA_194_221/M0                                                           f       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/M

 Data arrival time                                                  10.411         Logic Levels: 4  
                                                                                   Logic: 1.471ns(26.991%), Route: 3.979ns(73.009%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531      17.437         ntclkbufg_2      
 CLMA_194_221/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.308      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Setup time                                             -0.100      17.495                          

 Data required time                                                 17.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.495                          
 Data arrival time                                                  10.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.084                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_3      
 CLMA_270_144/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMA_270_144/Q1                   tco                   0.289       5.250 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.385       6.635         de_re            
 CLMA_250_221/Y3                   td                    0.459       7.094 r       fram_buf/rd_buf/u_osd_display/N15_19/gateop_perm/Z
                                   net (fanout=1)        0.256       7.350         fram_buf/rd_buf/u_osd_display/_N70301
 CLMA_250_221/Y1                   td                    0.197       7.547 f       fram_buf/rd_buf/u_osd_display/N15_22/gateop_perm/Z
                                   net (fanout=2)        2.190       9.737         fram_buf/rd_buf/u_osd_display/_N70304
 CLMA_302_349/Y0                   td                    0.320      10.057 r       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.575      10.632         fram_buf/rd_buf/u_osd_display/N97
 CLMA_310_352/CECO                 td                    0.184      10.816 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.816         ntR2526          
 CLMA_310_356/CECO                 td                    0.184      11.000 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.000         ntR2525          
 CLMA_310_360/CECI                                                         r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CE

 Data arrival time                                                  11.000         Logic Levels: 5  
                                                                                   Logic: 1.633ns(27.041%), Route: 4.406ns(72.959%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.192 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.192         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.240 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.998         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      15.098 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      16.157         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.157 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.809         ntclkbufg_3      
 CLMA_310_360/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.290      18.099                          
 clock uncertainty                                      -0.150      17.949                          

 Setup time                                             -0.729      17.220                          

 Data required time                                                 17.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.220                          
 Data arrival time                                                  11.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.220                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/genblk1.read_data[7]/opit_0_inv_L6Q_perm/M
=======
Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CE
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMS_190_213/CLK                                                          r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_213/Q0                   tco                   0.289       5.250 r       fram_buf/rd_buf/x_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403       5.653         fram_buf/rd_buf/x_cnt [0]
 CLMA_194_213/Y0                   td                    0.210       5.863 r       fram_buf/rd_buf/N25_mux2_3/gateop_perm/Z
                                   net (fanout=2)        0.269       6.132         fram_buf/rd_buf/_N2935
 CLMS_190_213/Y3                   td                    0.468       6.600 r       fram_buf/rd_buf/N29_mux6/gateop_perm/Z
                                   net (fanout=1)        0.400       7.000         fram_buf/rd_buf/_N2969
 CLMS_190_217/Y2                   td                    0.210       7.210 r       fram_buf/rd_buf/N29_mux12_1/gateop_perm/Z
                                   net (fanout=33)       1.356       8.566         fram_buf/rd_buf/N29
 CLMA_150_264/Y0                   td                    0.294       8.860 f       fram_buf/rd_buf/N31_6[64]/gateop_perm/Z
                                   net (fanout=16)       1.423      10.283         fram_buf/rd_buf/rd_cnt_part [0]
 CLMA_194_221/M1                                                           f       fram_buf/rd_buf/genblk1.read_data[7]/opit_0_inv_L6Q_perm/M

 Data arrival time                                                  10.283         Logic Levels: 4  
                                                                                   Logic: 1.471ns(27.640%), Route: 3.851ns(72.360%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531      17.437         ntclkbufg_2      
 CLMA_194_221/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.308      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Setup time                                             -0.104      17.491                          

 Data required time                                                 17.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.491                          
 Data arrival time                                                  10.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.208                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_3      
 CLMA_270_144/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMA_270_144/Q1                   tco                   0.289       5.250 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       1.385       6.635         de_re            
 CLMA_250_221/Y3                   td                    0.459       7.094 r       fram_buf/rd_buf/u_osd_display/N15_19/gateop_perm/Z
                                   net (fanout=1)        0.256       7.350         fram_buf/rd_buf/u_osd_display/_N70301
 CLMA_250_221/Y1                   td                    0.197       7.547 f       fram_buf/rd_buf/u_osd_display/N15_22/gateop_perm/Z
                                   net (fanout=2)        2.190       9.737         fram_buf/rd_buf/u_osd_display/_N70304
 CLMA_302_349/Y0                   td                    0.320      10.057 r       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.575      10.632         fram_buf/rd_buf/u_osd_display/N97
 CLMA_310_352/CECO                 td                    0.184      10.816 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.816         ntR2526          
 CLMA_310_356/CECO                 td                    0.184      11.000 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.000         ntR2525          
 CLMA_310_360/CECI                                                         r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CE

 Data arrival time                                                  11.000         Logic Levels: 5  
                                                                                   Logic: 1.633ns(27.041%), Route: 4.406ns(72.959%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.192 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.192         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.240 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.998         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      15.098 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      16.157         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.157 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.809         ntclkbufg_3      
 CLMA_310_360/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.290      18.099                          
 clock uncertainty                                      -0.150      17.949                          

 Setup time                                             -0.729      17.220                          

 Data required time                                                 17.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.220                          
 Data arrival time                                                  11.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.220                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : sync_vg/h_count[0]/opit_0_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_3      
 CLMS_270_149/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMS_270_149/Q3                   tco                   0.221       4.838 f       sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       4.927         sync_vg/h_count [0]
 CLMS_270_149/D4                                                           f       sync_vg/h_count[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_3      
 CLMS_270_149/CLK                                                          r       sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652       4.738         ntclkbufg_2      
 CLMA_158_264/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_264/Q3                   tco                   0.221       4.959 f       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.089       5.048         fram_buf/rd_buf/rd_cell2/rd_addr [0]
 CLMA_158_264/D4                                                           f       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.048         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.708       5.084         ntclkbufg_2      
 CLMA_158_264/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.346       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.034       4.704                          

 Data required time                                                  4.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.704                          
 Data arrival time                                                   5.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/num_1d[2]/opit_0/CLK
Endpoint    : fram_buf/rd_buf/num_2d[2]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344
=======
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMS_242_185/CLK                                                          r       fram_buf/rd_buf/num_1d[2]/opit_0/CLK

 CLMS_242_185/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/num_1d[2]/opit_0/Q
                                   net (fanout=1)        0.188       5.027         fram_buf/rd_buf/num_1d [2]
 CLMS_242_185/CD                                                           f       fram_buf/rd_buf/num_2d[2]/opit_0/D

 Data arrival time                                                   5.027         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.146%), Route: 0.188ns(45.854%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652       4.738         ntclkbufg_3      
 CLMA_310_360/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_310_360/Q0                   tco                   0.222       4.960 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.342       5.302         fram_buf/rd_buf/u_osd_display/osd_ram_addr [8]
 DRM_306_356/ADA0[8]                                                       f       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   5.302         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.362%), Route: 0.342ns(60.638%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMS_242_185/CLK                                                          r       fram_buf/rd_buf/num_2d[2]/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   5.027                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.708       5.084         ntclkbufg_3      
 DRM_306_356/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Hold time                                               0.161       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652       4.738         ntclkbufg_3      
 CLMA_310_360/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_310_360/Q1                   tco                   0.224       4.962 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.341       5.303         fram_buf/rd_buf/u_osd_display/osd_ram_addr [9]
 DRM_306_356/ADA0[9]                                                       f       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.303         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.646%), Route: 0.341ns(60.354%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.708       5.084         ntclkbufg_3      
 DRM_306_356/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Hold time                                               0.161       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.708       5.078         ntclkbufg_2      
 CLMA_282_292/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_292/Q3                   tco                   0.288       5.366 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.621       5.987         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_270_297/Y3                   td                    0.287       6.274 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.250       6.524         ms72xx_ctl/ms7200_ctl/_N63288
 CLMS_270_297/Y2                   td                    0.210       6.734 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.258       6.992         ms72xx_ctl/ms7200_ctl/_N63294
 CLMS_270_297/Y1                   td                    0.212       7.204 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=19)       0.740       7.944         ms72xx_ctl/ms7200_ctl/N261
 CLMA_282_284/Y1                   td                    0.212       8.156 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.806       8.962         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_282_317/Y2                   td                    0.286       9.248 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.528       9.776         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_325/CECO                 td                    0.184       9.960 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.960         ntR2592          
 CLMS_274_329/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.960         Logic Levels: 6  
                                                                                   Logic: 1.679ns(34.392%), Route: 3.203ns(65.608%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.652     104.734         ntclkbufg_2      
 CLMS_274_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     105.042                          
 clock uncertainty                                      -0.150     104.892                          

 Setup time                                             -0.729     104.163                          

 Data required time                                                104.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.163                          
 Data arrival time                                                   9.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.203                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.708       5.078         ntclkbufg_2      
 CLMA_282_292/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_292/Q3                   tco                   0.288       5.366 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.621       5.987         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_270_297/Y3                   td                    0.287       6.274 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.250       6.524         ms72xx_ctl/ms7200_ctl/_N63288
 CLMS_270_297/Y2                   td                    0.210       6.734 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.258       6.992         ms72xx_ctl/ms7200_ctl/_N63294
 CLMS_270_297/Y1                   td                    0.212       7.204 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=19)       0.740       7.944         ms72xx_ctl/ms7200_ctl/N261
 CLMA_282_284/Y1                   td                    0.212       8.156 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.806       8.962         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_282_317/Y2                   td                    0.286       9.248 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.528       9.776         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_325/CECO                 td                    0.184       9.960 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.960         ntR2592          
 CLMS_274_329/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.960         Logic Levels: 6  
                                                                                   Logic: 1.679ns(34.392%), Route: 3.203ns(65.608%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.652     104.734         ntclkbufg_2      
 CLMS_274_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     105.042                          
 clock uncertainty                                      -0.150     104.892                          

 Setup time                                             -0.729     104.163                          

 Data required time                                                104.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.163                          
 Data arrival time                                                   9.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.203                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.708       5.078         ntclkbufg_2      
 CLMA_282_292/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_292/Q3                   tco                   0.288       5.366 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.621       5.987         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_270_297/Y3                   td                    0.287       6.274 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.250       6.524         ms72xx_ctl/ms7200_ctl/_N63288
 CLMS_270_297/Y2                   td                    0.210       6.734 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.258       6.992         ms72xx_ctl/ms7200_ctl/_N63294
 CLMS_270_297/Y1                   td                    0.212       7.204 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=19)       0.740       7.944         ms72xx_ctl/ms7200_ctl/N261
 CLMA_282_284/Y1                   td                    0.212       8.156 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.806       8.962         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_282_317/Y2                   td                    0.286       9.248 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.528       9.776         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_325/CECO                 td                    0.184       9.960 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.960         ntR2592          
 CLMS_274_329/CECI                                                         r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.960         Logic Levels: 6  
                                                                                   Logic: 1.679ns(34.392%), Route: 3.203ns(65.608%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.652     104.734         ntclkbufg_2      
 CLMS_274_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     105.042                          
 clock uncertainty                                      -0.150     104.892                          

 Setup time                                             -0.729     104.163                          

 Data required time                                                104.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.163                          
 Data arrival time                                                   9.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.203                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[2]/opit_0/D
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.652       4.734         ntclkbufg_2      
 CLMA_286_272/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK

 CLMA_286_272/Q2                   tco                   0.224       4.958 f       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/Q
                                   net (fanout=2)        0.187       5.145         ms72xx_ctl/iic_dri_rx/receiv_data [2]
 CLMA_286_273/AD                                                           f       ms72xx_ctl/iic_dri_rx/data_out[2]/opit_0/D

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.708       5.078         ntclkbufg_2      
 CLMA_286_273/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[2]/opit_0/CLK
 clock pessimism                                        -0.315       4.763                          
 clock uncertainty                                       0.000       4.763                          

 Hold time                                               0.053       4.816                          

 Data required time                                                  4.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.816                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.652       4.734         ntclkbufg_2      
 CLMA_302_280/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_302_280/Q3                   tco                   0.221       4.955 f       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.092       5.047         ms72xx_ctl/iic_dri_tx/fre_cnt [0]
 CLMA_302_280/D4                                                           f       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.047         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.607%), Route: 0.092ns(29.393%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.708       5.078         ntclkbufg_2      
 CLMA_302_280/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.734                          
 clock uncertainty                                       0.000       4.734                          

 Hold time                                              -0.034       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.047                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[1]/opit_0_A2Q1/I01
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMA_230_172/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_230_172/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.924         fram_buf/rd_buf/u_osd_display/osd_ram_addr [0]
 CLMA_230_173/A1                                                           f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[1]/opit_0_A2Q1/I01

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_230_173/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[1]/opit_0_A2Q1/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.121       4.525                          

 Data required time                                                  4.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.525                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.121       5.367         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.478       5.845 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.406       6.251         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.210       6.461 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.417       6.878         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.487       7.365 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.614       7.979         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.210       8.189 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.404       8.593         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_53/Y1                    td                    0.212       8.805 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.269       9.074         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_49/Y3                    td                    0.468       9.542 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.377       9.919         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_52/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.919         Logic Levels: 6  
                                                                                   Logic: 2.356ns(47.462%), Route: 2.608ns(52.538%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_1      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.233                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.121       5.367         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.478       5.845 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.406       6.251         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.210       6.461 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.417       6.878         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.487       7.365 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.614       7.979         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.210       8.189 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.404       8.593         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_53/Y1                    td                    0.212       8.805 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.269       9.074         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_49/Y3                    td                    0.468       9.542 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.377       9.919         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_52/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.919         Logic Levels: 6  
                                                                                   Logic: 2.356ns(47.462%), Route: 2.608ns(52.538%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_1      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.233                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.291       5.246 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.121       5.367         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.478       5.845 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.406       6.251         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.210       6.461 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.417       6.878         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.487       7.365 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.614       7.979         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.210       8.189 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.458       8.647         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_56/Y1                    td                    0.466       9.113 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=20)       0.698       9.811         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_60/CE                                                            f       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.811         Logic Levels: 5  
                                                                                   Logic: 2.142ns(44.110%), Route: 2.714ns(55.890%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_1      
 CLMA_282_60/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.341                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4
=======
Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/L4
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_1      
 CLMA_250_57/CLK                                                           r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_250_57/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       4.922         ms72xx_ctl/iic_dri_tx/twr_cnt [3]
 CLMA_250_57/D4                                                            f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.652       4.734         ntclkbufg_2      
 CLMA_302_280/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_302_280/Q1                   tco                   0.224       4.958 f       ms72xx_ctl/iic_dri_tx/fre_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.089       5.047         ms72xx_ctl/iic_dri_tx/fre_cnt [2]
 CLMA_302_280/C4                                                           f       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.047         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMA_250_57/CLK                                                           r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.708       5.078         ntclkbufg_2      
 CLMA_302_280/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.734                          
 clock uncertainty                                       0.000       4.734                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Hold time                                              -0.034       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  4.579                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_1      
 CLMS_242_53/CLK                                                           r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK

 CLMS_242_53/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.089       4.923         ms72xx_ctl/iic_dri_tx/trans_byte [2]
 CLMS_242_53/D4                                                            f       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_242_53/CLK                                                           r       ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_1      
 CLMS_254_49/CLK                                                           r       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_254_49/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.090       4.924         ms72xx_ctl/iic_dri_tx/fre_cnt [0]
 CLMS_254_49/D4                                                            f       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.061%), Route: 0.090ns(28.939%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_254_49/CLK                                                           r       ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
=======
 Data required time                                                  4.700                          
 Data arrival time                                                   5.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.404       5.649         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.487       6.136 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.398       6.534         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.288       6.822 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.455       7.277         coms1_reg_config/N8
                                   td                    0.474       7.751 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.751         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.058       7.809 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.809         coms1_reg_config/_N5498
                                   td                    0.058       7.867 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.867         coms1_reg_config/_N5500
 CLMS_134_29/COUT                  td                    0.058       7.925 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.925         coms1_reg_config/_N5502
 CLMS_134_33/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.925         Logic Levels: 4  
                                                                                   Logic: 1.711ns(57.648%), Route: 1.257ns(42.352%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_21/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.554       5.799         coms1_reg_config/clock_20k_cnt [0]
 CLMA_298_12/Y1                    td                    0.460       6.259 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.307       6.566         coms1_reg_config/_N775
 CLMA_298_20/Y0                    td                    0.341       6.907 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.542       7.449         coms1_reg_config/N8
                                   td                    0.474       7.923 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.923         coms1_reg_config/_N5512
 CLMS_294_13/COUT                  td                    0.058       7.981 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.981         coms1_reg_config/_N5514
                                   td                    0.058       8.039 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.039         coms1_reg_config/_N5516
 CLMS_294_17/COUT                  td                    0.058       8.097 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.097         coms1_reg_config/_N5518
 CLMS_294_21/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.097         Logic Levels: 4  
                                                                                   Logic: 1.737ns(55.318%), Route: 1.403ns(44.682%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.342      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.170      44.637                          

 Data required time                                                 44.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.637                          
<<<<<<< HEAD
 Data arrival time                                                   7.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.712                          
=======
 Data arrival time                                                   8.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.540                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.404       5.649         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.487       6.136 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.398       6.534         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.288       6.822 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.455       7.277         coms1_reg_config/N8
                                   td                    0.474       7.751 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.751         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.058       7.809 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.809         coms1_reg_config/_N5498
                                   td                    0.058       7.867 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.867         coms1_reg_config/_N5500
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.867         Logic Levels: 3  
                                                                                   Logic: 1.653ns(56.804%), Route: 1.257ns(43.196%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_21/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.554       5.799         coms1_reg_config/clock_20k_cnt [0]
 CLMA_298_12/Y1                    td                    0.460       6.259 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.307       6.566         coms1_reg_config/_N775
 CLMA_298_20/Y0                    td                    0.341       6.907 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.542       7.449         coms1_reg_config/N8
                                   td                    0.474       7.923 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.923         coms1_reg_config/_N5512
 CLMS_294_13/COUT                  td                    0.058       7.981 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.981         coms1_reg_config/_N5514
                                   td                    0.058       8.039 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.039         coms1_reg_config/_N5516
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.039         Logic Levels: 3  
                                                                                   Logic: 1.679ns(54.478%), Route: 1.403ns(45.522%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMS_294_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.167      44.611                          

 Data required time                                                 44.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.611                          
<<<<<<< HEAD
 Data arrival time                                                   7.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.744                          
=======
 Data arrival time                                                   8.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.572                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.404       5.649         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.487       6.136 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.398       6.534         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.288       6.822 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.455       7.277         coms1_reg_config/N8
                                   td                    0.474       7.751 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.751         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.058       7.809 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.809         coms1_reg_config/_N5498
 CLMS_134_29/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.809         Logic Levels: 3  
                                                                                   Logic: 1.595ns(55.926%), Route: 1.257ns(44.074%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_21/Q3                    tco                   0.288       5.245 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.554       5.799         coms1_reg_config/clock_20k_cnt [0]
 CLMA_298_12/Y1                    td                    0.460       6.259 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.307       6.566         coms1_reg_config/_N775
 CLMA_298_20/Y0                    td                    0.341       6.907 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.542       7.449         coms1_reg_config/N8
                                   td                    0.474       7.923 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.923         coms1_reg_config/_N5512
 CLMS_294_13/COUT                  td                    0.058       7.981 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.981         coms1_reg_config/_N5514
 CLMS_294_17/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.981         Logic Levels: 3  
                                                                                   Logic: 1.621ns(53.604%), Route: 1.403ns(46.396%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000      43.084 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.615         ntclkbufg_9      
 CLMS_294_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.313      44.928                          
 clock uncertainty                                      -0.150      44.778                          

 Setup time                                             -0.170      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
<<<<<<< HEAD
 Data arrival time                                                   7.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.799                          
=======
 Data arrival time                                                   7.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.627                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.221       4.836 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.923         coms1_reg_config/clock_20k_cnt [0]
 CLMS_134_33/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_21/Q3                    tco                   0.221       4.836 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       4.922         coms1_reg_config/clock_20k_cnt [0]
 CLMS_294_21/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.034       4.581                          

 Data required time                                                  4.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.581                          
<<<<<<< HEAD
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
=======
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_134_29/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMS_134_29/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMS_294_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_294_17/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [5]
 CLMS_294_17/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_294_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_134_33/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMS_134_33/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.084 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.615         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_294_21/Q0                    tco                   0.222       4.837 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.922         coms1_reg_config/clock_20k_cnt [9]
 CLMS_294_21/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000       3.372 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.957         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.121       4.494                          

 Data required time                                                  4.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.494                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
=======
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.289       6.724 r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.996       7.720         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.196       7.916 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.788       8.704         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.147       8.851 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.851         ntR91            
 CLMA_58_141/RSCO                  td                    0.147       8.998 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.998         ntR90            
 CLMA_58_145/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                   8.998         Logic Levels: 3  
                                                                                   Logic: 0.779ns(30.394%), Route: 1.784ns(69.606%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMS_146_129/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_146_129/Q1                   tco                   0.289       6.724 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.625       8.349         hdmi_vs          
 CLMS_94_197/Y1                    td                    0.197       8.546 f       u_CORES/u_debug_core_0/TRIG2_ff[0][95]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.871      10.417         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_46_284/RS                                                            f       fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.417         Logic Levels: 1  
                                                                                   Logic: 0.486ns(12.205%), Route: 3.496ns(87.795%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Setup time                                             -0.394      12.471                          

 Data required time                                                 12.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.471                          
 Data arrival time                                                   8.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.473                          
=======
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 CLMA_46_284/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Setup time                                             -0.394      12.592                          

 Data required time                                                 12.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.592                          
 Data arrival time                                                  10.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.175                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMS_146_129/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_146_129/Q1                   tco                   0.289       6.724 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.625       8.349         hdmi_vs          
 CLMS_94_197/Y1                    td                    0.197       8.546 f       u_CORES/u_debug_core_0/TRIG2_ff[0][95]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.362       9.908         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_252/RSCO                  td                    0.147      10.055 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.055         ntR162           
 CLMA_58_256/RSCO                  td                    0.147      10.202 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.202         ntR161           
 CLMA_58_260/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                  10.202         Logic Levels: 3  
                                                                                   Logic: 0.780ns(20.706%), Route: 2.987ns(79.294%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 CLMA_58_260/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Setup time                                             -0.394      12.592                          

 Data required time                                                 12.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.592                          
 Data arrival time                                                  10.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.390                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
=======
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.289       6.724 r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.996       7.720         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.196       7.916 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.788       8.704         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.147       8.851 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.851         ntR91            
 CLMA_58_141/RSCO                  td                    0.147       8.998 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.998         ntR90            
 CLMA_58_145/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                   8.998         Logic Levels: 3  
                                                                                   Logic: 0.779ns(30.394%), Route: 1.784ns(69.606%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMS_146_129/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_146_129/Q1                   tco                   0.289       6.724 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.625       8.349         hdmi_vs          
 CLMS_94_197/Y1                    td                    0.197       8.546 f       u_CORES/u_debug_core_0/TRIG2_ff[0][95]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.362       9.908         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_252/RSCO                  td                    0.147      10.055 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.055         ntR162           
 CLMA_58_256/RSCO                  td                    0.147      10.202 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.202         ntR161           
 CLMA_58_260/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                  10.202         Logic Levels: 3  
                                                                                   Logic: 0.780ns(20.706%), Route: 2.987ns(79.294%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Setup time                                             -0.394      12.471                          

 Data required time                                                 12.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.471                          
 Data arrival time                                                   8.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.473                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.289       6.724 r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.996       7.720         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.196       7.916 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.788       8.704         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.147       8.851 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.851         ntR91            
 CLMA_58_141/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS

 Data arrival time                                                   8.851         Logic Levels: 2  
                                                                                   Logic: 0.632ns(26.159%), Route: 1.784ns(73.841%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 CLMA_58_141/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Setup time                                             -0.394      12.471                          

 Data required time                                                 12.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.471                          
 Data arrival time                                                   8.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.620                          
=======
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 CLMA_58_260/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Setup time                                             -0.394      12.592                          

 Data required time                                                 12.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.592                          
 Data arrival time                                                  10.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.390                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_102_132/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK

 CLMA_102_132/Q0                   tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       6.260         fram_buf/wr_buf/wr_cell2/wr_enable
 CLMA_102_132/A0                                                           f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.260         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK

 CLMA_110_200/Q0                   tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       6.261         fram_buf/wr_buf/wr_cell2/wr_enable
 CLMA_110_200/A0                                                           f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_102_132/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.094       6.057                          

 Data required time                                                  6.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.057                          
<<<<<<< HEAD
 Data arrival time                                                   6.260                          
=======
 Data arrival time                                                   6.261                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell2/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]
=======
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_data[4]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_58_137/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_58_137/Q1                    tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/wr_addr[2]/opit_0_A2Q21/Q1
                                   net (fanout=17)       0.351       6.526         fram_buf/wr_buf/wr_cell2/wr_addr [2]
 DRM_54_128/ADA0[3]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]

 Data arrival time                                                   6.526         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.957%), Route: 0.351ns(61.043%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
 CLMA_90_200/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[4]/opit_0/CLK

 CLMA_90_200/Q0                    tco                   0.222       6.173 f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[4]/opit_0/Q
                                   net (fanout=1)        0.376       6.549         fram_buf/wr_buf/wr_cell2/write_data [4]
 DRM_82_192/DA0[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   6.549         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.124%), Route: 0.376ns(62.876%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 DRM_54_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Hold time                                               0.113       6.300                          

 Data required time                                                  6.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.300                          
 Data arrival time                                                   6.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Hold time                                               0.156       6.343                          

 Data required time                                                  6.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.343                          
 Data arrival time                                                   6.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484
=======
Startpoint  : hdmi_in/data_out[7]/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[4]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMS_146_109/CLK                                                          r       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_146_109/Q0                   tco                   0.222       6.173 f       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.084       6.257         hdmi_in/h_cnt [5]
 CLMS_146_109/A1                                                           f       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.257         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
 CLMA_90_197/CLK                                                           r       hdmi_in/data_out[7]/opit_0_inv/CLK

 CLMA_90_197/Q0                    tco                   0.226       6.177 r       hdmi_in/data_out[7]/opit_0_inv/Q
                                   net (fanout=2)        0.216       6.393         hdmi_rgb[7]      
 CLMA_90_201/M0                                                            r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[4]/opit_0/D

 Data arrival time                                                   6.393         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.131%), Route: 0.216ns(48.869%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMS_146_109/CLK                                                          r       hdmi_in/h_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.121       6.030                          

 Data required time                                                  6.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.030                          
 Data arrival time                                                   6.257                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_90_201/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[4]/opit_0/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.014       6.166                          

 Data required time                                                  6.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.166                          
 Data arrival time                                                   6.393                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278
=======
Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.019
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.301
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
=======
 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.748 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.585       5.333         ntclkbufg_1      
 CLMA_250_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_9/Q0                     tco                   0.287       5.620 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.187       6.807         u_CORES/u_jtag_hub/data_ctrl
 CLMA_210_53/A2                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.807         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.471%), Route: 1.187ns(80.529%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467      28.467         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.467 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.552      30.019         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.320                          
 clock uncertainty                                      -0.050      30.270                          

 Setup time                                             -0.370      29.900                          

 Data required time                                                 29.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.900                          
 Data arrival time                                                   6.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.019
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.748 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.585       5.333         ntclkbufg_1      
 CLMA_250_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_9/Q0                     tco                   0.287       5.620 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.187       6.807         u_CORES/u_jtag_hub/data_ctrl
 CLMA_210_53/B3                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.807         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.471%), Route: 1.187ns(80.529%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467      28.467         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.467 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.552      30.019         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.320                          
 clock uncertainty                                      -0.050      30.270                          

 Setup time                                             -0.346      29.924                          

 Data required time                                                 29.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.924                          
 Data arrival time                                                   6.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.019
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.748 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.585       5.333         ntclkbufg_1      
 CLMA_250_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_9/Q0                     tco                   0.287       5.620 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.259       6.879         u_CORES/u_jtag_hub/data_ctrl
 CLMA_210_53/D0                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.879         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.564%), Route: 1.259ns(81.436%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467      28.467         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      28.467 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.552      30.019         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.320                          
 clock uncertainty                                      -0.050      30.270                          

 Setup time                                             -0.166      30.104                          

 Data required time                                                 30.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.104                          
 Data arrival time                                                   6.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[478]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[477]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309       3.309         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.309 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.531       4.840         ntclkbufg_1      
 CLMS_242_153/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[478]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_153/Q0                   tco                   0.222       5.062 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[478]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.148         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [478]
 CLMA_242_152/B4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[477]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.748 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.585       5.333         ntclkbufg_1      
 CLMA_242_152/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[477]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.869                          
 clock uncertainty                                       0.000       4.869                          

 Hold time                                              -0.035       4.834                          

 Data required time                                                  4.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.834                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[564]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[563]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309       3.309         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.309 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.531       4.840         ntclkbufg_1      
 CLMA_266_244/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[564]/opit_0_inv_L5Q_perm/CLK

 CLMA_266_244/Q0                   tco                   0.222       5.062 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[564]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.148         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [564]
 CLMS_266_245/B4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[563]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.748 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.585       5.333         ntclkbufg_1      
 CLMS_266_245/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[563]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.869                          
 clock uncertainty                                       0.000       4.869                          

 Hold time                                              -0.035       4.834                          

 Data required time                                                  4.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.834                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[374]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[373]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  4.840
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309       3.309         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.309 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.531       4.840         ntclkbufg_1      
 CLMA_254_196/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[374]/opit_0_inv_L5Q_perm/CLK

 CLMA_254_196/Q0                   tco                   0.222       5.062 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[374]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.148         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg_buf [374]
 CLMS_254_197/B4                                                           f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[373]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.748 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.585       5.333         ntclkbufg_1      
 CLMS_254_197/CLK                                                          r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[373]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.869                          
 clock uncertainty                                       0.000       4.869                          

 Hold time                                              -0.035       4.834                          

 Data required time                                                  4.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.834                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/Cin
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.915  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.840
  Launch Clock Delay      :  1.925
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.925      26.925         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_210_52/Y0                    tco                   0.375      27.300 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.829      28.129         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_57/Y2                    td                    0.322      28.451 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=2)        0.408      28.859         u_CORES/u_debug_core_0/_N20657
 CLMA_194_60/Y1                    td                    0.197      29.056 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=14)       1.374      30.430         u_CORES/u_debug_core_0/_N20692
 CLMA_194_160/Y0                   td                    0.294      30.724 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop/Z
                                   net (fanout=3)        1.479      32.203         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_154_224/Y3                   td                    0.210      32.413 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1527/gateop_perm/Z
                                   net (fanout=10)       0.724      33.137         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1527
                                   td                    0.477      33.614 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.614         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/_N46
 CLMA_154_225/COUT                 td                    0.058      33.672 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.672         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/_N48
 CLMA_154_229/CIN                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  33.672         Logic Levels: 5  
                                                                                   Logic: 1.933ns(28.650%), Route: 4.814ns(71.350%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309      53.309         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.309 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.531      54.840         ntclkbufg_1      
 CLMA_154_229/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      54.840                          
 clock uncertainty                                      -0.050      54.790                          

 Setup time                                             -0.170      54.620                          

 Data required time                                                 54.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.620                          
 Data arrival time                                                  33.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.915  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.840
  Launch Clock Delay      :  1.925
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.925      26.925         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_210_52/Y0                    tco                   0.375      27.300 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.829      28.129         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_57/Y2                    td                    0.322      28.451 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=2)        0.408      28.859         u_CORES/u_debug_core_0/_N20657
 CLMA_194_60/Y1                    td                    0.197      29.056 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=14)       1.374      30.430         u_CORES/u_debug_core_0/_N20692
 CLMA_194_160/Y0                   td                    0.294      30.724 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop/Z
                                   net (fanout=3)        1.458      32.182         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_158_224/Y0                   td                    0.285      32.467 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.271      32.738         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_154_221/CECO                 td                    0.184      32.922 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      32.922         ntR2826          
 CLMA_154_225/CECO                 td                    0.184      33.106 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.106         ntR2825          
 CLMA_154_229/CECI                                                         r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.106         Logic Levels: 6  
                                                                                   Logic: 1.841ns(29.785%), Route: 4.340ns(70.215%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309      53.309         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.309 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.531      54.840         ntclkbufg_1      
 CLMA_154_229/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.840                          
 clock uncertainty                                      -0.050      54.790                          

 Setup time                                             -0.729      54.061                          

 Data required time                                                 54.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.061                          
 Data arrival time                                                  33.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.915  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.840
  Launch Clock Delay      :  1.925
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.925      26.925         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_210_52/Y0                    tco                   0.375      27.300 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.829      28.129         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_57/Y2                    td                    0.322      28.451 r       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=2)        0.408      28.859         u_CORES/u_debug_core_0/_N20657
 CLMA_194_60/Y1                    td                    0.197      29.056 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=14)       1.374      30.430         u_CORES/u_debug_core_0/_N20692
 CLMA_194_160/Y0                   td                    0.294      30.724 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop/Z
                                   net (fanout=3)        1.458      32.182         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_158_224/Y0                   td                    0.285      32.467 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.271      32.738         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_154_221/CECO                 td                    0.184      32.922 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      32.922         ntR2826          
 CLMA_154_225/CECO                 td                    0.184      33.106 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.106         ntR2825          
 CLMA_154_229/CECI                                                         r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  33.106         Logic Levels: 6  
                                                                                   Logic: 1.841ns(29.785%), Route: 4.340ns(70.215%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.309      53.309         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      53.309 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.531      54.840         ntclkbufg_1      
 CLMA_154_229/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      54.840                          
 clock uncertainty                                      -0.050      54.790                          

 Setup time                                             -0.729      54.061                          

 Data required time                                                 54.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.061                          
 Data arrival time                                                  33.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  1.621
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.621      26.621         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_210_52/Q0                    tco                   0.222      26.843 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.399      27.242         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_210_68/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.242         Logic Levels: 0  
                                                                                   Logic: 0.222ns(35.749%), Route: 0.399ns(64.251%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.748 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.585       5.333         ntclkbufg_1      
 CLMA_210_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.333                          
 clock uncertainty                                       0.050       5.383                          

 Hold time                                              -0.024       5.359                          

 Data required time                                                  5.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.359                          
 Data arrival time                                                  27.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  1.621
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.621      26.621         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_210_52/Q2                    tco                   0.224      26.845 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.402      27.247         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_210_68/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.247         Logic Levels: 0  
                                                                                   Logic: 0.224ns(35.783%), Route: 0.402ns(64.217%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.748 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.585       5.333         ntclkbufg_1      
 CLMA_210_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.333                          
 clock uncertainty                                       0.050       5.383                          

 Hold time                                              -0.024       5.359                          

 Data required time                                                  5.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.359                          
 Data arrival time                                                  27.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  1.621
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.621      26.621         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_210_52/Q1                    tco                   0.224      26.845 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.489      27.334         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_210_68/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.334         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.417%), Route: 0.489ns(68.583%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.748       3.748         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       3.748 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.585       5.333         ntclkbufg_1      
 CLMA_210_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.333                          
 clock uncertainty                                       0.050       5.383                          

 Hold time                                               0.053       5.436                          

 Data required time                                                  5.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.436                          
 Data arrival time                                                  27.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  5.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.836      78.836         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.836 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.610      80.446         ntclkbufg_1      
 CLMA_214_52/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_52/Q1                    tco                   0.289      80.735 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.248      80.983         u_CORES/conf_sel [0]
 CLMA_210_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.983         Logic Levels: 0  
                                                                                   Logic: 0.289ns(53.818%), Route: 0.248ns(46.182%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.621     126.621         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.621                          
 clock uncertainty                                      -0.050     126.571                          

 Setup time                                             -0.617     125.954                          

 Data required time                                                125.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.954                          
 Data arrival time                                                  80.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.971                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  5.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.836      78.836         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.836 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.610      80.446         ntclkbufg_1      
 CLMA_214_52/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_52/Q1                    tco                   0.289      80.735 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.248      80.983         u_CORES/conf_sel [0]
 CLMA_210_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.983         Logic Levels: 0  
                                                                                   Logic: 0.289ns(53.818%), Route: 0.248ns(46.182%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.621     126.621         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.621                          
 clock uncertainty                                      -0.050     126.571                          

 Setup time                                             -0.617     125.954                          

 Data required time                                                125.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.954                          
 Data arrival time                                                  80.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.971                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.621
  Launch Clock Delay      :  5.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.836      78.836         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      78.836 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.610      80.446         ntclkbufg_1      
 CLMA_214_52/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_52/Q1                    tco                   0.289      80.735 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.248      80.983         u_CORES/conf_sel [0]
 CLMA_210_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.983         Logic Levels: 0  
                                                                                   Logic: 0.289ns(53.818%), Route: 0.248ns(46.182%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.621     126.621         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.621                          
 clock uncertainty                                      -0.050     126.571                          

 Setup time                                             -0.617     125.954                          

 Data required time                                                125.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.954                          
 Data arrival time                                                  80.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        44.971                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.916  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.103
  Launch Clock Delay      :  5.019
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467     128.467         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.467 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.552     130.019         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_53/Q0                    tco                   0.222     130.241 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.228     130.469         u_CORES/id_o [1] 
 CLMA_210_56/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 130.469         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.333%), Route: 0.228ns(50.667%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.103     127.103         u_CORES/capt_o   
 CLMA_210_56/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.103                          
 clock uncertainty                                       0.050     127.153                          

 Hold time                                              -0.024     127.129                          

 Data required time                                                127.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.129                          
 Data arrival time                                                 130.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.916  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.103
  Launch Clock Delay      :  5.019
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467     128.467         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.467 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.552     130.019         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_53/Q3                    tco                   0.221     130.240 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.229     130.469         u_CORES/id_o [3] 
 CLMA_210_56/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 130.469         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.111%), Route: 0.229ns(50.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.103     127.103         u_CORES/capt_o   
 CLMA_210_56/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.103                          
 clock uncertainty                                       0.050     127.153                          

 Hold time                                              -0.024     127.129                          

 Data required time                                                127.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.129                          
 Data arrival time                                                 130.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.916  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.103
  Launch Clock Delay      :  5.019
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.467     128.467         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     128.467 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     1.552     130.019         ntclkbufg_1      
 CLMA_214_52/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_52/Q0                    tco                   0.222     130.241 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.318     130.559         u_CORES/id_o [0] 
 CLMA_210_56/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.559         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.111%), Route: 0.318ns(58.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.103     127.103         u_CORES/capt_o   
 CLMA_210_56/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.103                          
 clock uncertainty                                       0.050     127.153                          

 Hold time                                               0.053     127.206                          

 Data required time                                                127.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.206                          
 Data arrival time                                                 130.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      3.850       9.566         u_DDR3_50H/ddr_rstn
 CLMA_42_200/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   9.566         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.982%), Route: 3.850ns(93.018%)
=======
 CLMA_254_48/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_254_48/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=887)      3.934       9.650         u_DDR3_50H/ddr_rstn
 CLMA_42_144/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   9.650         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.843%), Route: 3.934ns(93.157%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_42_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
=======
 CLMA_42_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
<<<<<<< HEAD
 Data arrival time                                                   9.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.140                          
=======
 Data arrival time                                                   9.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.056                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_254_48/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_254_48/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=887)      3.934       9.650         u_DDR3_50H/ddr_rstn
 CLMA_42_144/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.650         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.843%), Route: 3.934ns(93.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_42_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_254_48/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_254_48/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=887)      3.934       9.650         u_DDR3_50H/ddr_rstn
 CLMA_42_144/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.650         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.843%), Route: 3.934ns(93.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_42_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_58_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_184/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.473       5.790         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_180/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.790         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.942%), Route: 0.473ns(68.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_58_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                           -0.220       4.904                          

 Data required time                                                  4.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.904                          
 Data arrival time                                                   5.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.886                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_58_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_184/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.601       5.918         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_42_181/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.918         Logic Levels: 0  
                                                                                   Logic: 0.222ns(26.974%), Route: 0.601ns(73.026%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      2.506       8.224         u_DDR3_50H/ddr_rstn
 CLMA_66_136/RSCO                  td                    0.147       8.371 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.371         ntR203           
 CLMA_66_140/RSCO                  td                    0.147       8.518 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.518         ntR202           
 CLMA_66_144/RSCO                  td                    0.147       8.665 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.665         ntR201           
 CLMA_66_148/RSCO                  td                    0.147       8.812 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.812         ntR200           
 CLMA_66_152/RSCO                  td                    0.147       8.959 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.959         ntR199           
 CLMA_66_156/RSCO                  td                    0.147       9.106 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.106         ntR198           
 CLMA_66_160/RSCO                  td                    0.147       9.253 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.253         ntR197           
 CLMA_66_164/RSCO                  td                    0.147       9.400 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.400         ntR196           
 CLMA_66_168/RSCO                  td                    0.147       9.547 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.547         ntR195           
 CLMA_66_172/RSCO                  td                    0.147       9.694 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.694         ntR194           
 CLMA_66_176/RSCO                  td                    0.147       9.841 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.841         ntR193           
 CLMA_66_180/RSCO                  td                    0.147       9.988 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.988         ntR192           
 CLMA_66_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.988         Logic Levels: 12 
                                                                                   Logic: 2.055ns(45.056%), Route: 2.506ns(54.944%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.323                          
 Data arrival time                                                   9.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.291       5.718 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      2.506       8.224         u_DDR3_50H/ddr_rstn
 CLMA_66_136/RSCO                  td                    0.147       8.371 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.371         ntR203           
 CLMA_66_140/RSCO                  td                    0.147       8.518 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.518         ntR202           
 CLMA_66_144/RSCO                  td                    0.147       8.665 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.665         ntR201           
 CLMA_66_148/RSCO                  td                    0.147       8.812 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.812         ntR200           
 CLMA_66_152/RSCO                  td                    0.147       8.959 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.959         ntR199           
 CLMA_66_156/RSCO                  td                    0.147       9.106 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.106         ntR198           
 CLMA_66_160/RSCO                  td                    0.147       9.253 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.253         ntR197           
 CLMA_66_164/RSCO                  td                    0.147       9.400 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.400         ntR196           
 CLMA_66_168/RSCO                  td                    0.147       9.547 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.547         ntR195           
 CLMA_66_172/RSCO                  td                    0.147       9.694 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.694         ntR194           
 CLMA_66_176/RSCO                  td                    0.147       9.841 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.841         ntR193           
 CLMA_66_180/RSCO                  td                    0.147       9.988 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.988         ntR192           
 CLMA_66_184/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS

 Data arrival time                                                   9.988         Logic Levels: 12 
                                                                                   Logic: 2.055ns(45.056%), Route: 2.506ns(54.944%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.323                          
 Data arrival time                                                   9.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.335                          
=======
 CLMS_42_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.007                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.309       5.628         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.105       5.733 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.733         ntR366           
 CLMS_66_185/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.567%), Route: 0.309ns(48.433%)
=======
 CLMA_58_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_184/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.758       6.075         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_30_185/RSCO                  td                    0.105       6.180 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.180         ntR2498          
 CLMA_30_193/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.180         Logic Levels: 1  
                                                                                   Logic: 0.327ns(30.138%), Route: 0.758ns(69.862%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.309       5.628         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.105       5.733 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.733         ntR366           
 CLMS_66_185/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.567%), Route: 0.309ns(48.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.309       5.628         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.105       5.733 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.733         ntR366           
 CLMS_66_185/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.733         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.567%), Route: 0.309ns(48.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
=======
 CLMA_30_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   6.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.049                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.444
=======
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][273]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_30_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q/CLK

 CLMA_30_216/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=10)       2.761      14.002         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
 RCKB_7_71/CLK_OUT                 td                    0.000      14.002 f       BUFROUTE_0/CLKOUT
                                   net (fanout=1)        0.598      14.600         ntR2033          
 DQSL_6_28/RST_TRAINING_N                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  14.600         Logic Levels: 1  
                                                                                   Logic: 0.287ns(7.872%), Route: 3.359ns(92.128%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_126_109/Q1                   tco                   0.291      11.245 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4413)     2.626      13.871         u_CORES/u_debug_core_0/resetn
 CLMS_270_221/RSCO                 td                    0.147      14.018 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[589]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.018         ntR614           
 CLMS_270_225/RSCO                 td                    0.147      14.165 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.165         ntR613           
 CLMS_270_229/RSCO                 td                    0.147      14.312 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[654]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.312         ntR612           
 CLMS_270_233/RSCO                 td                    0.147      14.459 f       u_CORES/u_debug_core_0/TRIG1_ff[0][15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.459         ntR611           
 CLMS_270_237/RSCO                 td                    0.147      14.606 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[702]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.606         ntR610           
 CLMS_270_241/RSCO                 td                    0.147      14.753 f       u_CORES/u_debug_core_0/TRIG1_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.753         ntR609           
 CLMS_270_245/RSCO                 td                    0.147      14.900 f       u_CORES/u_debug_core_0/TRIG1_ff[0][66]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.900         ntR608           
 CLMS_270_249/RSCO                 td                    0.147      15.047 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[753]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.047         ntR607           
 CLMS_270_253/RSCO                 td                    0.147      15.194 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[754]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.194         ntR606           
 CLMS_270_257/RSCO                 td                    0.147      15.341 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[750]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.341         ntR605           
 CLMS_270_261/RSCO                 td                    0.147      15.488 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[620]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.488         ntR604           
 CLMS_270_265/RSCO                 td                    0.147      15.635 f       u_CORES/u_debug_core_0/TRIG1_ff[0][4]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.635         ntR603           
 CLMS_270_269/RSCO                 td                    0.147      15.782 f       u_CORES/u_debug_core_0/TRIG1_ff[0][46]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.782         ntR602           
 CLMS_270_273/RSCO                 td                    0.147      15.929 f       u_CORES/u_debug_core_0/data_pipe[2][276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.929         ntR601           
 CLMS_270_277/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][273]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.929         Logic Levels: 14 
                                                                                   Logic: 2.349ns(47.216%), Route: 2.626ns(52.784%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.589      20.444         ntclkbufg_0      
 DQSL_6_28/CLK_REGIONAL                                                    r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.514      20.958                          
 clock uncertainty                                      -0.350      20.608                          

 Recovery time                                          -0.121      20.487                          

 Data required time                                                 20.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.487                          
 Data arrival time                                                  14.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.887                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.652      20.507         ntclkbufg_0      
 CLMS_270_277/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][273]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  15.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.742                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
=======
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][273]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.958      13.203         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.147      13.350 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.350         ntR493           
 CLMA_30_117/RSCO                  td                    0.147      13.497 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.497         ntR492           
 CLMA_30_121/RSCO                  td                    0.147      13.644 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.644         ntR491           
 CLMA_30_125/RSCO                  td                    0.147      13.791 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      13.791         ntR490           
 CLMA_30_129/RSCO                  td                    0.147      13.938 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.938         ntR489           
 CLMA_30_133/RSCO                  td                    0.147      14.085 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.085         ntR488           
 CLMA_30_137/RSCO                  td                    0.147      14.232 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.232         ntR487           
 CLMA_30_141/RSCO                  td                    0.147      14.379 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.379         ntR486           
 CLMA_30_145/RSCO                  td                    0.147      14.526 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.526         ntR485           
 CLMA_30_149/RSCO                  td                    0.147      14.673 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.673         ntR484           
 CLMA_30_153/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.673         Logic Levels: 10 
                                                                                   Logic: 1.761ns(47.351%), Route: 1.958ns(52.649%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_126_109/Q1                   tco                   0.291      11.245 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4413)     2.626      13.871         u_CORES/u_debug_core_0/resetn
 CLMS_270_221/RSCO                 td                    0.147      14.018 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[589]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.018         ntR614           
 CLMS_270_225/RSCO                 td                    0.147      14.165 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.165         ntR613           
 CLMS_270_229/RSCO                 td                    0.147      14.312 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[654]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.312         ntR612           
 CLMS_270_233/RSCO                 td                    0.147      14.459 f       u_CORES/u_debug_core_0/TRIG1_ff[0][15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.459         ntR611           
 CLMS_270_237/RSCO                 td                    0.147      14.606 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[702]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.606         ntR610           
 CLMS_270_241/RSCO                 td                    0.147      14.753 f       u_CORES/u_debug_core_0/TRIG1_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.753         ntR609           
 CLMS_270_245/RSCO                 td                    0.147      14.900 f       u_CORES/u_debug_core_0/TRIG1_ff[0][66]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.900         ntR608           
 CLMS_270_249/RSCO                 td                    0.147      15.047 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[753]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.047         ntR607           
 CLMS_270_253/RSCO                 td                    0.147      15.194 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[754]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.194         ntR606           
 CLMS_270_257/RSCO                 td                    0.147      15.341 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[750]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.341         ntR605           
 CLMS_270_261/RSCO                 td                    0.147      15.488 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[620]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.488         ntR604           
 CLMS_270_265/RSCO                 td                    0.147      15.635 f       u_CORES/u_debug_core_0/TRIG1_ff[0][4]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.635         ntR603           
 CLMS_270_269/RSCO                 td                    0.147      15.782 f       u_CORES/u_debug_core_0/TRIG1_ff[0][46]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.782         ntR602           
 CLMS_270_273/RSCO                 td                    0.147      15.929 f       u_CORES/u_debug_core_0/data_pipe[2][276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.929         ntR601           
 CLMS_270_277/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][273]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.929         Logic Levels: 14 
                                                                                   Logic: 2.349ns(47.216%), Route: 2.626ns(52.784%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  14.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.895                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.652      20.507         ntclkbufg_0      
 CLMS_270_277/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][273]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  15.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.742                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
=======
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][273]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.958      13.203         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.147      13.350 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.350         ntR493           
 CLMA_30_117/RSCO                  td                    0.147      13.497 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.497         ntR492           
 CLMA_30_121/RSCO                  td                    0.147      13.644 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.644         ntR491           
 CLMA_30_125/RSCO                  td                    0.147      13.791 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      13.791         ntR490           
 CLMA_30_129/RSCO                  td                    0.147      13.938 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.938         ntR489           
 CLMA_30_133/RSCO                  td                    0.147      14.085 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.085         ntR488           
 CLMA_30_137/RSCO                  td                    0.147      14.232 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.232         ntR487           
 CLMA_30_141/RSCO                  td                    0.147      14.379 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.379         ntR486           
 CLMA_30_145/RSCO                  td                    0.147      14.526 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.526         ntR485           
 CLMA_30_149/RSCO                  td                    0.147      14.673 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.673         ntR484           
 CLMA_30_153/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.673         Logic Levels: 10 
                                                                                   Logic: 1.761ns(47.351%), Route: 1.958ns(52.649%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_126_109/Q1                   tco                   0.291      11.245 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4413)     2.626      13.871         u_CORES/u_debug_core_0/resetn
 CLMS_270_221/RSCO                 td                    0.147      14.018 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[589]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.018         ntR614           
 CLMS_270_225/RSCO                 td                    0.147      14.165 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.165         ntR613           
 CLMS_270_229/RSCO                 td                    0.147      14.312 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[654]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.312         ntR612           
 CLMS_270_233/RSCO                 td                    0.147      14.459 f       u_CORES/u_debug_core_0/TRIG1_ff[0][15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.459         ntR611           
 CLMS_270_237/RSCO                 td                    0.147      14.606 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[702]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.606         ntR610           
 CLMS_270_241/RSCO                 td                    0.147      14.753 f       u_CORES/u_debug_core_0/TRIG1_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.753         ntR609           
 CLMS_270_245/RSCO                 td                    0.147      14.900 f       u_CORES/u_debug_core_0/TRIG1_ff[0][66]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.900         ntR608           
 CLMS_270_249/RSCO                 td                    0.147      15.047 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[753]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.047         ntR607           
 CLMS_270_253/RSCO                 td                    0.147      15.194 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[754]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.194         ntR606           
 CLMS_270_257/RSCO                 td                    0.147      15.341 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[750]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.341         ntR605           
 CLMS_270_261/RSCO                 td                    0.147      15.488 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[620]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      15.488         ntR604           
 CLMS_270_265/RSCO                 td                    0.147      15.635 f       u_CORES/u_debug_core_0/TRIG1_ff[0][4]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.635         ntR603           
 CLMS_270_269/RSCO                 td                    0.147      15.782 f       u_CORES/u_debug_core_0/TRIG1_ff[0][46]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.782         ntR602           
 CLMS_270_273/RSCO                 td                    0.147      15.929 f       u_CORES/u_debug_core_0/data_pipe[2][276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.929         ntR601           
 CLMS_270_277/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][273]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.929         Logic Levels: 14 
                                                                                   Logic: 2.349ns(47.216%), Route: 2.626ns(52.784%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      20.386         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  14.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.895                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.652      20.507         ntclkbufg_0      
 CLMS_270_277/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][273]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  15.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.742                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/RS
=======
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.323      10.931         nt_ddr_init_done 
 CLMS_114_177/RS                                                           f       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/RS

 Data arrival time                                                  10.931         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.734%), Route: 0.323ns(59.266%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.531      10.386         ntclkbufg_0      
 CLMS_162_237/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_162_237/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=188)      0.489      11.097         nt_ddr_init_done 
 DRM_178_232/RSTB[0]                                                       f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                  11.097         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.224%), Route: 0.489ns(68.776%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 DRM_178_232/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.012      10.634                          

 Data required time                                                 10.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.634                          
 Data arrival time                                                  11.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RS
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.323      10.931         nt_ddr_init_done 
 CLMS_114_177/RS                                                           f       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/RS

 Data arrival time                                                  10.931         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.734%), Route: 0.323ns(59.266%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.531      10.386         ntclkbufg_0      
 CLMS_42_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_193/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1220)     0.404      11.012         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_192/RSCO                  td                    0.105      11.117 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.117         ntR2431          
 CLMA_58_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RS

 Data arrival time                                                  11.117         Logic Levels: 1  
                                                                                   Logic: 0.327ns(44.733%), Route: 0.404ns(55.267%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/CLK
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 10.402                          
 Data arrival time                                                  10.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
=======
 Data required time                                                 10.622                          
 Data arrival time                                                  11.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[1]/opit_0_inv/RS
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.531      10.386         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.323      10.931         nt_ddr_init_done 
 CLMS_114_177/RS                                                           f       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/RS

 Data arrival time                                                  10.931         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.734%), Route: 0.323ns(59.266%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.531      10.386         ntclkbufg_0      
 CLMS_42_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_193/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1220)     0.404      11.012         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_192/RSCO                  td                    0.105      11.117 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.117         ntR2431          
 CLMA_58_196/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[1]/opit_0_inv/RS

 Data arrival time                                                  11.117         Logic Levels: 1  
                                                                                   Logic: 0.327ns(44.733%), Route: 0.404ns(55.267%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/CLK
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[1]/opit_0_inv/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 10.402                          
 Data arrival time                                                  10.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.529                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.671       8.959         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.959         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.764%), Route: 2.671ns(90.236%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      29.364         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Recovery time                                          -0.055      29.458                          

 Data required time                                                 29.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.458                          
 Data arrival time                                                   8.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.499                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.672       8.960         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.960         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.760%), Route: 2.672ns(90.240%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_4      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
 Data arrival time                                                   8.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.601                          
=======
 Data required time                                                 10.622                          
 Data arrival time                                                  11.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.484       8.772         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.772         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.422%), Route: 2.484ns(89.578%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.322       9.610         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.610         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.003%), Route: 3.322ns(91.997%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_4      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_5      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
<<<<<<< HEAD
 Data arrival time                                                   8.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.789                          
=======
 Data arrival time                                                   9.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.951                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.203       9.491         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.491         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.276%), Route: 3.203ns(91.724%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_5      
 DRM_82_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
 Data arrival time                                                   9.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.070                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399
=======
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
<<<<<<< HEAD
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.228       5.792 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.187       6.979         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.979         Logic Levels: 0  
                                                                                   Logic: 0.228ns(16.113%), Route: 1.187ns(83.887%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
=======
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 DRM_26_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.028       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.207                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.228       5.792 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.219       7.011         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_44/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.011         Logic Levels: 0  
                                                                                   Logic: 0.228ns(15.757%), Route: 1.219ns(84.243%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 DRM_142_44/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.200       5.818                          

 Removal time                                           -0.028       5.790                          

 Data required time                                                  5.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.790                          
 Data arrival time                                                   7.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.221                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.228       5.792 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.232       7.024         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.024         Logic Levels: 0  
                                                                                   Logic: 0.228ns(15.616%), Route: 1.232ns(84.384%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_4      
 DRM_82_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.028       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   7.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.252                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.289       6.288 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.974       9.262         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_54_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.262         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.857%), Route: 2.974ns(91.143%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N26             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      29.485         ntclkbufg_5      
 DRM_54_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.055      29.561                          

 Data required time                                                 29.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.561                          
 Data arrival time                                                   9.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.299                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.229       5.793 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.810       6.603         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_88/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.603         Logic Levels: 0  
                                                                                   Logic: 0.229ns(22.040%), Route: 0.810ns(77.960%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 DRM_82_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.028       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.229       5.793 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.883       6.676         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_148/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.676         Logic Levels: 0  
                                                                                   Logic: 0.229ns(20.594%), Route: 0.883ns(79.406%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 DRM_142_148/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.200       5.818                          

 Removal time                                           -0.028       5.790                          

 Data required time                                                  5.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.790                          
 Data arrival time                                                   6.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.886                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N26             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531       5.564         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.229       5.793 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.922       6.715         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.715         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.896%), Route: 0.922ns(80.104%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N26             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585       5.999         ntclkbufg_5      
 DRM_142_168/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.200       5.818                          

 Removal time                                           -0.028       5.790                          

 Data required time                                                  5.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.790                          
 Data arrival time                                                   6.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.925                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.112
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170
=======
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.472
  Launch Clock Delay      :  11.635
  Clock Pessimism Removal :  1.230
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.274      13.885         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  13.885         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.276%), Route: 2.274ns(88.724%)
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.287      11.922 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.185      15.107         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  15.107         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.266%), Route: 3.185ns(91.734%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.545      33.912         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.082                          
 clock uncertainty                                      -0.250      34.832                          

 Recovery time                                          -0.055      34.777                          

 Data required time                                                 34.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.777                          
 Data arrival time                                                  13.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.892                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.148
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.254      13.865         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  13.865         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.365%), Route: 2.254ns(88.635%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.581      33.948         ntclkbufg_3      
 DRM_82_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.118                          
 clock uncertainty                                      -0.250      34.868                          

 Recovery time                                          -0.055      34.813                          

 Data required time                                                 34.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.813                          
 Data arrival time                                                  13.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.948                          
=======
                                   net (fanout=2)        5.219      30.219         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.468 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.468         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.468 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.620         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.620 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      34.272         ntclkbufg_4      
 DRM_54_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.230      35.502                          
 clock uncertainty                                      -0.250      35.252                          

 Recovery time                                          -0.055      35.197                          

 Data required time                                                 35.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.197                          
 Data arrival time                                                  15.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.090                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.127
  Launch Clock Delay      :  11.322
  Clock Pessimism Removal :  1.170
=======
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.472
  Launch Clock Delay      :  11.635
  Clock Pessimism Removal :  1.230
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.289      11.611 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.133      13.744         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_24/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  13.744         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.932%), Route: 2.133ns(88.068%)
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.287      11.922 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       3.099      15.021         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_292/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  15.021         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.476%), Route: 3.099ns(91.524%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966      29.966         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.215 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.215         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.215 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.367         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.367 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.560      33.927         ntclkbufg_3      
 DRM_54_24/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.170      35.097                          
 clock uncertainty                                      -0.250      34.847                          

 Recovery time                                          -0.055      34.792                          

 Data required time                                                 34.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.792                          
 Data arrival time                                                  13.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.048                          
=======
                                   net (fanout=2)        5.219      30.219         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.468 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.468         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.468 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.620         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.620 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      34.272         ntclkbufg_4      
 DRM_54_292/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.230      35.502                          
 clock uncertainty                                      -0.250      35.252                          

 Recovery time                                          -0.055      35.197                          

 Data required time                                                 35.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.197                          
 Data arrival time                                                  15.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.176                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.472
  Launch Clock Delay      :  11.635
  Clock Pessimism Removal :  1.230

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.287      11.922 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.933      14.855         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_316/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.855         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.913%), Route: 2.933ns(91.087%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.219      30.219         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.468 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.468         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.468 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.620         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      32.620 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.652      34.272         ntclkbufg_4      
 DRM_142_316/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.230      35.502                          
 clock uncertainty                                      -0.250      35.252                          

 Recovery time                                          -0.055      35.197                          

 Data required time                                                 35.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.197                          
 Data arrival time                                                  14.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.342                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.170
=======
  Capture Clock Delay     :  11.635
  Launch Clock Delay      :  10.351
  Clock Pessimism Removal :  -1.230
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.229      10.327 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.741      11.068         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.068         Logic Levels: 0  
                                                                                   Logic: 0.229ns(23.608%), Route: 0.741ns(76.392%)
=======
                                   net (fanout=2)        5.219       6.419         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.668 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.668         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.668 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.820         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.820 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.351         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.222      10.573 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.695      11.268         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.268         Logic Levels: 0  
                                                                                   Logic: 0.222ns(24.209%), Route: 0.695ns(75.791%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 DRM_142_108/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.170      10.152                          
 clock uncertainty                                       0.200      10.352                          

 Removal time                                           -0.028      10.324                          

 Data required time                                                 10.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.324                          
 Data arrival time                                                  11.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.744                          
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.230      10.405                          
 clock uncertainty                                       0.200      10.605                          

 Removal time                                            0.000      10.605                          

 Data required time                                                 10.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.605                          
 Data arrival time                                                  11.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.663                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.170
=======
  Capture Clock Delay     :  11.635
  Launch Clock Delay      :  10.351
  Clock Pessimism Removal :  -1.230
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.229      10.327 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.925      11.252         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_88/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.252         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.844%), Route: 0.925ns(80.156%)
=======
                                   net (fanout=2)        5.219       6.419         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.668 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.668         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.668 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.820         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.820 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.351         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.226      10.577 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.957      11.534         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.534         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.104%), Route: 0.957ns(80.896%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 DRM_142_88/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.170      10.152                          
 clock uncertainty                                       0.200      10.352                          

 Removal time                                           -0.028      10.324                          

 Data required time                                                 10.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.324                          
 Data arrival time                                                  11.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.928                          
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.230      10.405                          
 clock uncertainty                                       0.200      10.605                          

 Removal time                                           -0.028      10.577                          

 Data required time                                                 10.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.577                          
 Data arrival time                                                  11.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.957                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  11.322
  Launch Clock Delay      :  10.098
  Clock Pessimism Removal :  -1.188
=======
  Capture Clock Delay     :  11.635
  Launch Clock Delay      :  10.351
  Clock Pessimism Removal :  -1.248
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        4.966       6.166         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.415 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.415         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.415 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.567         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.567 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.098         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.229      10.327 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.924      11.251         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.251         Logic Levels: 0  
                                                                                   Logic: 0.229ns(19.861%), Route: 0.924ns(80.139%)
=======
                                   net (fanout=2)        5.219       6.419         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.668 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.668         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.668 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.820         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       8.820 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.531      10.351         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.226      10.577 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.010      11.587         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_108/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.587         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.285%), Route: 1.010ns(81.715%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        5.747       7.198         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.546 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.546         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.546 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.737         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       9.737 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.322         ntclkbufg_3      
 DRM_142_168/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.188      10.134                          
 clock uncertainty                                       0.200      10.334                          

 Removal time                                           -0.028      10.306                          

 Data required time                                                 10.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.306                          
 Data arrival time                                                  11.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.945                          
=======
                                   net (fanout=2)        6.060       7.511         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.859 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.859         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.859 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.050         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      10.050 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.585      11.635         ntclkbufg_4      
 DRM_26_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.248      10.387                          
 clock uncertainty                                       0.200      10.587                          

 Removal time                                           -0.028      10.559                          

 Data required time                                                 10.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.559                          
 Data arrival time                                                  11.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.028                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.834       8.084         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.084         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.254%), Route: 2.834ns(90.746%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.558         ntclkbufg_2      
 DRM_54_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   8.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.572                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.765       8.015         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.015         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.463%), Route: 2.765ns(90.537%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.558         ntclkbufg_2      
 DRM_82_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   8.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.641                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.289       5.250 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.723       7.973         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_336/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.973         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.595%), Route: 2.723ns(90.405%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      13.941 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.941         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      13.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.747         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      14.847 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      15.906         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.906 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.558         ntclkbufg_2      
 DRM_82_336/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      17.848                          
 clock uncertainty                                      -0.150      17.698                          

 Recovery time                                          -0.042      17.656                          

 Data required time                                                 17.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.656                          
 Data arrival time                                                   7.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.683                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.287       5.248 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.388       7.636         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_278_316/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.636         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.729%), Route: 2.388ns(89.271%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.192 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.192         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.240 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.998         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      15.098 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      16.157         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.157 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.809         ntclkbufg_3      
 DRM_278_316/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      18.099                          
 clock uncertainty                                      -0.150      17.949                          

 Recovery time                                          -0.042      17.907                          

 Data required time                                                 17.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.907                          
 Data arrival time                                                   7.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.271                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.287       5.248 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.323       7.571         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_356/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.571         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.996%), Route: 2.323ns(89.004%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.192 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.192         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.240 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.998         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      15.098 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      16.157         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.157 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.809         ntclkbufg_3      
 DRM_234_356/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      18.099                          
 clock uncertainty                                      -0.150      17.949                          

 Recovery time                                          -0.042      17.907                          

 Data required time                                                 17.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.907                          
 Data arrival time                                                   7.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.336                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.287       5.248 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       2.314       7.562         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_278_336/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.562         Logic Levels: 0  
                                                                                   Logic: 0.287ns(11.034%), Route: 2.314ns(88.966%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      14.192 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.192         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      14.240 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      14.998         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100      15.098 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      16.157         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      16.157 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.652      17.809         ntclkbufg_3      
 DRM_278_336/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.290      18.099                          
 clock uncertainty                                      -0.150      17.949                          

 Recovery time                                          -0.042      17.907                          

 Data required time                                                 17.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.907                          
 Data arrival time                                                   7.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.345                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
=======
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.804       5.643         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_192/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.643         Logic Levels: 0  
                                                                                   Logic: 0.222ns(21.637%), Route: 0.804ns(78.363%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_3      
 DRM_178_192/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.978                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.222       4.839 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.953       5.792         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.792         Logic Levels: 0  
                                                                                   Logic: 0.222ns(18.894%), Route: 0.953ns(81.106%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_3      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                            0.012       4.665                          

 Data required time                                                  4.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.665                          
 Data arrival time                                                   5.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.127                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.976       5.817         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.817         Logic Levels: 0  
                                                                                   Logic: 0.224ns(18.667%), Route: 0.976ns(81.333%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.012       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   5.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.134                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.224       4.841 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.977       5.818         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_192/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.818         Logic Levels: 0  
                                                                                   Logic: 0.224ns(18.651%), Route: 0.977ns(81.349%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.226       4.843 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.040       5.883         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_252/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.883         Logic Levels: 0  
                                                                                   Logic: 0.226ns(17.852%), Route: 1.040ns(82.148%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 DRM_178_192/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.012       4.683                          

 Data required time                                                  4.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.683                          
 Data arrival time                                                   5.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.135                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.708       5.084         ntclkbufg_3      
 DRM_234_252/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Removal time                                           -0.044       4.750                          

 Data required time                                                  4.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.750                          
 Data arrival time                                                   5.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.133                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531       4.617         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.229       4.846 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.171       6.017         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_232/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.017         Logic Levels: 0  
                                                                                   Logic: 0.229ns(16.357%), Route: 1.171ns(83.643%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.585       4.961         ntclkbufg_2      
 DRM_82_232/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.044       4.609                          

 Data required time                                                  4.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.609                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.408                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
=======
Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_214_41/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMS_214_41/Q3                    tco                   0.288       5.243 r       rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.411       5.654         rstn_1ms[4]      
 CLMA_218_48/Y1                    td                    0.468       6.122 r       N142_11/gateop_perm/Z
                                   net (fanout=2)        0.401       6.523         _N67845          
 CLMA_218_44/Y1                    td                    0.468       6.991 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.350       7.341         ms72xx_ctl/N0_rnmt
 CLMS_218_45/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.341         Logic Levels: 2  
                                                                                   Logic: 1.224ns(51.299%), Route: 1.162ns(48.701%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMS_254_45/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_254_45/Q1                    tco                   0.291       5.246 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.400       5.646         rstn_1ms[6]      
 CLMA_254_48/Y0                    td                    0.478       6.124 r       N142_10/gateop_perm/Z
                                   net (fanout=2)        0.483       6.607         _N67930          
 CLMA_262_44/Y1                    td                    0.288       6.895 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=3)        0.567       7.462         ms72xx_ctl/N0_rnmt
 CLMA_254_48/RSCO                  td                    0.137       7.599 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.599         ntR197           
 CLMA_254_52/RSCI                                                          r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.599         Logic Levels: 3  
                                                                                   Logic: 1.194ns(45.159%), Route: 1.450ns(54.841%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.613         ntclkbufg_1      
 CLMS_218_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          
=======
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531     104.613         ntclkbufg_2      
 CLMA_254_52/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Recovery time                                           0.000     104.776                          

 Data required time                                                104.776                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                104.152                          
 Data arrival time                                                   7.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.811                          
=======
 Data required time                                                104.776                          
 Data arrival time                                                   7.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.177                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N27             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.613         ntclkbufg_1      
 CLMA_218_48/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_48/Q0                    tco                   0.222       4.835 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.328       5.163         rstn_1ms[0]      
 CLMA_218_44/Y1                    td                    0.221       5.384 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.290       5.674         ms72xx_ctl/N0_rnmt
 CLMS_218_45/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.674         Logic Levels: 1  
                                                                                   Logic: 0.443ns(41.753%), Route: 0.618ns(58.247%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.531       4.613         ntclkbufg_2      
 CLMS_254_53/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_254_53/Q0                    tco                   0.222       4.835 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=3)        0.406       5.241         rstn_1ms[13]     
 CLMA_262_44/Y1                    td                    0.337       5.578 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=3)        0.456       6.034         ms72xx_ctl/N0_rnmt
 CLMA_254_48/RSCO                  td                    0.105       6.139 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.139         ntR197           
 CLMA_254_52/RSCI                                                          r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.139         Logic Levels: 2  
                                                                                   Logic: 0.664ns(43.512%), Route: 0.862ns(56.488%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMS_218_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Removal time                                           -0.220       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
 Data arrival time                                                   5.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.252                          
=======
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.585       4.955         ntclkbufg_2      
 CLMA_254_52/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Removal time                                            0.000       4.642                          

 Data required time                                                  4.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.642                          
 Data arrival time                                                   6.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.497                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.290       6.725 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.113       8.838         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_212/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.838         Logic Levels: 0  
                                                                                   Logic: 0.290ns(12.068%), Route: 2.113ns(87.932%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 DRM_54_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Recovery time                                          -0.075      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   8.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.970                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.886       8.610         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_88/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.610         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.287%), Route: 1.886ns(86.713%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.526       9.250         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.250         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.266%), Route: 2.526ns(89.734%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 DRM_26_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.115                          
 clock uncertainty                                      -0.250      12.865                          

 Recovery time                                          -0.055      12.810                          

 Data required time                                                 12.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.810                          
 Data arrival time                                                   8.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.200                          
=======
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   9.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.681                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.290       6.725 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.807       8.532         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.532         Logic Levels: 0  
                                                                                   Logic: 0.290ns(13.829%), Route: 1.807ns(86.171%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.465       9.189         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_336/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.189         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.494%), Route: 2.465ns(89.506%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      12.685         ntclkbufg_5      
 DRM_54_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.448      13.133                          
 clock uncertainty                                      -0.250      12.883                          

 Recovery time                                          -0.075      12.808                          

 Data required time                                                 12.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.808                          
 Data arrival time                                                   8.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.276                          
=======
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 DRM_26_336/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   9.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.742                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.072
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.430

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.289       6.724 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.993       8.717         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.717         Logic Levels: 0  
                                                                                   Logic: 0.289ns(12.664%), Route: 1.993ns(87.336%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       8.620 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.620         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.668 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.154         _N25             
 USCM_84_110/CLK_USCM              td                    0.000      11.154 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.652      12.806         ntclkbufg_6      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.430      13.236                          
 clock uncertainty                                      -0.250      12.986                          

 Recovery time                                          -0.055      12.931                          

 Data required time                                                 12.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.931                          
 Data arrival time                                                   8.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.214                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.495       6.670         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.670         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.154%), Route: 0.495ns(68.846%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.559       6.734         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.734         Logic Levels: 0  
                                                                                   Logic: 0.224ns(28.608%), Route: 0.559ns(71.392%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 DRM_142_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
<<<<<<< HEAD
 Data arrival time                                                   6.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
=======
 Data arrival time                                                   6.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.547                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.228       6.179 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.617       6.796         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_148/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.796         Logic Levels: 0  
                                                                                   Logic: 0.228ns(26.982%), Route: 0.617ns(73.018%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.731       6.906         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.906         Logic Levels: 0  
                                                                                   Logic: 0.224ns(23.455%), Route: 0.731ns(76.545%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 DRM_142_148/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                           -0.028       6.159                          

 Data required time                                                  6.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.159                          
 Data arrival time                                                   6.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 DRM_82_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
 Data arrival time                                                   6.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.808       1.886 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.224       6.175 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.707       6.882         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.882         Logic Levels: 0  
                                                                                   Logic: 0.224ns(24.060%), Route: 0.707ns(75.940%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.420 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.951         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.228       6.179 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.952       7.131         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_232/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.131         Logic Levels: 0  
                                                                                   Logic: 0.228ns(19.322%), Route: 0.952ns(80.678%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    2.166       2.244 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_5      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                            0.000       6.187                          

 Data required time                                                  6.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.187                          
 Data arrival time                                                   6.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       4.850 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.435         ntclkbufg_6      
 DRM_82_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.448       5.987                          
 clock uncertainty                                       0.200       6.187                          

 Removal time                                           -0.028       6.159                          

 Data required time                                                  6.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.159                          
 Data arrival time                                                   7.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.972                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.585      10.954         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      2.729      13.970         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      14.109 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.109         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                   10.009      24.118 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      24.205         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  24.205         Logic Levels: 2  
                                                                                   Logic: 10.435ns(78.749%), Route: 2.816ns(21.251%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMS_162_237/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_162_237/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=188)      3.413      14.654         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      14.793 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.793         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                   10.009      24.802 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      24.889         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  24.889         Logic Levels: 2  
                                                                                   Logic: 10.435ns(74.883%), Route: 3.500ns(25.117%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.708      11.077         ntclkbufg_0      
 CLMS_70_261/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q/CLK

 CLMS_70_261/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q/Q
                                   net (fanout=2)        1.577      12.941         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      13.080 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.080         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                   10.009      23.089 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      23.186         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  23.186         Logic Levels: 2  
                                                                                   Logic: 10.435ns(86.176%), Route: 1.674ns(13.824%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.708      11.077         ntclkbufg_0      
 CLMA_66_364/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_364/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.400      11.764         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      11.903 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.903         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                   10.009      21.912 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      22.009         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  22.009         Logic Levels: 2  
                                                                                   Logic: 10.435ns(95.454%), Route: 0.497ns(4.546%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : hdmi_int_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.787       2.191         _N27             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.955         ntclkbufg_1      
 CLMA_218_56/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_218_56/Q0                    tco                   0.287       5.242 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=20)       4.825      10.067         nt_hdmi_int_led  
 IOL_19_374/DO                     td                    0.139      10.206 f       hdmi_int_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.206         hdmi_int_led_obuf/ntO
 IOBD_16_376/PAD                   td                   10.009      20.215 f       hdmi_int_led_obuf/opit_0/O
                                   net (fanout=1)        0.109      20.324         hdmi_int_led     
 B2                                                                        f       hdmi_int_led (port)

 Data arrival time                                                  20.324         Logic Levels: 2  
                                                                                   Logic: 10.435ns(67.896%), Route: 4.934ns(32.104%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[17] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       mem_dq[17] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[17]    
 IOBS_LR_0_237/DIN                 td                    0.552       0.620 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.620         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_7_238/RX_DATA_DD              td                    0.461       1.081 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.420       1.501         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_10_241/Y1                    td                    0.156       1.657 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.086       1.743         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N70083
 CLMA_10_240/A2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.743         Logic Levels: 3  
                                                                                   Logic: 1.169ns(67.068%), Route: 0.574ns(32.932%)
=======
                                   net (fanout=2)        2.438       3.842         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.585      10.954         ntclkbufg_0      
 CLMS_162_229/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_162_229/Q0                   tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      2.826      14.067         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_30_128/Y3                    td                    0.197      14.264 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.508      16.772         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      16.911 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      16.911         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      20.814 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      20.910         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  20.910         Logic Levels: 3  
                                                                                   Logic: 4.526ns(45.460%), Route: 5.430ns(54.540%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : cmos1_href_d0/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


<<<<<<< HEAD
 AB10                                                    0.000       0.000 r       cmos1_href (port)
                                   net (fanout=1)        0.063       0.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    1.047       1.110 r       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.082       1.192 r       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.584       1.776         nt_cmos1_href    
 CLMS_130_25/M0                                                            r       cmos1_href_d0/opit_0/D

 Data arrival time                                                   1.776         Logic Levels: 2  
                                                                                   Logic: 1.129ns(63.570%), Route: 0.647ns(36.430%)
=======
 K18                                                     0.000       0.000 r       key (port)       
                                   net (fanout=1)        0.056       0.056         key              
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       key_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         key_ibuf/ntD     
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       key_ibuf/opit_1/OUT
                                   net (fanout=3)        0.443       1.628         nt_key           
 CLMS_314_261/M2                                                           r       key_ctl/u_btn_deb/btn_in_reg[0]/opit_0/D

 Data arrival time                                                   1.628         Logic Levels: 2  
                                                                                   Logic: 1.129ns(69.349%), Route: 0.499ns(30.651%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


<<<<<<< HEAD
 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.552       0.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.615         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.461       1.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.421       1.497         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_256/Y2                    td                    0.206       1.703 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_15/gateop_perm/Z
                                   net (fanout=1)        0.218       1.921         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N70139
 CLMS_10_253/D0                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.921         Logic Levels: 3  
                                                                                   Logic: 1.219ns(63.457%), Route: 0.702ns(36.543%)
=======
 K18                                                     0.000       0.000 r       key (port)       
                                   net (fanout=1)        0.056       0.056         key              
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       key_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         key_ibuf/ntD     
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       key_ibuf/opit_1/OUT
                                   net (fanout=3)        0.467       1.652         nt_key           
 CLMS_314_265/M0                                                           r       key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/D

 Data arrival time                                                   1.652         Logic Levels: 2  
                                                                                   Logic: 1.129ns(68.341%), Route: 0.523ns(31.659%)
====================================================================================================

====================================================================================================

Startpoint  : key (port)
Endpoint    : key_ctl/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       key (port)       
                                   net (fanout=1)        0.056       0.056         key              
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       key_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         key_ibuf/ntD     
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       key_ibuf/opit_1/OUT
                                   net (fanout=3)        0.524       1.709         nt_key           
 CLMS_314_261/A0                                                           r       key_ctl/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   1.709         Logic Levels: 2  
                                                                                   Logic: 1.129ns(66.062%), Route: 0.580ns(33.938%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 9.380       10.000          0.620           High Pulse Width  CLMS_274_185/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_274_185/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_282_201/CLK        key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
=======
 9.380       10.000          0.620           High Pulse Width  CLMS_310_361/CLK        key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_310_361/CLK        key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_310_361/CLK        key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 3.100       5.000           1.900           High Pulse Width  CLMS_78_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_74_141/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
=======
 3.100       5.000           1.900           Low Pulse Width   CLMS_66_125/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_66_125/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_74_117/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.330       5.950           0.620           High Pulse Width  CLMS_118_53/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_118_53/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_118_53/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
=======
 5.330       5.950           0.620           High Pulse Width  CLMS_246_85/CLK         cmos1_8_16bit/de_i_r1/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_246_85/CLK         cmos1_8_16bit/de_i_r1/opit_0/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_246_85/CLK         cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.330       5.950           0.620           High Pulse Width  CLMS_134_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_134_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_102_121/CLK        cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
=======
 5.330       5.950           0.620           High Pulse Width  CLMS_170_105/CLK        cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_170_105/CLK        cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_170_105/CLK        cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.002      11.900          0.898           Low Pulse Width   DRM_178_108/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_178_108/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_82_24/CLKA[0]       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 11.002      11.900          0.898           High Pulse Width  DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_142_148/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.002      11.900          0.898           High Pulse Width  DRM_142_88/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_142_88/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_82_4/CLKA[0]        fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 11.002      11.900          0.898           High Pulse Width  DRM_26_108/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_26_108/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_82_128/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 4.893       6.410           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 4.893       6.410           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
=======
 5.018       6.535           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.018       6.535           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
 5.018       6.535           1.517           High Pulse Width  IOL_327_169/CLK_SYS     b_out_obuf[5]/opit_1_OQ/SYSCLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 49.102      50.000          0.898           High Pulse Width  DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_44/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
=======
 49.102      50.000          0.898           High Pulse Width  DRM_278_356/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_356/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_356/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 19.380      20.000          0.620           High Pulse Width  CLMS_134_33/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.380      20.000          0.620           Low Pulse Width   CLMS_134_33/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_134_33/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
=======
 19.380      20.000          0.620           High Pulse Width  CLMS_294_21/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.380      20.000          0.620           Low Pulse Width   CLMS_294_21/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_294_21/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 2.469       3.367           0.898           High Pulse Width  DRM_142_128/CLKA[0]     fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_142_128/CLKA[0]     fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_82_68/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 2.469       3.367           0.898           High Pulse Width  DRM_54_212/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           Low Pulse Width   DRM_54_212/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_82_272/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_82_24/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_210_52/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_210_52/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_210_52/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.962       4.552         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.222       4.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.114       5.888         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.151       6.039 f       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.261       6.300         _N8302           
                                   td                    0.365       6.665 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.665         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
 CLMA_62_192/COUT                  td                    0.044       6.709 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.709         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5800
                                   td                    0.044       6.753 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.753         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5802
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   6.753         Logic Levels: 3  
                                                                                   Logic: 1.049ns(30.981%), Route: 2.337ns(69.019%)
=======
 CLMA_38_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_192/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.136       4.726         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.243       4.969 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.107       6.076         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_42_193/Y0                    td                    0.264       6.340 f       _N8318_inv/gateop_perm/Z
                                   net (fanout=8)        0.625       6.965         _N8318           
                                   td                    0.368       7.333 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.333         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5814
 CLMA_46_184/COUT                  td                    0.044       7.377 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.377         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5816
                                   td                    0.044       7.421 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.421         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5818
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin

 Data arrival time                                                   7.421         Logic Levels: 3  
                                                                                   Logic: 1.186ns(29.255%), Route: 2.868ns(70.745%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
=======
 CLMA_46_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
<<<<<<< HEAD
 Data arrival time                                                   6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.417                          
=======
 Data arrival time                                                   7.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.749                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.962       4.552         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.222       4.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.114       5.888         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.151       6.039 f       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.261       6.300         _N8302           
                                   td                    0.365       6.665 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.665         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
 CLMA_62_192/COUT                  td                    0.044       6.709 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.709         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5800
 CLMA_62_196/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.709         Logic Levels: 3  
                                                                                   Logic: 1.005ns(30.072%), Route: 2.337ns(69.928%)
=======
 CLMA_38_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_192/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.136       4.726         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.243       4.969 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.107       6.076         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_42_193/Y0                    td                    0.264       6.340 f       _N8318_inv/gateop_perm/Z
                                   net (fanout=8)        0.625       6.965         _N8318           
                                   td                    0.368       7.333 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.333         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5814
 CLMA_46_184/COUT                  td                    0.044       7.377 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.377         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5816
 CLMA_46_192/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.377         Logic Levels: 3  
                                                                                   Logic: 1.142ns(28.479%), Route: 2.868ns(71.521%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_62_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
=======
 CLMA_46_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
<<<<<<< HEAD
 Data arrival time                                                   6.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.457                          
=======
 Data arrival time                                                   7.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.789                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_66_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.962       4.552         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.222       4.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.114       5.888         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_66_193/Y1                    td                    0.151       6.039 f       _N8302_inv/gateop_perm/Z
                                   net (fanout=8)        0.261       6.300         _N8302           
                                   td                    0.353       6.653 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.653         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5798
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.653         Logic Levels: 2  
                                                                                   Logic: 0.949ns(28.880%), Route: 2.337ns(71.120%)
=======
 CLMA_38_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_192/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.136       4.726         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.243       4.969 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.107       6.076         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_42_193/Y0                    td                    0.264       6.340 f       _N8318_inv/gateop_perm/Z
                                   net (fanout=8)        0.625       6.965         _N8318           
                                   td                    0.368       7.333 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.333         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5814
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.333         Logic Levels: 2  
                                                                                   Logic: 1.098ns(27.685%), Route: 2.868ns(72.315%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_62_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
=======
 CLMA_46_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.115      23.183                          

 Data required time                                                 23.183                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 23.170                          
 Data arrival time                                                   6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.517                          
=======
 Data required time                                                 23.183                          
 Data arrival time                                                   7.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.850                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/CLK
=======
Startpoint  : key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Endpoint    : key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  2.012
  Launch Clock Delay      :  1.718
  Clock Pessimism Removal :  -0.287
=======
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  1.983
  Clock Pessimism Removal :  -0.317
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=39)       0.843       1.718         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_242_184/Q1                   tco                   0.180       1.898 f       key_ctl/key_push_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       1.959         num[2]           
 CLMA_242_184/C4                                                           f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.959         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       0.981       2.012         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.287       1.725                          
 clock uncertainty                                       0.000       1.725                          

 Hold time                                              -0.028       1.697                          

 Data required time                                                  1.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.697                          
 Data arrival time                                                   1.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.012
  Launch Clock Delay      :  1.718
  Clock Pessimism Removal :  -0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=39)       0.843       1.718         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_242_184/Q2                   tco                   0.180       1.898 f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       1.960         num[1]           
 CLMA_242_184/A4                                                           f       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.960         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
=======
                                   net (fanout=39)       1.108       1.983         nt_sys_clk       
 CLMS_310_361/CLK                                                          r       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_310_361/Q2                   tco                   0.180       2.163 f       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.063       2.226         num[3]           
 CLMS_310_361/A4                                                           f       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.226         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=39)       0.981       2.012         nt_sys_clk       
 CLMA_242_184/CLK                                                          r       key_ctl/key_push_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.287       1.725                          
 clock uncertainty                                       0.000       1.725                          

 Hold time                                              -0.029       1.696                          

 Data required time                                                  1.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.696                          
 Data arrival time                                                   1.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
=======
                                   net (fanout=39)       1.276       2.307         nt_sys_clk       
 CLMS_310_361/CLK                                                          r       key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.317       1.990                          
 clock uncertainty                                       0.000       1.990                          

 Hold time                                              -0.029       1.961                          

 Data required time                                                  1.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.961                          
 Data arrival time                                                   2.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L4
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_70_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_184/Q1                    tco                   0.180       3.345 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.404         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [2]
 CLMA_70_184/C4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
=======
 CLMA_30_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_192/Q0                    tco                   0.179       3.344 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.403         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMA_30_192/B4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_70_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.028       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.404                          
=======
 CLMA_30_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.029       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.403                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_42_137/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_137/Q3                    tco                   0.178       3.343 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.404         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [0]
 CLMS_42_137/D4                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_42_137/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                              -0.028       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[117]/opit_0_inv_L5Q_perm/L4
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_66_140/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_140/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.414       7.371         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [3]
 CLMA_58_129/Y1                    td                    0.224       7.595 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N220_1/gateop_perm/Z
                                   net (fanout=3)        0.358       7.953         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N63614
 CLMS_62_137/Y3                    td                    0.222       8.175 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=1)        0.257       8.432         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_58_133/Y3                    td                    0.151       8.583 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.251       8.834         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.368       9.202 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.202         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_58_136/Y3                    td                    0.434       9.636 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.243       9.879         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_58_133/Y2                    td                    0.162      10.041 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_54/gateop_perm/Z
                                   net (fanout=9)        0.392      10.433         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N12402
 CLMS_50_141/Y3                    td                    0.162      10.595 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.152      10.747         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N67233_2
 CLMS_50_141/Y2                    td                    0.379      11.126 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.291      11.417         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6969
 CLMA_58_140/Y1                    td                    0.162      11.579 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.272      11.851         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7661
 CLMA_58_132/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.851         Logic Levels: 8  
                                                                                   Logic: 2.485ns(48.583%), Route: 2.630ns(51.417%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.037       6.848         ntclkbufg_0      
 DRM_178_292/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_178_292/QB0[3]                tco                   1.780       8.628 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=2)        1.106       9.734         fram_buf/wr_buf/wr_cell3/rd_wdata [53]
 CLMS_118_297/Y0                   td                    0.150       9.884 f       fram_buf/wr_buf/N34_16[53]/gateop_perm/Z
                                   net (fanout=1)        0.850      10.734         fram_buf/wr_buf/_N13668
 CLMA_94_236/Y1                    td                    0.151      10.885 f       fram_buf/wr_buf/N34_17[53]/gateop_perm/Z
                                   net (fanout=1)        0.480      11.365         fram_buf/wr_buf/_N13924
 CLMA_90_212/Y0                    td                    0.162      11.527 r       fram_buf/wr_buf/N34_18[53]/gateop_perm/Z
                                   net (fanout=2)        0.317      11.844         fram_buf/ddr_wdata [53]
 CLMS_78_213/A4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[117]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.844         Logic Levels: 3  
                                                                                   Logic: 2.243ns(44.896%), Route: 2.753ns(55.104%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_58_132/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.093      16.274                          

 Data required time                                                 16.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.274                          
 Data arrival time                                                  11.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.455       7.414         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_217/Y0                    td                    0.226       7.640 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.258       7.898         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.266 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.266         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_216/Y2                    td                    0.202       8.468 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.335       8.803         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_221/Y1                    td                    0.151       8.954 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.272       9.226         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_38_220/COUT                  td                    0.387       9.613 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.613         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5808
 CLMA_38_224/Y0                    td                    0.206       9.819 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.079       9.898         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_224/Y3                    td                    0.360      10.258 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.403      10.661         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11766
 CLMS_34_205/Y0                    td                    0.380      11.041 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.372      11.413         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11928
 CLMA_38_216/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.413         Logic Levels: 7  
                                                                                   Logic: 2.503ns(53.517%), Route: 2.174ns(46.483%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.895      16.387         ntclkbufg_0      
 CLMS_78_213/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[117]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Setup time                                             -0.093      16.263                          

 Data required time                                                 16.263                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 16.059                          
 Data arrival time                                                  11.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.646                          
=======
 Data required time                                                 16.263                          
 Data arrival time                                                  11.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.419                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.037       6.848         ntclkbufg_0      
 DRM_178_292/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_178_292/QB0[3]                tco                   1.780       8.628 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=2)        1.106       9.734         fram_buf/wr_buf/wr_cell3/rd_wdata [53]
 CLMS_118_297/Y0                   td                    0.150       9.884 f       fram_buf/wr_buf/N34_16[53]/gateop_perm/Z
                                   net (fanout=1)        0.850      10.734         fram_buf/wr_buf/_N13668
 CLMA_94_236/Y1                    td                    0.151      10.885 f       fram_buf/wr_buf/N34_17[53]/gateop_perm/Z
                                   net (fanout=1)        0.480      11.365         fram_buf/wr_buf/_N13924
 CLMA_90_212/Y0                    td                    0.162      11.527 r       fram_buf/wr_buf/N34_18[53]/gateop_perm/Z
                                   net (fanout=2)        0.297      11.824         fram_buf/ddr_wdata [53]
 CLMS_78_213/B4                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.824         Logic Levels: 3  
                                                                                   Logic: 2.243ns(45.076%), Route: 2.733ns(54.924%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.895      16.387         ntclkbufg_0      
 CLMS_78_213/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.092      16.264                          

 Data required time                                                 16.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.264                          
 Data arrival time                                                  11.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.440                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]/opit_0_inv_L5Q_perm/L0
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.455       7.414         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_38_217/Y0                    td                    0.226       7.640 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.258       7.898         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.266 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.266         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_216/Y2                    td                    0.202       8.468 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.335       8.803         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_221/Y1                    td                    0.151       8.954 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.272       9.226         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_38_220/COUT                  td                    0.387       9.613 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.613         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5808
 CLMA_38_224/Y0                    td                    0.206       9.819 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.079       9.898         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_38_224/Y3                    td                    0.360      10.258 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.390      10.648         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11766
 CLMS_34_229/Y0                    td                    0.380      11.028 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[9]/gateop/F
                                   net (fanout=1)        0.369      11.397         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11936
 CLMA_38_236/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.397         Logic Levels: 7  
                                                                                   Logic: 2.503ns(53.701%), Route: 2.158ns(46.299%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.037       6.848         ntclkbufg_0      
 DRM_178_292/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_178_292/QB0[12]               tco                   1.780       8.628 f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/QB0[12]
                                   net (fanout=2)        0.566       9.194         fram_buf/wr_buf/wr_cell3/rd_wdata [181]
 CLMS_150_293/Y0                   td                    0.264       9.458 f       fram_buf/wr_buf/N34_16[181]/gateop_perm/Z
                                   net (fanout=1)        1.346      10.804         fram_buf/wr_buf/_N13796
 CLMA_90_240/Y3                    td                    0.151      10.955 f       fram_buf/wr_buf/N34_17[181]/gateop_perm/Z
                                   net (fanout=1)        0.309      11.264         fram_buf/wr_buf/_N14052
 CLMA_90_216/Y0                    td                    0.162      11.426 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[181]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.324      11.750         fram_buf/ddr_wdata [181]
 CLMS_78_213/B0                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  11.750         Logic Levels: 3  
                                                                                   Logic: 2.357ns(48.082%), Route: 2.545ns(51.918%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_38_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.308      16.059                          

 Data required time                                                 16.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.059                          
 Data arrival time                                                  11.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.662                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.895      16.387         ntclkbufg_0      
 CLMS_78_213/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.152      16.204                          

 Data required time                                                 16.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.204                          
 Data arrival time                                                  11.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.454                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/CLK

 CLMA_74_164/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[15]/opit_0_inv/Q
                                   net (fanout=2)        0.266       6.832         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [15]
 CLMS_66_157/DD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WD

 Data arrival time                                                   6.832         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.225%), Route: 0.266ns(59.775%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_66_157/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_20/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.832                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.067                          
====================================================================================================

====================================================================================================

=======
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK

 CLMA_110_172/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.066       6.635         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [23]
 CLMA_110_172/A1                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.635         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.387%), Route: 0.066ns(26.613%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.895       6.387         ntclkbufg_0      
 CLMS_134_133/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK

 CLMS_134_133/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.068       6.637         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr [23]
 CLMS_134_133/A1                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.637         Logic Levels: 0  
                                                                                   Logic: 0.182ns(72.800%), Route: 0.068ns(27.200%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMS_134_133/CLK                                                          r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[24]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.093       6.494                          

 Data required time                                                  6.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.494                          
<<<<<<< HEAD
 Data arrival time                                                   6.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
=======
 Data arrival time                                                   6.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330
=======
Startpoint  : fram_buf/wr_buf/wr_cell1/rd_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/rd_addr[9]/opit_0_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK

 CLMA_74_164/Y0                    tco                   0.228       6.615 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/Q
                                   net (fanout=2)        0.450       7.065         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [23]
 CLMS_62_161/BD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD

 Data arrival time                                                   7.065         Logic Levels: 0  
                                                                                   Logic: 0.228ns(33.628%), Route: 0.450ns(66.372%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.895       6.387         ntclkbufg_0      
 CLMS_118_229/CLK                                                          r       fram_buf/wr_buf/wr_cell1/rd_addr[8]/opit_0_A2Q21/CLK

 CLMS_118_229/Q3                   tco                   0.178       6.565 f       fram_buf/wr_buf/wr_cell1/rd_addr[8]/opit_0_A2Q21/Q1
                                   net (fanout=18)       0.065       6.630         fram_buf/wr_buf/wr_cell1/rd_addr [8]
 CLMS_118_229/COUT                 td                    0.096       6.726 r       fram_buf/wr_buf/wr_cell1/rd_addr[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.726         fram_buf/wr_buf/wr_cell1/_N6443
 CLMS_118_233/CIN                                                          r       fram_buf/wr_buf/wr_cell1/rd_addr[9]/opit_0_AQ_perm/Cin

 Data arrival time                                                   6.726         Logic Levels: 1  
                                                                                   Logic: 0.274ns(80.826%), Route: 0.065ns(19.174%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_62_161/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   7.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMS_118_233/CLK                                                          r       fram_buf/wr_buf/wr_cell1/rd_addr[9]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                              -0.070       6.532                          

 Data required time                                                  6.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.532                          
 Data arrival time                                                   6.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/reinit_adj_rdel/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.895       6.387         ntclkbufg_0      
 CLMA_30_165/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK

 CLMA_30_165/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       6.627         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [2]
 CLMA_30_165/D3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/reinit_adj_rdel/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.627         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_30_165/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/reinit_adj_rdel/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.348       6.388                          
 clock uncertainty                                       0.200       6.588                          

 Hold time                                              -0.184       6.404                          

 Data required time                                                  6.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.404                          
 Data arrival time                                                   6.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.617       4.213         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.151       4.364 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.834       5.198         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   5.198         Logic Levels: 1  
                                                                                   Logic: 0.372ns(20.406%), Route: 1.451ns(79.594%)
=======
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMS_170_85/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_170_85/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.805       4.401         cmos1_href_d0    
 CLMA_214_104/Y3                   td                    0.151       4.552 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.355       5.907         cmos1_8_16bit/N11
 CLMA_90_105/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   5.907         Logic Levels: 1  
                                                                                   Logic: 0.372ns(14.692%), Route: 2.160ns(85.308%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          
=======
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_90_105/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 14.530                          
 Data arrival time                                                   5.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.332                          
=======
 Data required time                                                 14.519                          
 Data arrival time                                                   5.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.612                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMS_170_85/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_170_85/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.805       4.401         cmos1_href_d0    
 CLMA_214_104/Y3                   td                    0.151       4.552 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.355       5.907         cmos1_8_16bit/N11
 CLMA_90_105/CE                                                            f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   5.907         Logic Levels: 1  
                                                                                   Logic: 0.372ns(14.692%), Route: 2.160ns(85.308%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_90_105/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   5.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.612                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.617       4.213         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.151       4.364 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.834       5.198         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   5.198         Logic Levels: 1  
                                                                                   Logic: 0.372ns(20.406%), Route: 1.451ns(79.594%)
=======
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMS_170_85/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_170_85/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.805       4.401         cmos1_href_d0    
 CLMA_214_104/Y3                   td                    0.151       4.552 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.259       5.811         cmos1_8_16bit/N11
 CLMA_98_116/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   5.811         Logic Levels: 1  
                                                                                   Logic: 0.372ns(15.271%), Route: 2.064ns(84.729%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          
=======
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_7      
 CLMA_98_116/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                 14.530                          
 Data arrival time                                                   5.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.332                          
=======
 Data required time                                                 14.519                          
 Data arrival time                                                   5.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.708                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE
=======
Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184
=======
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMA_138_112/CLK                                                          r       cmos1_d_d0[7]/opit_0/CLK

 CLMA_138_112/Q0                   tco                   0.182       3.354 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.138       3.492         cmos1_d_d0[7]    
 CLMS_134_113/M0                                                           r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   3.492         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMS_130_25/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMS_130_25/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.617       4.213         cmos1_href_d0    
 CLMS_118_53/Y3                    td                    0.151       4.364 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.834       5.198         cmos1_8_16bit/N11
 CLMA_90_101/CE                                                            f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   5.198         Logic Levels: 1  
                                                                                   Logic: 0.372ns(20.406%), Route: 1.451ns(79.594%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N26             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.072         ntclkbufg_6      
 CLMA_90_101/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   5.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.332                          
=======
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMS_134_113/CLK                                                          r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.419
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  -0.188
=======
Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.934       3.211         ntclkbufg_6      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMA_78_52/Q0                     tco                   0.182       3.393 r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.138       3.531         cmos1_8_16bit/pdata_i_reg [7]
 CLMA_78_56/M2                                                             r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   3.531         Logic Levels: 0  
=======
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMA_138_112/CLK                                                          r       cmos1_d_d0[7]/opit_0/CLK

 CLMA_138_112/Q0                   tco                   0.182       3.354 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.138       3.492         cmos1_d_d0[7]    
 CLMA_134_112/M0                                                           r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   3.492         Logic Levels: 0  
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.969       3.419         ntclkbufg_6      
 CLMA_78_56/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.231                          
 clock uncertainty                                       0.200       3.431                          

 Hold time                                              -0.011       3.420                          

 Data required time                                                  3.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.420                          
 Data arrival time                                                   3.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
=======
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_134_112/CLK                                                          r       cmos1_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_d_d0[7]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.414
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.929       3.206         ntclkbufg_6      
 CLMS_78_49/CLK                                                            r       cmos1_d_d0[7]/opit_0/CLK

 CLMS_78_49/Q1                     tco                   0.184       3.390 r       cmos1_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.138       3.528         cmos1_d_d0[7]    
 CLMA_78_52/M0                                                             r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   3.528         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.143%), Route: 0.138ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.964       3.414         ntclkbufg_6      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.226                          
 clock uncertainty                                       0.200       3.426                          

 Hold time                                              -0.011       3.415                          

 Data required time                                                  3.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.415                          
 Data arrival time                                                   3.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D
=======
Startpoint  : cmos1_d_d0[0]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/D
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_6      
 CLMA_90_48/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK

 CLMA_90_48/Q0                     tco                   0.182       3.354 r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.135       3.489         cmos1_8_16bit/pdata_i_reg [6]
 CLMA_90_52/M2                                                             r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/D

 Data arrival time                                                   3.489         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
=======
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.172         ntclkbufg_7      
 CLMA_90_101/CLK                                                           r       cmos1_d_d0[0]/opit_0/CLK

 CLMA_90_101/Q0                    tco                   0.182       3.354 r       cmos1_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.136       3.490         cmos1_d_d0[0]    
 CLMA_90_105/M0                                                            r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/D

 Data arrival time                                                   3.490         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N26             
<<<<<<< HEAD
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_6      
 CLMA_90_52/CLK                                                            r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
=======
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.375         ntclkbufg_7      
 CLMA_90_105/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
<<<<<<< HEAD
 Data arrival time                                                   3.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
=======
 Data arrival time                                                   3.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.872
  Clock Pessimism Removal :  0.337
=======
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.871
  Clock Pessimism Removal :  0.326
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.221       4.093 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       0.859       4.952         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.151       5.103 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.152       6.255         cmos2_8_16bit/N11
 CLMA_90_113/CE                                                            f       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   6.255         Logic Levels: 1  
                                                                                   Logic: 0.372ns(15.611%), Route: 2.011ns(84.389%)
=======
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.946 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.871         ntclkbufg_8      
 CLMA_114_76/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_114_76/Q0                    tco                   0.221       4.092 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.964       5.056         cmos2_href_d0    
 CLMS_170_109/Y0                   td                    0.150       5.206 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.552       6.758         cmos2_8_16bit/N11
 CLMS_50_165/CE                                                            f       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   6.758         Logic Levels: 1  
                                                                                   Logic: 0.371ns(12.851%), Route: 2.516ns(87.149%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.749      14.521         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.521 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.416         ntclkbufg_7      
 CLMA_90_113/CLK                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.753                          
 clock uncertainty                                      -0.250      15.503                          

 Setup time                                             -0.476      15.027                          

 Data required time                                                 15.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.027                          
 Data arrival time                                                   6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.772                          
=======
                                   net (fanout=2)        1.748      14.520         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      14.520 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.415         ntclkbufg_8      
 CLMS_50_165/CLK                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.326      15.741                          
 clock uncertainty                                      -0.250      15.491                          

 Setup time                                             -0.476      15.015                          

 Data required time                                                 15.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.015                          
 Data arrival time                                                   6.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.257                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
<<<<<<< HEAD
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.872
  Clock Pessimism Removal :  0.337
=======
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.871
  Clock Pessimism Removal :  0.326
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.221       4.093 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       0.859       4.952         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.151       5.103 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.152       6.255         cmos2_8_16bit/N11
 CLMA_94_104/CE                                                            f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   6.255         Logic Levels: 1  
                                                                                   Logic: 0.372ns(15.611%), Route: 2.011ns(84.389%)
=======
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.946 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.871         ntclkbufg_8      
 CLMA_114_76/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_114_76/Q0                    tco                   0.221       4.092 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.964       5.056         cmos2_href_d0    
 CLMS_170_109/Y0                   td                    0.150       5.206 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.552       6.758         cmos2_8_16bit/N11
 CLMS_50_165/CE                                                            f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   6.758         Logic Levels: 1  
                                                                                   Logic: 0.371ns(12.851%), Route: 2.516ns(87.149%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.749      14.521         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.521 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.416         ntclkbufg_7      
 CLMA_94_104/CLK                                                           r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.753                          
 clock uncertainty                                      -0.250      15.503                          

 Setup time                                             -0.476      15.027                          

 Data required time                                                 15.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.027                          
 Data arrival time                                                   6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.772                          
=======
                                   net (fanout=2)        1.748      14.520         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      14.520 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.415         ntclkbufg_8      
 CLMS_50_165/CLK                                                           r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.326      15.741                          
 clock uncertainty                                      -0.250      15.491                          

 Setup time                                             -0.476      15.015                          

 Data required time                                                 15.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.015                          
 Data arrival time                                                   6.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.257                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.872
  Clock Pessimism Removal :  0.337
=======
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.515
  Launch Clock Delay      :  3.871
  Clock Pessimism Removal :  0.326
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_110_17/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_110_17/Q0                    tco                   0.221       4.093 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=12)       0.859       4.952         cmos2_href_d0    
 CLMA_126_52/Y3                    td                    0.151       5.103 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.152       6.255         cmos2_8_16bit/N11
 CLMA_90_113/CE                                                            f       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   6.255         Logic Levels: 1  
                                                                                   Logic: 0.372ns(15.611%), Route: 2.011ns(84.389%)
=======
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.946 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.871         ntclkbufg_8      
 CLMA_114_76/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMA_114_76/Q0                    tco                   0.221       4.092 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.964       5.056         cmos2_href_d0    
 CLMS_170_109/Y0                   td                    0.150       5.206 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       1.552       6.758         cmos2_8_16bit/N11
 CLMS_50_165/CE                                                            f       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CE

 Data arrival time                                                   6.758         Logic Levels: 1  
                                                                                   Logic: 0.371ns(12.851%), Route: 2.516ns(87.149%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.749      14.521         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.521 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.416         ntclkbufg_7      
 CLMA_90_113/CLK                                                           r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.753                          
 clock uncertainty                                      -0.250      15.503                          

 Setup time                                             -0.476      15.027                          

 Data required time                                                 15.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.027                          
 Data arrival time                                                   6.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.772                          
=======
                                   net (fanout=2)        1.748      14.520         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      14.520 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895      15.415         ntclkbufg_8      
 CLMS_50_165/CLK                                                           r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                         0.326      15.741                          
 clock uncertainty                                      -0.250      15.491                          

 Setup time                                             -0.476      15.015                          

 Data required time                                                 15.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.015                          
 Data arrival time                                                   6.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.257                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos2_8_16bit/de_i_r1/opit_0/D
=======
Startpoint  : cmos2_d_d0[1]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/D
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  3.872
  Launch Clock Delay      :  3.516
=======
  Capture Clock Delay     :  3.871
  Launch Clock Delay      :  3.515
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.749       2.621         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.621 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.516         ntclkbufg_7      
 CLMS_134_73/CLK                                                           r       cmos2_8_16bit/de_i_r/opit_0/CLK

 CLMS_134_73/Q0                    tco                   0.182       3.698 r       cmos2_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.284       3.982         cmos2_8_16bit/de_i_r
 CLMA_150_72/M2                                                            r       cmos2_8_16bit/de_i_r1/opit_0/D

 Data arrival time                                                   3.982         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.056%), Route: 0.284ns(60.944%)
=======
                                   net (fanout=2)        1.748       2.620         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.620 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.515         ntclkbufg_8      
 CLMA_62_160/CLK                                                           r       cmos2_d_d0[1]/opit_0/CLK

 CLMA_62_160/Q1                    tco                   0.184       3.699 r       cmos2_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.283       3.982         cmos2_d_d0[1]    
 CLMA_58_164/M2                                                            r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/D

 Data arrival time                                                   3.982         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.400%), Route: 0.283ns(60.600%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_150_72/CLK                                                           r       cmos2_8_16bit/de_i_r1/opit_0/CLK
 clock pessimism                                        -0.337       3.535                          
 clock uncertainty                                       0.200       3.735                          

 Hold time                                              -0.011       3.724                          

 Data required time                                                  3.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.724                          
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.872
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.749       2.621         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.621 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.516         ntclkbufg_7      
 CLMA_90_49/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK

 CLMA_90_49/Q0                     tco                   0.182       3.698 r       cmos2_8_16bit/pdata_i_reg[4]/opit_0_inv/Q
                                   net (fanout=1)        0.284       3.982         cmos2_8_16bit/pdata_i_reg [4]
 CLMA_94_48/M0                                                             r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/D

 Data arrival time                                                   3.982         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.056%), Route: 0.284ns(60.944%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_94_48/CLK                                                            r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.337       3.535                          
 clock uncertainty                                       0.200       3.735                          

 Hold time                                              -0.011       3.724                          

 Data required time                                                  3.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.724                          
=======
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.946 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.871         ntclkbufg_8      
 CLMA_58_164/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
 clock pessimism                                        -0.337       3.534                          
 clock uncertainty                                       0.200       3.734                          

 Hold time                                              -0.011       3.723                          

 Data required time                                                  3.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.723                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[7]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.872
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  -0.341
=======
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.871
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  -0.326
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.749       2.621         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.621 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.516         ntclkbufg_7      
 CLMA_102_32/CLK                                                           r       cmos2_d_d0[7]/opit_0/CLK

 CLMA_102_32/Q1                    tco                   0.184       3.700 r       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.281       3.981         cmos2_d_d0[7]    
 CLMA_102_48/M0                                                            r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   3.981         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.570%), Route: 0.281ns(60.430%)
=======
                                   net (fanout=2)        1.748       2.620         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.620 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.515         ntclkbufg_8      
 CLMA_110_120/CLK                                                          r       cmos2_d_d0[7]/opit_0/CLK

 CLMA_110_120/Q0                   tco                   0.182       3.697 r       cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.314       4.011         cmos2_d_d0[7]    
 CLMA_110_157/M2                                                           r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/D

 Data arrival time                                                   4.011         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.694%), Route: 0.314ns(63.306%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        1.919       2.947         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.947 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.872         ntclkbufg_7      
 CLMA_102_48/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
=======
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.946 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.871         ntclkbufg_8      
 CLMA_110_157/CLK                                                          r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                        -0.326       3.545                          
 clock uncertainty                                       0.200       3.745                          

 Hold time                                              -0.011       3.734                          

 Data required time                                                  3.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.734                          
 Data arrival time                                                   4.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMS_98_133/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       2.301       6.222         fram_buf/wr_buf/wr_cell1/write_en
 DRM_26_232/WEA[0]                                                         f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.222         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.763%), Route: 2.301ns(91.237%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      27.229         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Setup time                                             -0.009      27.222                          

 Data required time                                                 27.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.222                          
 Data arrival time                                                   6.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.000                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_114_140/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_114_140/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=18)       2.301       6.222         fram_buf/wr_buf/wr_cell1/wr_addr [1]
 DRM_26_232/ADA0[2]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]

 Data arrival time                                                   6.222         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.763%), Route: 2.301ns(91.237%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      27.229         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Setup time                                              0.000      27.231                          

 Data required time                                                 27.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.231                          
 Data arrival time                                                   6.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.009                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
=======
Startpoint  : cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[13]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.871
  Launch Clock Delay      :  3.515
  Clock Pessimism Removal :  -0.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748       2.620         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.620 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.895       3.515         ntclkbufg_8      
 CLMA_90_125/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK

 CLMA_90_125/Q1                    tco                   0.184       3.699 r       cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/Q
                                   net (fanout=1)        0.314       4.013         cmos2_8_16bit/pdata_i_reg [5]
 CLMA_90_129/M0                                                            r       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/D

 Data arrival time                                                   4.013         Logic Levels: 0  
                                                                                   Logic: 0.184ns(36.948%), Route: 0.314ns(63.052%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.946 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.925       3.871         ntclkbufg_8      
 CLMA_90_129/CLK                                                           r       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                        -0.326       3.545                          
 clock uncertainty                                       0.200       3.745                          

 Hold time                                              -0.011       3.734                          

 Data required time                                                  3.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.734                          
 Data arrival time                                                   4.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMS_98_133/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/CLK

 CLMS_98_133/Q0                    tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/genblk1.write_en/opit_0/Q
                                   net (fanout=17)       2.303       6.224         fram_buf/wr_buf/wr_cell1/write_en
 DRM_26_252/WEA[0]                                                         f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.224         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.756%), Route: 2.303ns(91.244%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 CLMS_170_193/CLK                                                          r       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/CLK

 CLMS_170_193/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/wr_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=18)       2.531       6.452         fram_buf/wr_buf/wr_cell1/wr_addr [1]
 DRM_26_356/ADA0[2]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]

 Data arrival time                                                   6.452         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.031%), Route: 2.531ns(91.969%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_4      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Setup time                                             -0.009      27.321                          

 Data required time                                                 27.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.321                          
 Data arrival time                                                   6.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.097                          
=======
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_5      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Setup time                                              0.000      27.330                          

 Data required time                                                 27.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.330                          
 Data arrival time                                                   6.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.878                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : cmos1_mix/de_o/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256
=======
Startpoint  : fram_buf/wr_buf/wr_cell1/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[9]/opit_0/CE
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 CLMS_162_129/CLK                                                          r       fram_buf/wr_buf/wr_cell1/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_162_129/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=39)       2.051       5.972         fram_buf/wr_buf/wr_cell1/x_cnt [0]
 CLMS_62_325/CE                                                            f       fram_buf/wr_buf/wr_cell1/genblk1.write_data[9]/opit_0/CE

 Data arrival time                                                   5.972         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.727%), Route: 2.051ns(90.273%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_5      
 CLMS_62_325/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[9]/opit_0/CLK
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Setup time                                             -0.476      26.854                          

 Data required time                                                 26.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.854                          
 Data arrival time                                                   5.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.882                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[25]/opit_0/CE
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 CLMS_162_129/CLK                                                          r       fram_buf/wr_buf/wr_cell1/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_162_129/Q0                   tco                   0.221       3.921 f       fram_buf/wr_buf/wr_cell1/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=39)       2.051       5.972         fram_buf/wr_buf/wr_cell1/x_cnt [0]
 CLMS_62_325/CE                                                            f       fram_buf/wr_buf/wr_cell1/genblk1.write_data[25]/opit_0/CE

 Data arrival time                                                   5.972         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.727%), Route: 2.051ns(90.273%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_5      
 CLMS_62_325/CLK                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[25]/opit_0/CLK
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Setup time                                             -0.476      26.854                          

 Data required time                                                 26.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.854                          
 Data arrival time                                                   5.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.882                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[3]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[3]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMS_130_49/CLK                                                           r       cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_130_49/Q0                    tco                   0.179       3.608 f       cmos1_mix/x_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.061       3.669         cmos1_mix/x_cnt [9]
 CLMA_130_48/A0                                                            f       cmos1_mix/de_o/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.669         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_5      
 CLMA_138_125/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[3]/opit_0/CLK

 CLMA_138_125/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[3]/opit_0/Q
                                   net (fanout=1)        0.140       3.753         fram_buf/wr_buf/wr_cell1/wr_data_1d [3]
 CLMA_138_128/M0                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[3]/opit_0/D

 Data arrival time                                                   3.753         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_130_48/CLK                                                           r       cmos1_mix/de_o/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                              -0.078       3.566                          

 Data required time                                                  3.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.566                          
 Data arrival time                                                   3.669                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 CLMA_138_128/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[3]/opit_0/CLK
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.200       3.659                          

 Hold time                                              -0.011       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   3.753                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_mix/pdata_o[12]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[1]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252
=======
Startpoint  : cmos1_8_16bit/pdata_out2[12]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[12]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMA_94_52/CLK                                                            r       cmos1_mix/pdata_o[12]/opit_0/CLK

 CLMA_94_52/Q2                     tco                   0.183       3.612 r       cmos1_mix/pdata_o[12]/opit_0/Q
                                   net (fanout=2)        0.136       3.748         cmos1_d_16bit[12]
 CLMA_90_56/M3                                                             r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[1]/opit_0/D

 Data arrival time                                                   3.748         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.367%), Route: 0.136ns(42.633%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_5      
 CLMA_110_108/CLK                                                          r       cmos1_8_16bit/pdata_out2[12]/opit_0/CLK

 CLMA_110_108/Y0                   tco                   0.236       3.665 r       cmos1_8_16bit/pdata_out2[12]/opit_0/Q
                                   net (fanout=1)        0.063       3.728         cmos1_8_16bit/pdata_out2 [12]
 CLMA_110_108/M0                                                           r       cmos1_8_16bit/pdata_o[12]/opit_0/D

 Data arrival time                                                   3.728         Logic Levels: 0  
                                                                                   Logic: 0.236ns(78.930%), Route: 0.063ns(21.070%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_90_56/CLK                                                            r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[1]/opit_0/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                              -0.011       3.637                          

 Data required time                                                  3.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.637                          
 Data arrival time                                                   3.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 CLMA_110_108/CLK                                                          r       cmos1_8_16bit/pdata_o[12]/opit_0/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.200       3.630                          

 Hold time                                              -0.011       3.619                          

 Data required time                                                  3.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.619                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos1_mix/pdata_o[6]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[22]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  -0.256
=======
Startpoint  : fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[13]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/genblk1.write_data[13]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.926       3.460         ntclkbufg_4      
 CLMA_74_52/CLK                                                            r       cmos1_mix/pdata_o[6]/opit_0/CLK

 CLMA_74_52/Q0                     tco                   0.182       3.642 r       cmos1_mix/pdata_o[6]/opit_0/Q
                                   net (fanout=2)        0.139       3.781         cmos1_d_16bit[6] 
 CLMA_74_56/M2                                                             r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[22]/opit_0/D

 Data arrival time                                                   3.781         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_5      
 CLMS_114_165/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[13]/opit_0/CLK

 CLMS_114_165/Q0                   tco                   0.182       3.611 r       fram_buf/wr_buf/wr_cell1/genblk1.wr_data_1d[13]/opit_0/Q
                                   net (fanout=1)        0.137       3.748         fram_buf/wr_buf/wr_cell1/wr_data_1d [13]
 CLMA_110_168/M0                                                           r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[13]/opit_0/D

 Data arrival time                                                   3.748         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.961       3.736         ntclkbufg_4      
 CLMA_74_56/CLK                                                            r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[22]/opit_0/CLK
 clock pessimism                                        -0.256       3.480                          
 clock uncertainty                                       0.200       3.680                          

 Hold time                                              -0.011       3.669                          

 Data required time                                                  3.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.669                          
 Data arrival time                                                   3.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 CLMA_110_168/CLK                                                          r       fram_buf/wr_buf/wr_cell1/genblk1.write_data[13]/opit_0/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Hold time                                              -0.011       3.637                          

 Data required time                                                  3.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.637                          
 Data arrival time                                                   3.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[7]/opit_0/CE
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  6.526
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607
=======
  Capture Clock Delay     :  6.685
  Launch Clock Delay      :  7.352
  Clock Pessimism Removal :  0.637
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_137/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_110_137/Q2                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=17)       1.863       9.249         fram_buf/wr_buf/wr_cell3/wr_addr [7]
 DRM_142_24/ADA0[8]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   9.249         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.690%), Route: 1.863ns(89.310%)
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 CLMA_118_116/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_118_116/Q3                   tco                   0.220       7.572 f       fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=37)       1.977       9.549         fram_buf/wr_buf/wr_cell3/x_cnt [0]
 CLMS_50_225/CE                                                            f       fram_buf/wr_buf/wr_cell3/genblk1.write_data[7]/opit_0/CE

 Data arrival time                                                   9.549         Logic Levels: 0  
                                                                                   Logic: 0.220ns(10.014%), Route: 1.977ns(89.986%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      30.326         ntclkbufg_3      
 DRM_142_24/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.933                          
 clock uncertainty                                      -0.250      30.683                          

 Setup time                                              0.031      30.714                          

 Data required time                                                 30.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.714                          
 Data arrival time                                                   9.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.465                          
=======
                                   net (fanout=2)        3.435      28.107         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.307 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.307         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.307 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.590         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.590 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      30.485         ntclkbufg_4      
 CLMS_50_225/CLK                                                           r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[7]/opit_0/CLK
 clock pessimism                                         0.637      31.122                          
 clock uncertainty                                      -0.250      30.872                          

 Setup time                                             -0.476      30.396                          

 Data required time                                                 30.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.396                          
 Data arrival time                                                   9.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.847                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.538
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607
=======
Startpoint  : fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[23]/opit_0/CE
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.685
  Launch Clock Delay      :  7.352
  Clock Pessimism Removal :  0.637
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_137/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/CLK

 CLMA_110_137/Q2                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/wr_addr[8]/opit_0_A2Q21/Q0
                                   net (fanout=17)       1.862       9.248         fram_buf/wr_buf/wr_cell3/wr_addr [7]
 DRM_26_4/ADA0[8]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[8]

 Data arrival time                                                   9.248         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.695%), Route: 1.862ns(89.305%)
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 CLMA_118_116/CLK                                                          r       fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_118_116/Q3                   tco                   0.220       7.572 f       fram_buf/wr_buf/wr_cell3/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=37)       1.977       9.549         fram_buf/wr_buf/wr_cell3/x_cnt [0]
 CLMS_50_225/CE                                                            f       fram_buf/wr_buf/wr_cell3/genblk1.write_data[23]/opit_0/CE

 Data arrival time                                                   9.549         Logic Levels: 0  
                                                                                   Logic: 0.220ns(10.014%), Route: 1.977ns(89.986%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.907      30.338         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.945                          
 clock uncertainty                                      -0.250      30.695                          

 Setup time                                              0.031      30.726                          

 Data required time                                                 30.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.726                          
 Data arrival time                                                   9.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.478                          
=======
                                   net (fanout=2)        3.435      28.107         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.307 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.307         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.307 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.590         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.590 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      30.485         ntclkbufg_4      
 CLMS_50_225/CLK                                                           r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[23]/opit_0/CLK
 clock pessimism                                         0.637      31.122                          
 clock uncertainty                                      -0.250      30.872                          

 Setup time                                             -0.476      30.396                          

 Data required time                                                 30.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.396                          
 Data arrival time                                                   9.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.847                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.538
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607
=======
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.795
  Launch Clock Delay      :  7.352
  Clock Pessimism Removal :  0.637
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_133/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_110_133/Q0                   tco                   0.221       7.384 f       fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=18)       1.832       9.216         fram_buf/wr_buf/wr_cell3/wr_addr [1]
 DRM_26_4/ADA0[2]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[2]

 Data arrival time                                                   9.216         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.765%), Route: 1.832ns(89.235%)
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 CLMA_126_112/CLK                                                          r       fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/CLK

 CLMA_126_112/Q1                   tco                   0.223       7.575 f       fram_buf/wr_buf/wr_cell3/wr_addr[2]/opit_0_A2Q21/Q1
                                   net (fanout=19)       2.550      10.125         fram_buf/wr_buf/wr_cell3/wr_addr [2]
 DRM_54_356/ADA0[3]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]

 Data arrival time                                                  10.125         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.042%), Route: 2.550ns(91.958%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.907      30.338         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.945                          
 clock uncertainty                                      -0.250      30.695                          

 Setup time                                              0.000      30.695                          

 Data required time                                                 30.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.695                          
 Data arrival time                                                   9.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.479                          
=======
                                   net (fanout=2)        3.435      28.107         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.307 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.307         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.307 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.590         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.590 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      30.595         ntclkbufg_4      
 DRM_54_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.637      31.232                          
 clock uncertainty                                      -0.250      30.982                          

 Setup time                                              0.000      30.982                          

 Data required time                                                 30.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.982                          
 Data arrival time                                                  10.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.857                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[1]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[1]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.618
=======
Startpoint  : cmos2_mix/pdata_o[0]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[27]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.464
  Launch Clock Delay      :  6.795
  Clock Pessimism Removal :  -0.654
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMS_94_49/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[1]/opit_0/CLK

 CLMS_94_49/Q3                     tco                   0.182       6.708 r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[1]/opit_0/Q
                                   net (fanout=1)        0.285       6.993         fram_buf/wr_buf/wr_cell3/wr_data_1d [1]
 CLMS_98_49/M2                                                             r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[1]/opit_0/D

 Data arrival time                                                   6.993         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.972%), Route: 0.285ns(61.028%)
=======
                                   net (fanout=2)        3.435       4.307         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.507 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.507         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.507 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.790         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.790 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005       6.795         ntclkbufg_4      
 CLMA_58_300/CLK                                                           r       cmos2_mix/pdata_o[0]/opit_0/CLK

 CLMA_58_300/Q1                    tco                   0.184       6.979 r       cmos2_mix/pdata_o[0]/opit_0/Q
                                   net (fanout=2)        0.276       7.255         cmos2_d_16bit[0] 
 CLMA_58_296/M1                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[27]/opit_0/D

 Data arrival time                                                   7.255         Logic Levels: 0  
                                                                                   Logic: 0.184ns(40.000%), Route: 0.276ns(60.000%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMS_98_49/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[1]/opit_0/CLK
 clock pessimism                                        -0.618       6.545                          
 clock uncertainty                                       0.200       6.745                          

 Hold time                                              -0.011       6.734                          

 Data required time                                                  6.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.734                          
 Data arrival time                                                   6.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.037       7.464         ntclkbufg_4      
 CLMA_58_296/CLK                                                           r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[27]/opit_0/CLK
 clock pessimism                                        -0.654       6.810                          
 clock uncertainty                                       0.200       7.010                          

 Hold time                                              -0.011       6.999                          

 Data required time                                                  6.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.999                          
 Data arrival time                                                   7.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : cmos2_mix/pdata_o[5]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/D
=======
Startpoint  : cmos2_8_16bit/pdata_o[1]/opit_0/CLK
Endpoint    : cmos2_mix/pdata_o[1]/opit_0/D
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.618
=======
  Capture Clock Delay     :  7.464
  Launch Clock Delay      :  6.795
  Clock Pessimism Removal :  -0.650
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_98_56/CLK                                                            r       cmos2_mix/pdata_o[5]/opit_0/CLK

 CLMA_98_56/Y0                     tco                   0.236       6.762 r       cmos2_mix/pdata_o[5]/opit_0/Q
                                   net (fanout=2)        0.277       7.039         cmos2_d_16bit[5] 
 CLMS_94_49/CD                                                             r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/D

 Data arrival time                                                   7.039         Logic Levels: 0  
                                                                                   Logic: 0.236ns(46.004%), Route: 0.277ns(53.996%)
=======
                                   net (fanout=2)        3.435       4.307         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.507 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.507         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.507 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.790         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.790 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005       6.795         ntclkbufg_4      
 CLMA_58_276/CLK                                                           r       cmos2_8_16bit/pdata_o[1]/opit_0/CLK

 CLMA_58_276/Y0                    tco                   0.236       7.031 r       cmos2_8_16bit/pdata_o[1]/opit_0/Q
                                   net (fanout=1)        0.231       7.262         pdata_2[1]       
 CLMA_78_272/M0                                                            r       cmos2_mix/pdata_o[1]/opit_0/D

 Data arrival time                                                   7.262         Logic Levels: 0  
                                                                                   Logic: 0.236ns(50.535%), Route: 0.231ns(49.465%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.037       7.464         ntclkbufg_4      
 CLMA_78_272/CLK                                                           r       cmos2_mix/pdata_o[1]/opit_0/CLK
 clock pessimism                                        -0.650       6.814                          
 clock uncertainty                                       0.200       7.014                          

 Hold time                                              -0.011       7.003                          

 Data required time                                                  7.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.003                          
 Data arrival time                                                   7.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[15]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[15]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.352
  Launch Clock Delay      :  6.685
  Clock Pessimism Removal :  -0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.435       4.307         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.507 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.507         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.507 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.790         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.790 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.685         ntclkbufg_4      
 CLMS_78_145/CLK                                                           r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[15]/opit_0/CLK

 CLMS_78_145/Q3                    tco                   0.182       6.867 r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[15]/opit_0/Q
                                   net (fanout=1)        0.286       7.153         fram_buf/wr_buf/wr_cell3/wr_data_1d [15]
 CLMS_78_153/M3                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[15]/opit_0/D

 Data arrival time                                                   7.153         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.889%), Route: 0.286ns(61.111%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMS_94_49/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[5]/opit_0/CLK
 clock pessimism                                        -0.618       6.545                          
 clock uncertainty                                       0.200       6.745                          

 Hold time                                               0.034       6.779                          

 Data required time                                                  6.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.779                          
 Data arrival time                                                   7.039                          
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 CLMS_78_153/CLK                                                           r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[15]/opit_0/CLK
 clock pessimism                                        -0.652       6.700                          
 clock uncertainty                                       0.200       6.900                          

 Hold time                                              -0.011       6.889                          

 Data required time                                                  6.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.889                          
 Data arrival time                                                   7.153                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[0]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/genblk1.write_data[0]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_98_100/CLK                                                           r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[0]/opit_0/CLK

 CLMA_98_100/Q2                    tco                   0.183       6.709 r       fram_buf/wr_buf/wr_cell3/genblk1.wr_data_1d[0]/opit_0/Q
                                   net (fanout=1)        0.286       6.995         fram_buf/wr_buf/wr_cell3/wr_data_1d [0]
 CLMA_90_97/M2                                                             r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[0]/opit_0/D

 Data arrival time                                                   6.995         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.019%), Route: 0.286ns(60.981%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_90_97/CLK                                                            r       fram_buf/wr_buf/wr_cell3/genblk1.write_data[0]/opit_0/CLK
 clock pessimism                                        -0.618       6.545                          
 clock uncertainty                                       0.200       6.745                          

 Hold time                                              -0.011       6.734                          

 Data required time                                                  6.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.734                          
 Data arrival time                                                   6.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK
=======
Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_190_212/CLK                                                          r       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK

 CLMA_190_212/Q2                   tco                   0.223       3.316 f       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         fram_buf/rd_buf/y_cnt [7]
 CLMS_186_213/Y2                   td                    0.381       3.865 f       fram_buf/rd_buf/u_osd_display/N15_17/gateop_perm/Z
                                   net (fanout=1)        0.151       4.016         fram_buf/rd_buf/u_osd_display/_N70211
 CLMS_186_213/Y1                   td                    0.151       4.167 f       fram_buf/rd_buf/u_osd_display/N15_20/gateop_perm/Z
                                   net (fanout=1)        0.256       4.423         fram_buf/rd_buf/u_osd_display/_N70214
 CLMS_190_217/Y1                   td                    0.151       4.574 f       fram_buf/rd_buf/u_osd_display/N15_23/gateop_perm/Z
                                   net (fanout=2)        0.895       5.469         fram_buf/rd_buf/u_osd_display/_N70217
 CLMA_230_184/Y1                   td                    0.151       5.620 f       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.448       6.068         fram_buf/rd_buf/u_osd_display/N97
 CLMA_230_173/CECO                 td                    0.132       6.200 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.200         ntR810           
 CLMA_230_177/CECO                 td                    0.132       6.332 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.332         ntR809           
 CLMA_230_181/CECO                 td                    0.132       6.464 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       6.464         ntR808           
 CLMA_230_185/CECI                                                         f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE

 Data arrival time                                                   6.464         Logic Levels: 7  
                                                                                   Logic: 1.453ns(43.103%), Route: 1.918ns(56.897%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895      15.706         ntclkbufg_2      
 CLMA_230_185/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      15.894                          
 clock uncertainty                                      -0.150      15.744                          

 Setup time                                             -0.576      15.168                          

 Data required time                                                 15.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.168                          
 Data arrival time                                                   6.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.704                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_3      
 CLMA_270_144/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMA_270_144/Q1                   tco                   0.223       3.316 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.974       4.290         de_re            
 CLMA_250_221/Y3                   td                    0.358       4.648 f       fram_buf/rd_buf/u_osd_display/N15_19/gateop_perm/Z
                                   net (fanout=1)        0.152       4.800         fram_buf/rd_buf/u_osd_display/_N70301
 CLMA_250_221/Y1                   td                    0.151       4.951 f       fram_buf/rd_buf/u_osd_display/N15_22/gateop_perm/Z
                                   net (fanout=2)        1.526       6.477         fram_buf/rd_buf/u_osd_display/_N70304
 CLMA_302_349/Y0                   td                    0.264       6.741 f       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.369       7.110         fram_buf/rd_buf/u_osd_display/N97
 CLMA_310_352/CECO                 td                    0.132       7.242 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.242         ntR2526          
 CLMA_310_356/CECO                 td                    0.132       7.374 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.374         ntR2525          
 CLMA_310_360/CECO                 td                    0.132       7.506 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       7.506         ntR2524          
 CLMA_310_364/CECI                                                         f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CE

 Data arrival time                                                   7.506         Logic Levels: 6  
                                                                                   Logic: 1.392ns(31.543%), Route: 3.021ns(68.457%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.880 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.880         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.381         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.459 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      15.062         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.062 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      16.067         ntclkbufg_3      
 CLMA_310_364/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.177      16.244                          
 clock uncertainty                                      -0.150      16.094                          

 Setup time                                             -0.576      15.518                          

 Data required time                                                 15.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.518                          
 Data arrival time                                                   7.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.012                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/M
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_194_212/CLK                                                          r       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_194_212/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/x_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.151       3.467         fram_buf/rd_buf/x_cnt [2]
 CLMA_194_213/Y0                   td                    0.264       3.731 f       fram_buf/rd_buf/N25_mux2_3/gateop_perm/Z
                                   net (fanout=2)        0.170       3.901         fram_buf/rd_buf/_N2935
 CLMS_190_213/Y3                   td                    0.360       4.261 f       fram_buf/rd_buf/N29_mux6/gateop_perm/Z
                                   net (fanout=1)        0.256       4.517         fram_buf/rd_buf/_N2969
 CLMS_190_217/Y2                   td                    0.150       4.667 f       fram_buf/rd_buf/N29_mux12_1/gateop_perm/Z
                                   net (fanout=33)       0.925       5.592         fram_buf/rd_buf/N29
 CLMA_150_264/Y0                   td                    0.226       5.818 f       fram_buf/rd_buf/N31_6[64]/gateop_perm/Z
                                   net (fanout=16)       1.068       6.886         fram_buf/rd_buf/rd_cnt_part [0]
 CLMA_194_221/M0                                                           f       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/M

 Data arrival time                                                   6.886         Logic Levels: 4  
                                                                                   Logic: 1.223ns(32.244%), Route: 2.570ns(67.756%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895      15.706         ntclkbufg_2      
 CLMA_194_221/CLK                                                          r       fram_buf/rd_buf/genblk1.read_data[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.192      15.898                          
 clock uncertainty                                      -0.150      15.748                          

 Setup time                                             -0.077      15.671                          

 Data required time                                                 15.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.671                          
 Data arrival time                                                   6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.785                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK
=======
Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_190_212/CLK                                                          r       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/CLK

 CLMA_190_212/Q2                   tco                   0.223       3.316 f       fram_buf/rd_buf/y_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.168       3.484         fram_buf/rd_buf/y_cnt [7]
 CLMS_186_213/Y2                   td                    0.381       3.865 f       fram_buf/rd_buf/u_osd_display/N15_17/gateop_perm/Z
                                   net (fanout=1)        0.151       4.016         fram_buf/rd_buf/u_osd_display/_N70211
 CLMS_186_213/Y1                   td                    0.151       4.167 f       fram_buf/rd_buf/u_osd_display/N15_20/gateop_perm/Z
                                   net (fanout=1)        0.256       4.423         fram_buf/rd_buf/u_osd_display/_N70214
 CLMS_190_217/Y1                   td                    0.151       4.574 f       fram_buf/rd_buf/u_osd_display/N15_23/gateop_perm/Z
                                   net (fanout=2)        0.895       5.469         fram_buf/rd_buf/u_osd_display/_N70217
 CLMA_230_184/Y1                   td                    0.151       5.620 f       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.448       6.068         fram_buf/rd_buf/u_osd_display/N97
 CLMA_230_173/CECO                 td                    0.132       6.200 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.200         ntR810           
 CLMA_230_177/CECO                 td                    0.132       6.332 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.332         ntR809           
 CLMA_230_181/CECI                                                         f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CE

 Data arrival time                                                   6.332         Logic Levels: 6  
                                                                                   Logic: 1.321ns(40.784%), Route: 1.918ns(59.216%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895      15.706         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      15.894                          
 clock uncertainty                                      -0.150      15.744                          

 Setup time                                             -0.576      15.168                          

 Data required time                                                 15.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.168                          
 Data arrival time                                                   6.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.836                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_3      
 CLMA_270_144/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMA_270_144/Q1                   tco                   0.223       3.316 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.974       4.290         de_re            
 CLMA_250_221/Y3                   td                    0.358       4.648 f       fram_buf/rd_buf/u_osd_display/N15_19/gateop_perm/Z
                                   net (fanout=1)        0.152       4.800         fram_buf/rd_buf/u_osd_display/_N70301
 CLMA_250_221/Y1                   td                    0.151       4.951 f       fram_buf/rd_buf/u_osd_display/N15_22/gateop_perm/Z
                                   net (fanout=2)        1.526       6.477         fram_buf/rd_buf/u_osd_display/_N70304
 CLMA_302_349/Y0                   td                    0.264       6.741 f       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.369       7.110         fram_buf/rd_buf/u_osd_display/N97
 CLMA_310_352/CECO                 td                    0.132       7.242 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.242         ntR2526          
 CLMA_310_356/CECO                 td                    0.132       7.374 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.374         ntR2525          
 CLMA_310_360/CECI                                                         f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CE

 Data arrival time                                                   7.374         Logic Levels: 5  
                                                                                   Logic: 1.260ns(29.432%), Route: 3.021ns(70.568%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.880 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.880         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.381         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.459 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      15.062         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.062 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      16.067         ntclkbufg_3      
 CLMA_310_360/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.177      16.244                          
 clock uncertainty                                      -0.150      16.094                          

 Setup time                                             -0.576      15.518                          

 Data required time                                                 15.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.518                          
 Data arrival time                                                   7.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.144                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_3      
 CLMA_270_144/CLK                                                          r       sync_vg/de_re/opit_0_inv_L5Q_perm/CLK

 CLMA_270_144/Q1                   tco                   0.223       3.316 f       sync_vg/de_re/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.974       4.290         de_re            
 CLMA_250_221/Y3                   td                    0.358       4.648 f       fram_buf/rd_buf/u_osd_display/N15_19/gateop_perm/Z
                                   net (fanout=1)        0.152       4.800         fram_buf/rd_buf/u_osd_display/_N70301
 CLMA_250_221/Y1                   td                    0.151       4.951 f       fram_buf/rd_buf/u_osd_display/N15_22/gateop_perm/Z
                                   net (fanout=2)        1.526       6.477         fram_buf/rd_buf/u_osd_display/_N70304
 CLMA_302_349/Y0                   td                    0.264       6.741 f       fram_buf/rd_buf/u_osd_display/N97_1/gateop_perm/Z
                                   net (fanout=3)        0.369       7.110         fram_buf/rd_buf/u_osd_display/N97
 CLMA_310_352/CECO                 td                    0.132       7.242 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.242         ntR2526          
 CLMA_310_356/CECO                 td                    0.132       7.374 f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.374         ntR2525          
 CLMA_310_360/CECI                                                         f       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CE

 Data arrival time                                                   7.374         Logic Levels: 5  
                                                                                   Logic: 1.260ns(29.432%), Route: 3.021ns(70.568%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.880 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.880         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.381         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.459 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      15.062         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.062 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      16.067         ntclkbufg_3      
 CLMA_310_360/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.177      16.244                          
 clock uncertainty                                      -0.150      16.094                          

 Setup time                                             -0.576      15.518                          

 Data required time                                                 15.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.518                          
 Data arrival time                                                   7.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.144                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005       2.996         ntclkbufg_3      
 CLMA_310_360/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CLK

 CLMA_310_360/Q3                   tco                   0.182       3.178 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.222       3.400         fram_buf/rd_buf/u_osd_display/osd_ram_addr [11]
 DRM_306_356/ADA0[11]                                                      r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   3.400         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.050%), Route: 0.222ns(54.950%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.037       3.205         ntclkbufg_3      
 DRM_306_356/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005       2.996         ntclkbufg_3      
 CLMA_310_360/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/CLK

 CLMA_310_360/Q2                   tco                   0.183       3.179 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[11]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.224       3.403         fram_buf/rd_buf/u_osd_display/osd_ram_addr [10]
 DRM_306_356/ADA0[10]                                                      r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.963%), Route: 0.224ns(55.037%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.037       3.205         ntclkbufg_3      
 DRM_306_356/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
<<<<<<< HEAD
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.209
=======
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005       2.996         ntclkbufg_2      
 CLMA_158_264/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_264/Q3                   tco                   0.178       3.174 f       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.063       3.237         fram_buf/rd_buf/rd_cell2/rd_addr [0]
 CLMA_158_264/D4                                                           f       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.237         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005       2.996         ntclkbufg_3      
 CLMA_310_360/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/CLK

 CLMA_310_360/Q0                   tco                   0.182       3.178 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[9]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.227       3.405         fram_buf/rd_buf/u_osd_display/osd_ram_addr [8]
 DRM_306_356/ADA0[8]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   3.405         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.499%), Route: 0.227ns(55.501%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.037       3.205         ntclkbufg_2      
 CLMA_158_264/CLK                                                          r       fram_buf/rd_buf/rd_cell2/rd_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.996                          
 clock uncertainty                                       0.000       2.996                          

 Hold time                                              -0.028       2.968                          

 Data required time                                                  2.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.968                          
 Data arrival time                                                   3.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/num_1d[2]/opit_0/CLK
Endpoint    : fram_buf/rd_buf/num_2d[2]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMS_242_185/CLK                                                          r       fram_buf/rd_buf/num_1d[2]/opit_0/CLK

 CLMS_242_185/Q0                   tco                   0.179       3.065 f       fram_buf/rd_buf/num_1d[2]/opit_0/Q
                                   net (fanout=1)        0.134       3.199         fram_buf/rd_buf/num_1d [2]
 CLMS_242_185/CD                                                           f       fram_buf/rd_buf/num_2d[2]/opit_0/D

 Data arrival time                                                   3.199         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.188%), Route: 0.134ns(42.812%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMS_242_185/CLK                                                          r       fram_buf/rd_buf/num_2d[2]/opit_0/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[3]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMA_230_173/CLK                                                          r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/CLK

 CLMA_230_173/Q3                   tco                   0.182       3.068 r       fram_buf/rd_buf/u_osd_display/osd_ram_addr[3]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.208       3.276         fram_buf/rd_buf/u_osd_display/osd_ram_addr [3]
 DRM_234_168/ADA0[3]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[3]

 Data arrival time                                                   3.276         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.667%), Route: 0.208ns(53.333%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 DRM_234_168/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.078       2.983                          

 Data required time                                                  2.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.983                          
 Data arrival time                                                   3.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.224       3.313 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.071       3.384         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.378       3.762 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.257       4.019         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.151       4.170 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.275       4.445         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.380       4.825 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.388       5.213         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.150       5.363 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.260       5.623         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_53/Y1                    td                    0.162       5.785 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.163       5.948         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_49/Y3                    td                    0.360       6.308 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.253       6.561         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_52/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.561         Logic Levels: 6  
                                                                                   Logic: 1.805ns(51.987%), Route: 1.667ns(48.013%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_1      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.883                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.224       3.313 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.071       3.384         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.378       3.762 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.257       4.019         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.151       4.170 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.275       4.445         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.380       4.825 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.388       5.213         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.150       5.363 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.260       5.623         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_53/Y1                    td                    0.162       5.785 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.163       5.948         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_270_49/Y3                    td                    0.360       6.308 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.253       6.561         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_52/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.561         Logic Levels: 6  
                                                                                   Logic: 1.805ns(51.987%), Route: 1.667ns(48.013%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_1      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.883                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_262_57/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_57/Q1                    tco                   0.224       3.313 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.071       3.384         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_262_56/Y0                    td                    0.378       3.762 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.257       4.019         ms72xx_ctl/ms7200_ctl/_N63208
 CLMS_266_57/Y3                    td                    0.151       4.170 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.275       4.445         ms72xx_ctl/ms7200_ctl/_N63214
 CLMA_270_60/Y0                    td                    0.380       4.825 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.388       5.213         ms72xx_ctl/ms7200_ctl/N261
 CLMS_270_49/Y2                    td                    0.162       5.375 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.278       5.653         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_274_56/Y1                    td                    0.359       6.012 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=20)       0.469       6.481         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_282_60/CE                                                            f       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.481         Logic Levels: 5  
                                                                                   Logic: 1.654ns(48.762%), Route: 1.738ns(51.238%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_1      
 CLMA_282_60/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.963                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_1      
 CLMA_230_53/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_53/Q2                    tco                   0.183       3.065 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.199       3.264         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_44/ADB0[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   3.264         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.906%), Route: 0.199ns(52.094%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 DRM_234_44/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[6]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_1      
 CLMA_230_53/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_230_53/Q1                    tco                   0.184       3.066 r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.201       3.267         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_234_44/ADB0[6]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[6]

 Data arrival time                                                   3.267         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 DRM_234_44/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.267                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.037       3.205         ntclkbufg_3      
 DRM_306_356/CLKA[0]                                                       r       fram_buf/rd_buf/u_osd_display/osd_rom_m0/U_ipml_rom_osd_rom/U_ipml_spram_osd_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.127       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                   3.405                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188
=======
Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.037       3.201         ntclkbufg_2      
 CLMA_282_292/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_292/Q3                   tco                   0.220       3.421 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.383       3.804         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_270_297/Y3                   td                    0.222       4.026 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.150       4.176         ms72xx_ctl/ms7200_ctl/_N63288
 CLMS_270_297/Y2                   td                    0.162       4.338 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.154       4.492         ms72xx_ctl/ms7200_ctl/_N63294
 CLMS_270_297/Y1                   td                    0.151       4.643 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=19)       0.488       5.131         ms72xx_ctl/ms7200_ctl/N261
 CLMA_282_284/Y1                   td                    0.151       5.282 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.530       5.812         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_282_317/Y2                   td                    0.220       6.032 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.328       6.360         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_325/CECO                 td                    0.141       6.501 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.501         ntR2592          
 CLMS_274_329/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.501         Logic Levels: 6  
                                                                                   Logic: 1.267ns(38.394%), Route: 2.033ns(61.606%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.005     102.992         ntclkbufg_2      
 CLMS_274_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.190     103.182                          
 clock uncertainty                                      -0.150     103.032                          

 Setup time                                             -0.563     102.469                          

 Data required time                                                102.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.469                          
 Data arrival time                                                   6.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.968                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.037       3.201         ntclkbufg_2      
 CLMA_282_292/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_292/Q3                   tco                   0.220       3.421 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.383       3.804         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_270_297/Y3                   td                    0.222       4.026 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.150       4.176         ms72xx_ctl/ms7200_ctl/_N63288
 CLMS_270_297/Y2                   td                    0.162       4.338 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.154       4.492         ms72xx_ctl/ms7200_ctl/_N63294
 CLMS_270_297/Y1                   td                    0.151       4.643 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=19)       0.488       5.131         ms72xx_ctl/ms7200_ctl/N261
 CLMA_282_284/Y1                   td                    0.151       5.282 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.530       5.812         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_282_317/Y2                   td                    0.220       6.032 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.328       6.360         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_325/CECO                 td                    0.141       6.501 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.501         ntR2592          
 CLMS_274_329/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.501         Logic Levels: 6  
                                                                                   Logic: 1.267ns(38.394%), Route: 2.033ns(61.606%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.005     102.992         ntclkbufg_2      
 CLMS_274_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.190     103.182                          
 clock uncertainty                                      -0.150     103.032                          

 Setup time                                             -0.563     102.469                          

 Data required time                                                102.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.469                          
 Data arrival time                                                   6.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.968                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.037       3.201         ntclkbufg_2      
 CLMA_282_292/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_282_292/Q3                   tco                   0.220       3.421 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.383       3.804         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_270_297/Y3                   td                    0.222       4.026 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.150       4.176         ms72xx_ctl/ms7200_ctl/_N63288
 CLMS_270_297/Y2                   td                    0.162       4.338 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.154       4.492         ms72xx_ctl/ms7200_ctl/_N63294
 CLMS_270_297/Y1                   td                    0.151       4.643 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=19)       0.488       5.131         ms72xx_ctl/ms7200_ctl/N261
 CLMA_282_284/Y1                   td                    0.151       5.282 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.530       5.812         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_282_317/Y2                   td                    0.220       6.032 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.328       6.360         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_325/CECO                 td                    0.141       6.501 r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.501         ntR2592          
 CLMS_274_329/CECI                                                         r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.501         Logic Levels: 6  
                                                                                   Logic: 1.267ns(38.394%), Route: 2.033ns(61.606%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.005     102.992         ntclkbufg_2      
 CLMS_274_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.190     103.182                          
 clock uncertainty                                      -0.150     103.032                          

 Setup time                                             -0.563     102.469                          

 Data required time                                                102.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.469                          
 Data arrival time                                                   6.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.968                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[2]/opit_0/D
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.194
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_1      
 CLMA_230_53/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_53/Q3                    tco                   0.182       3.064 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.203       3.267         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_234_44/ADB0[8]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]

 Data arrival time                                                   3.267         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.005       2.992         ntclkbufg_2      
 CLMA_286_272/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK

 CLMA_286_272/Q2                   tco                   0.180       3.172 f       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.303         ms72xx_ctl/iic_dri_rx/receiv_data [2]
 CLMA_286_273/AD                                                           f       ms72xx_ctl/iic_dri_rx/data_out[2]/opit_0/D

 Data arrival time                                                   3.303         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.878%), Route: 0.131ns(42.122%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 DRM_234_44/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.037       3.201         ntclkbufg_2      
 CLMA_286_273/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[2]/opit_0/CLK
 clock pessimism                                        -0.194       3.007                          
 clock uncertainty                                       0.000       3.007                          

 Hold time                                               0.040       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/D
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.005       2.992         ntclkbufg_2      
 CLMA_286_272/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK

 CLMA_286_272/Q3                   tco                   0.178       3.170 f       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.301         ms72xx_ctl/iic_dri_rx/receiv_data [3]
 CLMA_286_272/AD                                                           f       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/D

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.037       3.201         ntclkbufg_2      
 CLMA_286_272/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.208       2.993                          
 clock uncertainty                                       0.000       2.993                          

 Hold time                                               0.040       3.033                          

 Data required time                                                  3.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.033                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/D
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.005       2.992         ntclkbufg_2      
 CLMA_298_284/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/CLK

 CLMA_298_284/Q0                   tco                   0.182       3.174 r       ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.313         ms72xx_ctl/iic_dri_tx/receiv_data [7]
 CLMA_302_285/AD                                                           r       ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/D

 Data arrival time                                                   3.313         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      1.037       3.201         ntclkbufg_2      
 CLMA_302_285/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/CLK
 clock pessimism                                        -0.190       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Hold time                                               0.034       3.045                          

 Data required time                                                  3.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.045                          
 Data arrival time                                                   3.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.260       3.579         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.380       3.959 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.210         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.224       4.434 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.278       4.712         coms1_reg_config/N8
                                   td                    0.365       5.077 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.077         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.044       5.121 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         coms1_reg_config/_N5498
                                   td                    0.044       5.165 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         coms1_reg_config/_N5500
 CLMS_134_29/COUT                  td                    0.044       5.209 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.209         coms1_reg_config/_N5502
 CLMS_134_33/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.209         Logic Levels: 4  
                                                                                   Logic: 1.321ns(62.607%), Route: 0.789ns(37.393%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_21/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.356       3.675         coms1_reg_config/clock_20k_cnt [0]
 CLMA_298_12/Y1                    td                    0.355       4.030 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.186       4.216         coms1_reg_config/_N775
 CLMA_298_20/Y0                    td                    0.264       4.480 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.365       4.845         coms1_reg_config/N8
                                   td                    0.365       5.210 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.210         coms1_reg_config/_N5512
 CLMS_294_13/COUT                  td                    0.044       5.254 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.254         coms1_reg_config/_N5514
                                   td                    0.044       5.298 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.298         coms1_reg_config/_N5516
 CLMS_294_17/COUT                  td                    0.044       5.342 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.342         coms1_reg_config/_N5518
 CLMS_294_21/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.342         Logic Levels: 4  
                                                                                   Logic: 1.336ns(59.563%), Route: 0.907ns(40.437%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.206      43.098                          
 clock uncertainty                                      -0.150      42.948                          

 Setup time                                             -0.132      42.816                          

 Data required time                                                 42.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.816                          
<<<<<<< HEAD
 Data arrival time                                                   5.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.607                          
=======
 Data arrival time                                                   5.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.474                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.260       3.579         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.380       3.959 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.210         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.224       4.434 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.278       4.712         coms1_reg_config/N8
                                   td                    0.365       5.077 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.077         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.044       5.121 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         coms1_reg_config/_N5498
                                   td                    0.044       5.165 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         coms1_reg_config/_N5500
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.165         Logic Levels: 3  
                                                                                   Logic: 1.277ns(61.810%), Route: 0.789ns(38.190%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_21/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.356       3.675         coms1_reg_config/clock_20k_cnt [0]
 CLMA_298_12/Y1                    td                    0.355       4.030 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.186       4.216         coms1_reg_config/_N775
 CLMA_298_20/Y0                    td                    0.264       4.480 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.365       4.845         coms1_reg_config/N8
                                   td                    0.365       5.210 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.210         coms1_reg_config/_N5512
 CLMS_294_13/COUT                  td                    0.044       5.254 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.254         coms1_reg_config/_N5514
                                   td                    0.044       5.298 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.298         coms1_reg_config/_N5516
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.298         Logic Levels: 3  
                                                                                   Logic: 1.292ns(58.754%), Route: 0.907ns(41.246%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMS_294_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.128      42.806                          

 Data required time                                                 42.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.806                          
<<<<<<< HEAD
 Data arrival time                                                   5.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.641                          
=======
 Data arrival time                                                   5.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.508                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.260       3.579         coms1_reg_config/clock_20k_cnt [0]
 CLMA_134_28/Y0                    td                    0.380       3.959 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.210         coms1_reg_config/_N759
 CLMA_134_32/Y1                    td                    0.224       4.434 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.278       4.712         coms1_reg_config/N8
                                   td                    0.365       5.077 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.077         coms1_reg_config/_N5496
 CLMS_134_25/COUT                  td                    0.044       5.121 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         coms1_reg_config/_N5498
 CLMS_134_29/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.121         Logic Levels: 3  
                                                                                   Logic: 1.233ns(60.979%), Route: 0.789ns(39.021%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_21/Q3                    tco                   0.220       3.319 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.356       3.675         coms1_reg_config/clock_20k_cnt [0]
 CLMA_298_12/Y1                    td                    0.355       4.030 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.186       4.216         coms1_reg_config/_N775
 CLMA_298_20/Y0                    td                    0.264       4.480 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.365       4.845         coms1_reg_config/N8
                                   td                    0.365       5.210 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.210         coms1_reg_config/_N5512
 CLMS_294_13/COUT                  td                    0.044       5.254 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.254         coms1_reg_config/_N5514
 CLMS_294_17/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.254         Logic Levels: 3  
                                                                                   Logic: 1.248ns(57.912%), Route: 0.907ns(42.088%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000      41.997 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.892         ntclkbufg_9      
 CLMS_294_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.192      43.084                          
 clock uncertainty                                      -0.150      42.934                          

 Setup time                                             -0.132      42.802                          

 Data required time                                                 42.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.802                          
<<<<<<< HEAD
 Data arrival time                                                   5.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.681                          
=======
 Data arrival time                                                   5.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.548                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_33/Q3                    tco                   0.178       3.070 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.063       3.133         coms1_reg_config/clock_20k_cnt [0]
 CLMS_134_33/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.133         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
=======
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_21/Q3                    tco                   0.178       3.070 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.129         coms1_reg_config/clock_20k_cnt [0]
 CLMS_294_21/D4                                                            f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_33/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_294_21/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.028       2.864                          

 Data required time                                                  2.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.864                          
<<<<<<< HEAD
 Data arrival time                                                   3.133                          
=======
 Data arrival time                                                   3.129                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_8      
 CLMS_134_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_134_25/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.134         coms1_reg_config/clock_20k_cnt [1]
 CLMS_134_25/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
=======
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMS_294_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_294_13/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.134         coms1_reg_config/clock_20k_cnt [1]
 CLMS_294_13/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_294_13/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_134_29/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [5]
 CLMS_134_29/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
=======
 USCM_84_113/CLK_USCM              td                    0.000       1.997 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.892         ntclkbufg_9      
 CLMS_294_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_294_17/Q0                    tco                   0.182       3.074 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.134         coms1_reg_config/clock_20k_cnt [5]
 CLMS_294_17/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Data arrival time                                                   3.134         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
<<<<<<< HEAD
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_8      
 CLMS_134_29/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
=======
 USCM_84_113/CLK_USCM              td                    0.000       2.174 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.099         ntclkbufg_9      
 CLMS_294_17/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.207       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.093       2.799                          

 Data required time                                                  2.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.799                          
 Data arrival time                                                   3.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.221       4.241 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.689       4.930         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.150       5.080 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.549       5.629         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.113       5.742 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.742         ntR91            
 CLMA_58_141/RSCO                  td                    0.113       5.855 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.855         ntR90            
 CLMA_58_145/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                   5.855         Logic Levels: 3  
                                                                                   Logic: 0.597ns(32.534%), Route: 1.238ns(67.466%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.269      10.205                          

 Data required time                                                 10.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.205                          
 Data arrival time                                                   5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.350                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.221       4.241 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.689       4.930         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.150       5.080 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.549       5.629         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.113       5.742 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.742         ntR91            
 CLMA_58_141/RSCO                  td                    0.113       5.855 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.855         ntR90            
 CLMA_58_145/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                   5.855         Logic Levels: 3  
                                                                                   Logic: 0.597ns(32.534%), Route: 1.238ns(67.466%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 CLMA_58_145/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.269      10.205                          

 Data required time                                                 10.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.205                          
 Data arrival time                                                   5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.350                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_134_116/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMA_134_116/Q0                   tco                   0.221       4.241 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.689       4.930         hdmi_vs          
 CLMS_94_133/Y0                    td                    0.150       5.080 f       fram_buf/wr_buf/wr_cell2/N11/gateop_perm/Z
                                   net (fanout=3)        0.549       5.629         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_137/RSCO                  td                    0.113       5.742 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.742         ntR91            
 CLMA_58_141/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/RS

 Data arrival time                                                   5.742         Logic Levels: 2  
                                                                                   Logic: 0.484ns(28.107%), Route: 1.238ns(71.893%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMS_146_129/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_146_129/Q1                   tco                   0.223       4.243 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.158       5.401         hdmi_vs          
 CLMS_94_197/Y1                    td                    0.151       5.552 f       u_CORES/u_debug_core_0/TRIG2_ff[0][95]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        1.295       6.847         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_46_284/RS                                                            f       fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.847         Logic Levels: 1  
                                                                                   Logic: 0.374ns(13.230%), Route: 2.453ns(86.770%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 CLMA_58_141/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Setup time                                             -0.269      10.205                          

 Data required time                                                 10.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.205                          
 Data arrival time                                                   5.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.463                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 CLMA_46_284/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Setup time                                             -0.270      10.314                          

 Data required time                                                 10.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.314                          
 Data arrival time                                                   6.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.467                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : hdmi_in/data_out[6]/opit_0_inv/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[3]/opit_0/D
=======
Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMS_146_129/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_146_129/Q1                   tco                   0.223       4.243 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.158       5.401         hdmi_vs          
 CLMS_94_197/Y1                    td                    0.151       5.552 f       u_CORES/u_debug_core_0/TRIG2_ff[0][95]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.953       6.505         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_252/RSCO                  td                    0.113       6.618 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.618         ntR162           
 CLMA_58_256/RSCO                  td                    0.113       6.731 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.731         ntR161           
 CLMA_58_260/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/RS

 Data arrival time                                                   6.731         Logic Levels: 3  
                                                                                   Logic: 0.600ns(22.132%), Route: 2.111ns(77.868%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 CLMA_58_260/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Setup time                                             -0.269      10.315                          

 Data required time                                                 10.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.315                          
 Data arrival time                                                   6.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.584                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMS_146_129/CLK                                                          r       hdmi_in/vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_146_129/Q1                   tco                   0.223       4.243 f       hdmi_in/vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.158       5.401         hdmi_vs          
 CLMS_94_197/Y1                    td                    0.151       5.552 f       u_CORES/u_debug_core_0/TRIG2_ff[0][95]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=4)        0.953       6.505         fram_buf/wr_buf/wr_cell2/wr_rst
 CLMA_58_252/RSCO                  td                    0.113       6.618 f       fram_buf/wr_buf/wr_cell2/wr_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.618         ntR162           
 CLMA_58_256/RSCO                  td                    0.113       6.731 f       fram_buf/wr_buf/wr_cell2/wr_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.731         ntR161           
 CLMA_58_260/RSCI                                                          f       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/RS

 Data arrival time                                                   6.731         Logic Levels: 3  
                                                                                   Logic: 0.600ns(22.132%), Route: 2.111ns(77.868%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 CLMA_58_260/CLK                                                           r       fram_buf/wr_buf/wr_cell2/wr_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Setup time                                             -0.269      10.315                          

 Data required time                                                 10.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.315                          
 Data arrival time                                                   6.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.584                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.write_data[4]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_90_72/CLK                                                            r       hdmi_in/data_out[6]/opit_0_inv/CLK

 CLMA_90_72/Q0                     tco                   0.182       3.906 r       hdmi_in/data_out[6]/opit_0_inv/Q
                                   net (fanout=2)        0.138       4.044         hdmi_rgb[6]      
 CLMA_90_76/M2                                                             r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[3]/opit_0/D

 Data arrival time                                                   4.044         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
 CLMA_90_200/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[4]/opit_0/CLK

 CLMA_90_200/Q0                    tco                   0.179       3.903 f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[4]/opit_0/Q
                                   net (fanout=1)        0.266       4.169         fram_buf/wr_buf/wr_cell2/write_data [4]
 DRM_82_192/DA0[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   4.169         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.225%), Route: 0.266ns(59.775%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_90_76/CLK                                                            r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[3]/opit_0/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                              -0.011       3.928                          

 Data required time                                                  3.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.928                          
 Data arrival time                                                   4.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                               0.119       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[0]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[0]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
 CLMS_102_221/CLK                                                          r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[0]/opit_0/CLK

 CLMS_102_221/Q0                   tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[0]/opit_0/Q
                                   net (fanout=1)        0.139       4.045         fram_buf/wr_buf/wr_cell2/wr_data_1d [0]
 CLMS_98_221/M0                                                            r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[0]/opit_0/D

 Data arrival time                                                   4.045         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMS_98_221/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[0]/opit_0/CLK
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                              -0.011       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[7]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[7]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
 CLMA_58_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[7]/opit_0/CLK

 CLMA_58_177/Q0                    tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[7]/opit_0/Q
                                   net (fanout=1)        0.140       4.046         fram_buf/wr_buf/wr_cell2/wr_data_1d [7]
 CLMS_62_177/M2                                                            r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[7]/opit_0/D

 Data arrival time                                                   4.046         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMS_62_177/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[7]/opit_0/CLK
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                              -0.011       3.932                          

 Data required time                                                  3.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.932                          
 Data arrival time                                                   4.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[13]/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[13]/opit_0/D
Path Group  : pix_clk_in
=======
Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.277
  Launch Clock Delay      :  3.207
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.925       3.207         ntclkbufg_1      
 CLMA_250_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_9/Q0                     tco                   0.221       3.428 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.827       4.255         u_CORES/u_jtag_hub/data_ctrl
 CLMA_210_53/A2                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.255         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.088%), Route: 0.827ns(78.912%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359      27.359         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.359 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.918      28.277         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.210                          
 clock uncertainty                                      -0.050      28.160                          

 Setup time                                             -0.286      27.874                          

 Data required time                                                 27.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.874                          
 Data arrival time                                                   4.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.277
  Launch Clock Delay      :  3.207
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.925       3.207         ntclkbufg_1      
 CLMA_250_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_9/Q0                     tco                   0.221       3.428 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.827       4.255         u_CORES/u_jtag_hub/data_ctrl
 CLMA_210_53/B3                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.255         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.088%), Route: 0.827ns(78.912%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359      27.359         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.359 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.918      28.277         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.210                          
 clock uncertainty                                      -0.050      28.160                          

 Setup time                                             -0.267      27.893                          

 Data required time                                                 27.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.893                          
 Data arrival time                                                   4.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.277
  Launch Clock Delay      :  3.207
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.925       3.207         ntclkbufg_1      
 CLMA_250_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_250_9/Q0                     tco                   0.221       3.428 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.879       4.307         u_CORES/u_jtag_hub/data_ctrl
 CLMA_210_53/D0                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.307         Logic Levels: 0  
                                                                                   Logic: 0.221ns(20.091%), Route: 0.879ns(79.909%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359      27.359         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      27.359 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.918      28.277         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.210                          
 clock uncertainty                                      -0.050      28.160                          

 Setup time                                             -0.127      28.033                          

 Data required time                                                 28.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.033                          
 Data arrival time                                                   4.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMS_78_121/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[13]/opit_0/CLK

 CLMS_78_121/Q0                    tco                   0.182       3.906 r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[13]/opit_0/Q
                                   net (fanout=1)        0.139       4.045         fram_buf/wr_buf/wr_cell2/wr_data_1d [13]
 CLMS_78_117/M0                                                            r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[13]/opit_0/D

 Data arrival time                                                   4.045         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMS_78_117/CLK                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[13]/opit_0/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                              -0.011       3.928                          

 Data required time                                                  3.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.928                          
 Data arrival time                                                   4.045                          
=======
 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072       2.072         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.072 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.895       2.967         ntclkbufg_1      
 CLMA_242_224/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_224/Q1                   tco                   0.180       3.147 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.206         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [98]
 CLMS_242_225/C4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.206         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.925       3.207         ntclkbufg_1      
 CLMS_242_225/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.982                          
 clock uncertainty                                       0.000       2.982                          

 Hold time                                              -0.028       2.954                          

 Data required time                                                  2.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.954                          
 Data arrival time                                                   3.206                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0
Path Group  : pix_clk_in
=======
Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[131]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[130]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

<<<<<<< HEAD
 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_102_132/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK

 CLMA_102_132/Q0                   tco                   0.179       3.903 f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.964         fram_buf/wr_buf/wr_cell2/wr_enable
 CLMA_102_132/A0                                                           f       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.964         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_102_132/CLK                                                          r       fram_buf/wr_buf/wr_cell2/wr_enable/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.296       3.724                          
 clock uncertainty                                       0.200       3.924                          

 Hold time                                              -0.078       3.846                          

 Data required time                                                  3.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.846                          
 Data arrival time                                                   3.964                          
=======
 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072       2.072         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.072 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.895       2.967         ntclkbufg_1      
 CLMA_210_209/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[131]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_209/Q1                   tco                   0.180       3.147 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[131]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.206         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [131]
 CLMA_210_208/C4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[130]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.206         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.925       3.207         ntclkbufg_1      
 CLMA_210_208/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[130]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.982                          
 clock uncertainty                                       0.000       2.982                          

 Hold time                                              -0.028       2.954                          

 Data required time                                                  2.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.954                          
 Data arrival time                                                   3.206                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
=======
Startpoint  : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[478]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[477]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  2.967
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072       2.072         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.072 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.895       2.967         ntclkbufg_1      
 CLMS_242_153/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[478]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_153/Q0                   tco                   0.179       3.146 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[478]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.205         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg_buf [478]
 CLMA_242_152/B4                                                           f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[477]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.925       3.207         ntclkbufg_1      
 CLMA_242_152/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[477]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.982                          
 clock uncertainty                                       0.000       2.982                          

 Hold time                                              -0.029       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.775  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.967
  Launch Clock Delay      :  1.192
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.192      26.192         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_210_52/Y0                    tco                   0.289      26.481 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.512      26.993         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_57/Y2                    td                    0.264      27.257 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=2)        0.254      27.511         u_CORES/u_debug_core_0/_N20657
 CLMA_194_60/Y1                    td                    0.151      27.662 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=14)       0.975      28.637         u_CORES/u_debug_core_0/_N20692
 CLMA_194_160/Y0                   td                    0.226      28.863 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop/Z
                                   net (fanout=3)        1.020      29.883         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_158_224/Y0                   td                    0.226      30.109 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.170      30.279         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_154_221/CECO                 td                    0.132      30.411 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.411         ntR2826          
 CLMA_154_225/CECO                 td                    0.132      30.543 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.543         ntR2825          
 CLMA_154_229/CECI                                                         f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.543         Logic Levels: 6  
                                                                                   Logic: 1.420ns(32.636%), Route: 2.931ns(67.364%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072      52.072         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.072 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.895      52.967         ntclkbufg_1      
 CLMA_154_229/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.967                          
 clock uncertainty                                      -0.050      52.917                          

 Setup time                                             -0.576      52.341                          

 Data required time                                                 52.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.341                          
 Data arrival time                                                  30.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.775  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.967
  Launch Clock Delay      :  1.192
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.192      26.192         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_210_52/Y0                    tco                   0.289      26.481 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.512      26.993         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_57/Y2                    td                    0.264      27.257 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=2)        0.254      27.511         u_CORES/u_debug_core_0/_N20657
 CLMA_194_60/Y1                    td                    0.151      27.662 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=14)       0.975      28.637         u_CORES/u_debug_core_0/_N20692
 CLMA_194_160/Y0                   td                    0.226      28.863 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop/Z
                                   net (fanout=3)        1.020      29.883         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_158_224/Y0                   td                    0.226      30.109 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529_inv/gateop_perm/Z
                                   net (fanout=2)        0.170      30.279         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1529
 CLMA_154_221/CECO                 td                    0.132      30.411 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.411         ntR2826          
 CLMA_154_225/CECO                 td                    0.132      30.543 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.543         ntR2825          
 CLMA_154_229/CECI                                                         f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  30.543         Logic Levels: 6  
                                                                                   Logic: 1.420ns(32.636%), Route: 2.931ns(67.364%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072      52.072         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.072 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.895      52.967         ntclkbufg_1      
 CLMA_154_229/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.967                          
 clock uncertainty                                      -0.050      52.917                          

 Setup time                                             -0.576      52.341                          

 Data required time                                                 52.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.341                          
 Data arrival time                                                  30.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/Cin
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.775  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.967
  Launch Clock Delay      :  1.192
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.192      26.192         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_210_52/Y0                    tco                   0.289      26.481 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.512      26.993         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_190_57/Y2                    td                    0.264      27.257 f       u_CORES/u_debug_core_0/u_hub_data_decode/N257_1/gateop_perm/Z
                                   net (fanout=2)        0.254      27.511         u_CORES/u_debug_core_0/_N20657
 CLMA_194_60/Y1                    td                    0.151      27.662 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=14)       0.975      28.637         u_CORES/u_debug_core_0/_N20692
 CLMA_194_160/Y0                   td                    0.226      28.863 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163/gateop/Z
                                   net (fanout=3)        1.036      29.899         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N163
 CLMA_154_224/Y3                   td                    0.151      30.050 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1527/gateop_perm/Z
                                   net (fanout=10)       0.476      30.526         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/N1527
                                   td                    0.368      30.894 f       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      30.894         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/_N46
 CLMA_154_225/COUT                 td                    0.044      30.938 r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      30.938         u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/_N48
 CLMA_154_229/CIN                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  30.938         Logic Levels: 5  
                                                                                   Logic: 1.493ns(31.458%), Route: 3.253ns(68.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.072      52.072         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      52.072 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.895      52.967         ntclkbufg_1      
 CLMA_154_229/CLK                                                          r       u_CORES/u_debug_core_0/G_M_3.u3_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.967                          
 clock uncertainty                                      -0.050      52.917                          

 Setup time                                             -0.132      52.785                          

 Data required time                                                 52.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.785                          
 Data arrival time                                                  30.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  1.051
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.051      26.051         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_210_52/Q0                    tco                   0.182      26.233 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.264      26.497         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_210_68/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.497         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.807%), Route: 0.264ns(59.193%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.925       3.207         ntclkbufg_1      
 CLMA_210_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.207                          
 clock uncertainty                                       0.050       3.257                          

 Hold time                                              -0.011       3.246                          

 Data required time                                                  3.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.246                          
 Data arrival time                                                  26.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  1.051
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.051      26.051         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_210_52/Q2                    tco                   0.183      26.234 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.266      26.500         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_210_68/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  26.500         Logic Levels: 0  
                                                                                   Logic: 0.183ns(40.757%), Route: 0.266ns(59.243%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.925       3.207         ntclkbufg_1      
 CLMA_210_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.207                          
 clock uncertainty                                       0.050       3.257                          

 Hold time                                              -0.011       3.246                          

 Data required time                                                  3.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.246                          
 Data arrival time                                                  26.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.207
  Launch Clock Delay      :  1.051
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.051      26.051         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_210_52/Q1                    tco                   0.180      26.231 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.338      26.569         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_210_68/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.569         Logic Levels: 0  
                                                                                   Logic: 0.180ns(34.749%), Route: 0.338ns(65.251%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.282       2.282         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000       2.282 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.925       3.207         ntclkbufg_1      
 CLMA_210_68/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.207                          
 clock uncertainty                                       0.050       3.257                          

 Hold time                                               0.040       3.297                          

 Data required time                                                  3.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.297                          
 Data arrival time                                                  26.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.051
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.546      77.546         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.546 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.950      78.496         ntclkbufg_1      
 CLMA_214_52/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_52/Q1                    tco                   0.223      78.719 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.165      78.884         u_CORES/conf_sel [0]
 CLMA_210_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.884         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.474%), Route: 0.165ns(42.526%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.051     126.051         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.051                          
 clock uncertainty                                      -0.050     126.001                          

 Setup time                                             -0.476     125.525                          

 Data required time                                                125.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.525                          
 Data arrival time                                                  78.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.051
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.546      77.546         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.546 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.950      78.496         ntclkbufg_1      
 CLMA_214_52/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_52/Q1                    tco                   0.223      78.719 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.165      78.884         u_CORES/conf_sel [0]
 CLMA_210_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.884         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.474%), Route: 0.165ns(42.526%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.051     126.051         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.051                          
 clock uncertainty                                      -0.050     126.001                          

 Setup time                                             -0.476     125.525                          

 Data required time                                                125.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.525                          
 Data arrival time                                                  78.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.051
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.546      77.546         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000      77.546 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.950      78.496         ntclkbufg_1      
 CLMA_214_52/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_52/Q1                    tco                   0.223      78.719 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.165      78.884         u_CORES/conf_sel [0]
 CLMA_210_52/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.884         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.474%), Route: 0.165ns(42.526%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.051     126.051         u_CORES/capt_o   
 CLMA_210_52/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.051                          
 clock uncertainty                                      -0.050     126.001                          

 Setup time                                             -0.476     125.525                          

 Data required time                                                125.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.525                          
 Data arrival time                                                  78.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.974  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.303
  Launch Clock Delay      :  3.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359     127.359         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.359 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.918     128.277         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_53/Q0                    tco                   0.200     128.477 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.143     128.620         u_CORES/id_o [1] 
 CLMA_210_56/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.620         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.309%), Route: 0.143ns(41.691%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.303     126.303         u_CORES/capt_o   
 CLMA_210_56/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.303                          
 clock uncertainty                                       0.050     126.353                          

 Hold time                                              -0.011     126.342                          

 Data required time                                                126.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.342                          
 Data arrival time                                                 128.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.974  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.303
  Launch Clock Delay      :  3.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359     127.359         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.359 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.918     128.277         ntclkbufg_1      
 CLMA_210_53/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_53/Q3                    tco                   0.201     128.478 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.144     128.622         u_CORES/id_o [3] 
 CLMA_210_56/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.622         Logic Levels: 0  
                                                                                   Logic: 0.201ns(58.261%), Route: 0.144ns(41.739%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.303     126.303         u_CORES/capt_o   
 CLMA_210_56/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.303                          
 clock uncertainty                                       0.050     126.353                          

 Hold time                                              -0.011     126.342                          

 Data required time                                                126.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.342                          
 Data arrival time                                                 128.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.974  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.303
  Launch Clock Delay      :  3.277
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.359     127.359         u_CORES/drck_o   
 USCM_84_118/CLK_USCM              td                    0.000     127.359 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=3102)     0.918     128.277         ntclkbufg_1      
 CLMA_214_52/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_52/Q0                    tco                   0.179     128.456 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.223     128.679         u_CORES/id_o [0] 
 CLMA_210_56/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.679         Logic Levels: 0  
                                                                                   Logic: 0.179ns(44.527%), Route: 0.223ns(55.473%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.303     126.303         u_CORES/capt_o   
 CLMA_210_56/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.303                          
 clock uncertainty                                       0.050     126.353                          

 Hold time                                               0.040     126.393                          

 Data required time                                                126.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.393                          
 Data arrival time                                                 128.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      2.659       6.249         u_DDR3_50H/ddr_rstn
 CLMA_42_200/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   6.249         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.738%), Route: 2.659ns(92.262%)
=======
 CLMA_254_48/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_254_48/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=887)      2.739       6.329         u_DDR3_50H/ddr_rstn
 CLMA_42_144/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   6.329         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.529%), Route: 2.739ns(92.471%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_42_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
=======
 CLMA_42_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
<<<<<<< HEAD
 Data arrival time                                                   6.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.562                          
=======
 Data arrival time                                                   6.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.482                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
<<<<<<< HEAD
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
=======
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_254_48/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_254_48/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=887)      2.739       6.329         u_DDR3_50H/ddr_rstn
 CLMA_42_144/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.329         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.529%), Route: 2.739ns(92.471%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_42_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_254_48/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_254_48/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=887)      2.739       6.329         u_DDR3_50H/ddr_rstn
 CLMA_42_144/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.329         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.529%), Route: 2.739ns(92.471%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_42_144/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_58_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_184/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.316       3.663         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_180/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.663         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.546%), Route: 0.316ns(63.454%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      1.805       5.395         u_DDR3_50H/ddr_rstn
 CLMA_66_136/RSCO                  td                    0.105       5.500 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       5.500         ntR203           
 CLMA_66_140/RSCO                  td                    0.105       5.605 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.605         ntR202           
 CLMA_66_144/RSCO                  td                    0.105       5.710 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.710         ntR201           
 CLMA_66_148/RSCO                  td                    0.105       5.815 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.815         ntR200           
 CLMA_66_152/RSCO                  td                    0.105       5.920 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.920         ntR199           
 CLMA_66_156/RSCO                  td                    0.105       6.025 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.025         ntR198           
 CLMA_66_160/RSCO                  td                    0.105       6.130 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.130         ntR197           
 CLMA_66_164/RSCO                  td                    0.105       6.235 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.235         ntR196           
 CLMA_66_168/RSCO                  td                    0.105       6.340 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.340         ntR195           
 CLMA_66_172/RSCO                  td                    0.105       6.445 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.445         ntR194           
 CLMA_66_176/RSCO                  td                    0.105       6.550 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.550         ntR193           
 CLMA_66_180/RSCO                  td                    0.105       6.655 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.655         ntR192           
 CLMA_66_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.655         Logic Levels: 12 
                                                                                   Logic: 1.483ns(45.103%), Route: 1.805ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.287                          
 Data arrival time                                                   6.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.632                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_218_44/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_218_44/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=748)      1.805       5.395         u_DDR3_50H/ddr_rstn
 CLMA_66_136/RSCO                  td                    0.105       5.500 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/cmd_wr_pass/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       5.500         ntR203           
 CLMA_66_140/RSCO                  td                    0.105       5.605 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.605         ntR202           
 CLMA_66_144/RSCO                  td                    0.105       5.710 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[3]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.710         ntR201           
 CLMA_66_148/RSCO                  td                    0.105       5.815 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[31]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.815         ntR200           
 CLMA_66_152/RSCO                  td                    0.105       5.920 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.920         ntR199           
 CLMA_66_156/RSCO                  td                    0.105       6.025 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.025         ntR198           
 CLMA_66_160/RSCO                  td                    0.105       6.130 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.130         ntR197           
 CLMA_66_164/RSCO                  td                    0.105       6.235 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.235         ntR196           
 CLMA_66_168/RSCO                  td                    0.105       6.340 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.340         ntR195           
 CLMA_66_172/RSCO                  td                    0.105       6.445 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[21]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.445         ntR194           
 CLMA_66_176/RSCO                  td                    0.105       6.550 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.550         ntR193           
 CLMA_66_180/RSCO                  td                    0.105       6.655 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[22]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.655         ntR192           
 CLMA_66_184/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS

 Data arrival time                                                   6.655         Logic Levels: 12 
                                                                                   Logic: 1.483ns(45.103%), Route: 1.805ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.287                          
 Data arrival time                                                   6.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.632                          
=======
 CLMA_58_180/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                           -0.187       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                   3.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.670                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.198       3.547         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.092       3.639 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.639         ntR366           
 CLMS_66_185/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.639         Logic Levels: 1  
                                                                                   Logic: 0.276ns(58.228%), Route: 0.198ns(41.772%)
=======
 CLMA_58_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_184/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.477       3.824         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_30_185/RSCO                  td                    0.092       3.916 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.916         ntR2498          
 CLMA_30_193/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.916         Logic Levels: 1  
                                                                                   Logic: 0.274ns(36.485%), Route: 0.477ns(63.515%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
=======
 CLMA_30_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.732                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.198       3.547         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.092       3.639 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.639         ntR366           
 CLMS_66_185/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.639         Logic Levels: 1  
                                                                                   Logic: 0.276ns(58.228%), Route: 0.198ns(41.772%)
=======
 CLMA_58_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_184/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.477       3.824         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_30_185/RSCO                  td                    0.092       3.916 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.916         ntR2498          
 CLMA_30_193/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.916         Logic Levels: 1  
                                                                                   Logic: 0.274ns(36.485%), Route: 0.477ns(63.515%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
<<<<<<< HEAD
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_66_184/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_66_184/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.198       3.547         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_181/RSCO                  td                    0.092       3.639 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.639         ntR366           
 CLMS_66_185/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.639         Logic Levels: 1  
                                                                                   Logic: 0.276ns(58.228%), Route: 0.198ns(41.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_66_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
=======
 CLMA_30_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.732                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
=======
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][273]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.425       8.384         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.105       8.489 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         ntR493           
 CLMA_30_117/RSCO                  td                    0.105       8.594 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.594         ntR492           
 CLMA_30_121/RSCO                  td                    0.105       8.699 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.699         ntR491           
 CLMA_30_125/RSCO                  td                    0.105       8.804 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.804         ntR490           
 CLMA_30_129/RSCO                  td                    0.105       8.909 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.909         ntR489           
 CLMA_30_133/RSCO                  td                    0.105       9.014 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.014         ntR488           
 CLMA_30_137/RSCO                  td                    0.105       9.119 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.119         ntR487           
 CLMA_30_141/RSCO                  td                    0.105       9.224 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.224         ntR486           
 CLMA_30_145/RSCO                  td                    0.105       9.329 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.329         ntR485           
 CLMA_30_149/RSCO                  td                    0.105       9.434 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.434         ntR484           
 CLMA_30_153/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.434         Logic Levels: 10 
                                                                                   Logic: 1.273ns(47.183%), Route: 1.425ns(52.817%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_126_109/Q1                   tco                   0.223       6.959 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4413)     1.944       8.903         u_CORES/u_debug_core_0/resetn
 CLMS_270_221/RSCO                 td                    0.105       9.008 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[589]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.008         ntR614           
 CLMS_270_225/RSCO                 td                    0.105       9.113 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.113         ntR613           
 CLMS_270_229/RSCO                 td                    0.105       9.218 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[654]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.218         ntR612           
 CLMS_270_233/RSCO                 td                    0.105       9.323 r       u_CORES/u_debug_core_0/TRIG1_ff[0][15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.323         ntR611           
 CLMS_270_237/RSCO                 td                    0.105       9.428 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[702]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.428         ntR610           
 CLMS_270_241/RSCO                 td                    0.105       9.533 r       u_CORES/u_debug_core_0/TRIG1_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.533         ntR609           
 CLMS_270_245/RSCO                 td                    0.105       9.638 r       u_CORES/u_debug_core_0/TRIG1_ff[0][66]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.638         ntR608           
 CLMS_270_249/RSCO                 td                    0.105       9.743 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[753]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.743         ntR607           
 CLMS_270_253/RSCO                 td                    0.105       9.848 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[754]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.848         ntR606           
 CLMS_270_257/RSCO                 td                    0.105       9.953 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[750]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.953         ntR605           
 CLMS_270_261/RSCO                 td                    0.105      10.058 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[620]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.058         ntR604           
 CLMS_270_265/RSCO                 td                    0.105      10.163 r       u_CORES/u_debug_core_0/TRIG1_ff[0][4]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.163         ntR603           
 CLMS_270_269/RSCO                 td                    0.105      10.268 r       u_CORES/u_debug_core_0/TRIG1_ff[0][46]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.268         ntR602           
 CLMS_270_273/RSCO                 td                    0.105      10.373 r       u_CORES/u_debug_core_0/data_pipe[2][276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.373         ntR601           
 CLMS_270_277/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[1][273]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.373         Logic Levels: 14 
                                                                                   Logic: 1.693ns(46.549%), Route: 1.944ns(53.451%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.933                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.005      16.497         ntclkbufg_0      
 CLMS_270_277/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][273]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.093                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
=======
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][273]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.425       8.384         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.105       8.489 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         ntR493           
 CLMA_30_117/RSCO                  td                    0.105       8.594 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.594         ntR492           
 CLMA_30_121/RSCO                  td                    0.105       8.699 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.699         ntR491           
 CLMA_30_125/RSCO                  td                    0.105       8.804 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.804         ntR490           
 CLMA_30_129/RSCO                  td                    0.105       8.909 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.909         ntR489           
 CLMA_30_133/RSCO                  td                    0.105       9.014 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.014         ntR488           
 CLMA_30_137/RSCO                  td                    0.105       9.119 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.119         ntR487           
 CLMA_30_141/RSCO                  td                    0.105       9.224 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.224         ntR486           
 CLMA_30_145/RSCO                  td                    0.105       9.329 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.329         ntR485           
 CLMA_30_149/RSCO                  td                    0.105       9.434 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.434         ntR484           
 CLMA_30_153/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.434         Logic Levels: 10 
                                                                                   Logic: 1.273ns(47.183%), Route: 1.425ns(52.817%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_126_109/Q1                   tco                   0.223       6.959 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4413)     1.944       8.903         u_CORES/u_debug_core_0/resetn
 CLMS_270_221/RSCO                 td                    0.105       9.008 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[589]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.008         ntR614           
 CLMS_270_225/RSCO                 td                    0.105       9.113 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.113         ntR613           
 CLMS_270_229/RSCO                 td                    0.105       9.218 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[654]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.218         ntR612           
 CLMS_270_233/RSCO                 td                    0.105       9.323 r       u_CORES/u_debug_core_0/TRIG1_ff[0][15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.323         ntR611           
 CLMS_270_237/RSCO                 td                    0.105       9.428 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[702]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.428         ntR610           
 CLMS_270_241/RSCO                 td                    0.105       9.533 r       u_CORES/u_debug_core_0/TRIG1_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.533         ntR609           
 CLMS_270_245/RSCO                 td                    0.105       9.638 r       u_CORES/u_debug_core_0/TRIG1_ff[0][66]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.638         ntR608           
 CLMS_270_249/RSCO                 td                    0.105       9.743 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[753]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.743         ntR607           
 CLMS_270_253/RSCO                 td                    0.105       9.848 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[754]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.848         ntR606           
 CLMS_270_257/RSCO                 td                    0.105       9.953 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[750]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.953         ntR605           
 CLMS_270_261/RSCO                 td                    0.105      10.058 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[620]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.058         ntR604           
 CLMS_270_265/RSCO                 td                    0.105      10.163 r       u_CORES/u_debug_core_0/TRIG1_ff[0][4]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.163         ntR603           
 CLMS_270_269/RSCO                 td                    0.105      10.268 r       u_CORES/u_debug_core_0/TRIG1_ff[0][46]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.268         ntR602           
 CLMS_270_273/RSCO                 td                    0.105      10.373 r       u_CORES/u_debug_core_0/data_pipe[2][276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.373         ntR601           
 CLMS_270_277/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][273]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.373         Logic Levels: 14 
                                                                                   Logic: 1.693ns(46.549%), Route: 1.944ns(53.451%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[87]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.933                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.005      16.497         ntclkbufg_0      
 CLMS_270_277/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][273]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.093                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
=======
Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][273]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_70_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_196/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=931)      1.425       8.384         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_113/RSCO                  td                    0.105       8.489 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.489         ntR493           
 CLMA_30_117/RSCO                  td                    0.105       8.594 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.594         ntR492           
 CLMA_30_121/RSCO                  td                    0.105       8.699 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.699         ntR491           
 CLMA_30_125/RSCO                  td                    0.105       8.804 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.804         ntR490           
 CLMA_30_129/RSCO                  td                    0.105       8.909 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.909         ntR489           
 CLMA_30_133/RSCO                  td                    0.105       9.014 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.014         ntR488           
 CLMA_30_137/RSCO                  td                    0.105       9.119 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.119         ntR487           
 CLMA_30_141/RSCO                  td                    0.105       9.224 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.224         ntR486           
 CLMA_30_145/RSCO                  td                    0.105       9.329 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.329         ntR485           
 CLMA_30_149/RSCO                  td                    0.105       9.434 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.434         ntR484           
 CLMA_30_153/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.434         Logic Levels: 10 
                                                                                   Logic: 1.273ns(47.183%), Route: 1.425ns(52.817%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_126_109/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_126_109/Q1                   tco                   0.223       6.959 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4413)     1.944       8.903         u_CORES/u_debug_core_0/resetn
 CLMS_270_221/RSCO                 td                    0.105       9.008 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[589]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.008         ntR614           
 CLMS_270_225/RSCO                 td                    0.105       9.113 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/signal_dly[15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.113         ntR613           
 CLMS_270_229/RSCO                 td                    0.105       9.218 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[654]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.218         ntR612           
 CLMS_270_233/RSCO                 td                    0.105       9.323 r       u_CORES/u_debug_core_0/TRIG1_ff[0][15]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.323         ntR611           
 CLMS_270_237/RSCO                 td                    0.105       9.428 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[702]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.428         ntR610           
 CLMS_270_241/RSCO                 td                    0.105       9.533 r       u_CORES/u_debug_core_0/TRIG1_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.533         ntR609           
 CLMS_270_245/RSCO                 td                    0.105       9.638 r       u_CORES/u_debug_core_0/TRIG1_ff[0][66]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.638         ntR608           
 CLMS_270_249/RSCO                 td                    0.105       9.743 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[753]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.743         ntR607           
 CLMS_270_253/RSCO                 td                    0.105       9.848 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[754]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.848         ntR606           
 CLMS_270_257/RSCO                 td                    0.105       9.953 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[750]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.953         ntR605           
 CLMS_270_261/RSCO                 td                    0.105      10.058 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/conf_reg[620]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.058         ntR604           
 CLMS_270_265/RSCO                 td                    0.105      10.163 r       u_CORES/u_debug_core_0/TRIG1_ff[0][4]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.163         ntR603           
 CLMS_270_269/RSCO                 td                    0.105      10.268 r       u_CORES/u_debug_core_0/TRIG1_ff[0][46]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.268         ntR602           
 CLMS_270_273/RSCO                 td                    0.105      10.373 r       u_CORES/u_debug_core_0/data_pipe[2][276]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.373         ntR601           
 CLMS_270_277/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][273]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.373         Logic Levels: 14 
                                                                                   Logic: 1.693ns(46.549%), Route: 1.944ns(53.451%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895      16.387         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                   9.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.933                          
=======
 USCM_84_115/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.005      16.497         ntclkbufg_0      
 CLMS_270_277/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][273]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.093                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/RS
=======
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.211       6.780         nt_ddr_init_done 
 CLMS_114_177/RS                                                           r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/RS

 Data arrival time                                                   6.780         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.310%), Route: 0.211ns(53.690%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.895       6.387         ntclkbufg_0      
 CLMS_162_237/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_162_237/Q0                   tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=188)      0.334       6.900         nt_ddr_init_done 
 DRM_178_232/RSTB[0]                                                       f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.900         Logic Levels: 0  
                                                                                   Logic: 0.179ns(34.893%), Route: 0.334ns(65.107%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[12]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.187       6.419                          

 Data required time                                                  6.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.419                          
 Data arrival time                                                   6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 DRM_178_232/CLKB[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.008       6.614                          

 Data required time                                                  6.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.614                          
 Data arrival time                                                   6.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RS
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.211       6.780         nt_ddr_init_done 
 CLMS_114_177/RS                                                           r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/RS

 Data arrival time                                                   6.780         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.310%), Route: 0.211ns(53.690%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.895       6.387         ntclkbufg_0      
 CLMS_42_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_193/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1220)     0.265       6.834         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_192/RSCO                  td                    0.092       6.926 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.926         ntR2431          
 CLMA_58_196/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/RS

 Data arrival time                                                   6.926         Logic Levels: 1  
                                                                                   Logic: 0.274ns(50.835%), Route: 0.265ns(49.165%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[15]/opit_0_inv/CLK
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[0]/opit_0_inv/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.187       6.419                          

 Data required time                                                  6.419                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  6.419                          
 Data arrival time                                                   6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
=======
 Data required time                                                  6.606                          
 Data arrival time                                                   6.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/RS
=======
Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[1]/opit_0_inv/RS
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.895       6.387         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      0.211       6.780         nt_ddr_init_done 
 CLMS_114_177/RS                                                           r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/RS

 Data arrival time                                                   6.780         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.310%), Route: 0.211ns(53.690%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.895       6.387         ntclkbufg_0      
 CLMS_42_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_193/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1220)     0.265       6.834         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_192/RSCO                  td                    0.092       6.926 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.926         ntR2431          
 CLMA_58_196/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[1]/opit_0_inv/RS

 Data arrival time                                                   6.926         Logic Levels: 1  
                                                                                   Logic: 0.274ns(50.835%), Route: 0.265ns(49.165%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMS_114_177/CLK                                                          r       fram_buf/wr_rd_ctrl_top/rd_ctrl/axi_araddr[16]/opit_0_inv/CLK
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[1]/opit_0_inv/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.187       6.419                          

 Data required time                                                  6.419                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  6.419                          
 Data arrival time                                                   6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
=======
 Data required time                                                  6.606                          
 Data arrival time                                                   6.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252
=======
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.870       5.793         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_232/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.793         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.655%), Route: 1.870ns(89.345%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.290       6.213         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.213         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.874%), Route: 2.290ns(91.126%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895      27.229         ntclkbufg_4      
 DRM_26_232/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Recovery time                                          -0.042      27.189                          

 Data required time                                                 27.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.189                          
 Data arrival time                                                   5.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.396                          
=======
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_5      
 DRM_26_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   6.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.075                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.240       6.163         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.163         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.054%), Route: 2.240ns(90.946%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_5      
 DRM_82_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   6.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.125                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.069       5.992         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_54_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.992         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.729%), Route: 2.069ns(90.271%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_5      
 DRM_54_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   5.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.296                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.862       5.785         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.785         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.695%), Route: 1.862ns(89.305%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_4      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   5.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.503                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.223       3.923 f       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.736       5.659         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.659         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.383%), Route: 1.736ns(88.617%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N26             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_116/CLK_USCM              td                    0.000      26.334 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      27.339         ntclkbufg_4      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.042      27.288                          

 Data required time                                                 27.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.288                          
 Data arrival time                                                   5.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.629                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.183       3.612 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.776       4.388         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_26_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.388         Logic Levels: 0  
                                                                                   Logic: 0.183ns(19.082%), Route: 0.776ns(80.918%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.522       4.135         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_88/RSTA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.135         Logic Levels: 0  
                                                                                   Logic: 0.184ns(26.062%), Route: 0.522ns(73.938%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 DRM_26_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 DRM_82_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
<<<<<<< HEAD
 Data arrival time                                                   4.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
=======
 Data arrival time                                                   4.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.183       3.612 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.792       4.404         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_44/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.404         Logic Levels: 0  
                                                                                   Logic: 0.183ns(18.769%), Route: 0.792ns(81.231%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.561       4.174         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_148/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.174         Logic Levels: 0  
                                                                                   Logic: 0.184ns(24.698%), Route: 0.561ns(75.302%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 DRM_142_44/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 DRM_142_148/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.200       3.659                          

 Removal time                                           -0.022       3.637                          

 Data required time                                                  3.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.637                          
<<<<<<< HEAD
 Data arrival time                                                   4.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.767                          
=======
 Data arrival time                                                   4.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252
=======
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N26             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_4      
 CLMA_114_136/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_114_136/Q2                   tco                   0.183       3.612 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.812       4.424         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.424         Logic Levels: 0  
                                                                                   Logic: 0.183ns(18.392%), Route: 0.812ns(81.608%)
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       3.429         ntclkbufg_5      
 CLMA_122_108/CLK                                                          r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_122_108/Q1                   tco                   0.184       3.613 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.585       4.198         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.198         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.927%), Route: 0.585ns(76.073%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N26             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
<<<<<<< HEAD
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_4      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.022       3.626                          

 Data required time                                                  3.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.626                          
 Data arrival time                                                   4.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
=======
 USCM_84_116/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       3.700         ntclkbufg_5      
 DRM_142_168/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.200       3.659                          

 Removal time                                           -0.022       3.637                          

 Data required time                                                  3.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.637                          
 Data arrival time                                                   4.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.538
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607
=======
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.795
  Launch Clock Delay      :  7.352
  Clock Pessimism Removal :  0.637
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.590       8.976         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.976         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.300%), Route: 1.590ns(87.700%)
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.221       7.573 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.215       9.788         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_356/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.788         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.072%), Route: 2.215ns(90.928%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.907      30.338         ntclkbufg_3      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.945                          
 clock uncertainty                                      -0.250      30.695                          

 Recovery time                                          -0.042      30.653                          

 Data required time                                                 30.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.653                          
 Data arrival time                                                   8.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.677                          
=======
                                   net (fanout=2)        3.435      28.107         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.307 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.307         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.307 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.590         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.590 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      30.595         ntclkbufg_4      
 DRM_54_356/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.637      31.232                          
 clock uncertainty                                      -0.250      30.982                          

 Recovery time                                          -0.042      30.940                          

 Data required time                                                 30.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.940                          
 Data arrival time                                                   9.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.152                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.568
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607
=======
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.795
  Launch Clock Delay      :  7.352
  Clock Pessimism Removal :  0.637
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.580       8.966         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_4/RSTA[0]                                                          f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.966         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.368%), Route: 1.580ns(87.632%)
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.221       7.573 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.167       9.740         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_292/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.740         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.255%), Route: 2.167ns(90.745%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.937      30.368         ntclkbufg_3      
 DRM_82_4/CLKA[0]                                                          r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.975                          
 clock uncertainty                                      -0.250      30.725                          

 Recovery time                                          -0.042      30.683                          

 Data required time                                                 30.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.683                          
 Data arrival time                                                   8.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.717                          
=======
                                   net (fanout=2)        3.435      28.107         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.307 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.307         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.307 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.590         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.590 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      30.595         ntclkbufg_4      
 DRM_54_292/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.637      31.232                          
 clock uncertainty                                      -0.250      30.982                          

 Recovery time                                          -0.042      30.940                          

 Data required time                                                 30.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.940                          
 Data arrival time                                                   9.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.200                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.550
  Launch Clock Delay      :  7.163
  Clock Pessimism Removal :  0.607
=======
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.795
  Launch Clock Delay      :  7.352
  Clock Pessimism Removal :  0.637
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.223       7.386 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.489       8.875         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_54_24/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.875         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.026%), Route: 1.489ns(86.974%)
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.221       7.573 f       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.023       9.596         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_178_292/RSTA[0]                                                       f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.596         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.848%), Route: 2.023ns(90.152%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276      27.948         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.148 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.148         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.148 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.431         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.431 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.919      30.350         ntclkbufg_3      
 DRM_54_24/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.607      30.957                          
 clock uncertainty                                      -0.250      30.707                          

 Recovery time                                          -0.042      30.665                          

 Data required time                                                 30.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.665                          
 Data arrival time                                                   8.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.790                          
=======
                                   net (fanout=2)        3.435      28.107         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.307 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.307         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.307 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.590         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000      29.590 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      1.005      30.595         ntclkbufg_4      
 DRM_178_292/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.637      31.232                          
 clock uncertainty                                      -0.250      30.982                          

 Recovery time                                          -0.042      30.940                          

 Data required time                                                 30.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.940                          
 Data arrival time                                                   9.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.344                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
<<<<<<< HEAD
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.607
=======
  Capture Clock Delay     :  7.352
  Launch Clock Delay      :  6.685
  Clock Pessimism Removal :  -0.637
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.184       6.710 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.469       7.179         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_108/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.179         Logic Levels: 0  
                                                                                   Logic: 0.184ns(28.178%), Route: 0.469ns(71.822%)
=======
                                   net (fanout=2)        3.435       4.307         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.507 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.507         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.507 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.790         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.790 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.685         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.182       6.867 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.447       7.314         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.314         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.935%), Route: 0.447ns(71.065%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 DRM_142_108/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.607       6.556                          
 clock uncertainty                                       0.200       6.756                          

 Removal time                                           -0.022       6.734                          

 Data required time                                                  6.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.734                          
 Data arrival time                                                   7.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.637       6.715                          
 clock uncertainty                                       0.200       6.915                          

 Removal time                                           -0.022       6.893                          

 Data required time                                                  6.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.893                          
 Data arrival time                                                   7.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.421                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.352
  Launch Clock Delay      :  6.685
  Clock Pessimism Removal :  -0.637

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.435       4.307         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.507 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.507         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.507 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.790         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.790 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.685         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.182       6.867 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.615       7.482         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.482         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.836%), Route: 0.615ns(77.164%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 DRM_82_168/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.637       6.715                          
 clock uncertainty                                       0.200       6.915                          

 Removal time                                           -0.022       6.893                          

 Data required time                                                  6.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.893                          
 Data arrival time                                                   7.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.589                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.607
=======
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.352
  Launch Clock Delay      :  6.685
  Clock Pessimism Removal :  -0.648
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.184       6.710 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.587       7.297         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_88/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.297         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.865%), Route: 0.587ns(76.135%)
=======
                                   net (fanout=2)        3.435       4.307         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.507 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.507         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.507 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.790         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.790 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.685         ntclkbufg_4      
 CLMS_102_109/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMS_102_109/Q0                   tco                   0.182       6.867 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.655       7.522         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_26_108/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.522         Logic Levels: 0  
                                                                                   Logic: 0.182ns(21.744%), Route: 0.655ns(78.256%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
<<<<<<< HEAD
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 DRM_142_88/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.607       6.556                          
 clock uncertainty                                       0.200       6.756                          

 Removal time                                           -0.022       6.734                          

 Data required time                                                  6.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.734                          
 Data arrival time                                                   7.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.163
  Launch Clock Delay      :  6.526
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.276       4.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.348 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.348         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.348 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.631         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       5.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.895       6.526         ntclkbufg_3      
 CLMA_110_132/CLK                                                          r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/CLK

 CLMA_110_132/Q1                   tco                   0.184       6.710 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.588       7.298         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.298         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.834%), Route: 0.588ns(76.166%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.636       4.664         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.932 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.932         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.932 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.238         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.238 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.163         ntclkbufg_3      
 DRM_142_168/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.618       6.545                          
 clock uncertainty                                       0.200       6.745                          

 Removal time                                           -0.022       6.723                          

 Data required time                                                  6.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.723                          
 Data arrival time                                                   7.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.575                          
=======
                                   net (fanout=2)        3.825       4.853         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.121 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.121         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.121 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.427         cmos2_pclk_16bit 
 USCM_84_117/CLK_USCM              td                    0.000       6.427 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=145)      0.925       7.352         ntclkbufg_4      
 DRM_26_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.648       6.704                          
 clock uncertainty                                       0.200       6.904                          

 Removal time                                           -0.022       6.882                          

 Data required time                                                  6.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.882                          
 Data arrival time                                                   7.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.640                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.978       5.294         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_54_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.294         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.132%), Route: 1.978ns(89.868%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      15.816         ntclkbufg_2      
 DRM_54_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
 Data arrival time                                                   5.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.518                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.221       3.314 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.656       4.970         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_278_316/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.970         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.774%), Route: 1.656ns(88.226%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.880 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.880         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.381         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.459 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      15.062         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.062 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      16.067         ntclkbufg_3      
 DRM_278_316/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      16.244                          
 clock uncertainty                                      -0.150      16.094                          

 Recovery time                                          -0.031      16.063                          

 Data required time                                                 16.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.063                          
 Data arrival time                                                   4.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.093                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.931       5.247         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_356/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.247         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.353%), Route: 1.931ns(89.647%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      15.816         ntclkbufg_2      
 DRM_82_356/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
 Data arrival time                                                   5.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.565                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.221       3.314 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.630       4.944         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_278_336/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.944         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.939%), Route: 1.630ns(88.061%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.880 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.880         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.381         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.459 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      15.062         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.062 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      16.067         ntclkbufg_3      
 DRM_278_336/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      16.244                          
 clock uncertainty                                      -0.150      16.094                          

 Recovery time                                          -0.031      16.063                          

 Data required time                                                 16.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.063                          
 Data arrival time                                                   4.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.119                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
=======
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.223       3.316 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.892       5.208         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_336/RSTB[0]                                                        f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.544%), Route: 1.892ns(89.456%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 P20                                                     0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.074      12.894         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.629 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.629         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.667 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.130         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.208 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      14.811         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      14.811 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      15.816         ntclkbufg_2      
 DRM_82_336/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      15.993                          
 clock uncertainty                                      -0.150      15.843                          

 Recovery time                                          -0.031      15.812                          

 Data required time                                                 15.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.812                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.604                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.221       3.314 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       1.628       4.942         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_356/RSTB[0]                                                       f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.942         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.952%), Route: 1.628ns(88.048%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            13.071      13.071 r                        
 P20                                                     0.000      13.071 r       sys_clk (port)   
                                   net (fanout=1)        0.074      13.145         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      13.880 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.880         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      13.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      14.381         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078      14.459 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      15.062         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000      15.062 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.005      16.067         ntclkbufg_3      
 DRM_234_356/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.177      16.244                          
 clock uncertainty                                      -0.150      16.094                          

 Recovery time                                          -0.031      16.063                          

 Data required time                                                 16.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.063                          
 Data arrival time                                                   4.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.121                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
=======
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.182       3.068 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.502       3.570         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_192/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.570         Logic Levels: 0  
                                                                                   Logic: 0.182ns(26.608%), Route: 0.502ns(73.392%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_3      
 DRM_178_192/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.036       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.869                          
 Data arrival time                                                   3.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.701                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.598       3.668         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_192/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.668         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.529%), Route: 0.598ns(76.471%)
=======
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.182       3.068 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.658       3.726         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_234_252/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.726         Logic Levels: 0  
                                                                                   Logic: 0.182ns(21.667%), Route: 0.658ns(78.333%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.037       3.205         ntclkbufg_3      
 DRM_234_252/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Removal time                                           -0.036       2.992                          

 Data required time                                                  2.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.992                          
 Data arrival time                                                   3.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.734                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_3      
 CLMA_190_216/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_190_216/Q0                   tco                   0.182       3.068 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.602       3.670         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.670         Logic Levels: 0  
                                                                                   Logic: 0.182ns(23.214%), Route: 0.602ns(76.786%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
<<<<<<< HEAD
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 DRM_178_192/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          
=======
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_3      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell3/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Removal time                                           -0.036       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                  2.880                          
 Data arrival time                                                   3.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.788                          
=======
 Data required time                                                  2.869                          
 Data arrival time                                                   3.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.801                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

<<<<<<< HEAD
Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.604       3.674         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_178_168/RSTB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.674         Logic Levels: 0  
                                                                                   Logic: 0.184ns(23.350%), Route: 0.604ns(76.650%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 DRM_178_168/CLKB[0]                                                       r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.036       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.794                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.895       2.886         ntclkbufg_2      
 CLMA_130_184/CLK                                                          r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/CLK

 CLMA_130_184/Q1                   tco                   0.184       3.070 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=24)       0.758       3.828         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
 DRM_82_232/RSTB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.828         Logic Levels: 0  
                                                                                   Logic: 0.184ns(19.533%), Route: 0.758ns(80.467%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=192)      0.925       3.093         ntclkbufg_2      
 DRM_82_232/CLKB[0]                                                        r       fram_buf/rd_buf/rd_cell2/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.036       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.869                          
 Data arrival time                                                   3.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.959                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
=======
Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_214_41/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMS_214_41/Q3                    tco                   0.220       3.309 f       rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.266       3.575         rstn_1ms[4]      
 CLMA_218_48/Y1                    td                    0.360       3.935 f       N142_11/gateop_perm/Z
                                   net (fanout=2)        0.253       4.188         _N67845          
 CLMA_218_44/Y1                    td                    0.360       4.548 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.233       4.781         ms72xx_ctl/N0_rnmt
 CLMS_218_45/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.781         Logic Levels: 2  
                                                                                   Logic: 0.940ns(55.556%), Route: 0.752ns(44.444%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 CLMS_254_45/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_254_45/Q1                    tco                   0.223       3.312 f       rstn_1ms[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.255       3.567         rstn_1ms[6]      
 CLMA_254_48/Y0                    td                    0.378       3.945 f       N142_10/gateop_perm/Z
                                   net (fanout=2)        0.295       4.240         _N67930          
 CLMA_262_44/Y1                    td                    0.224       4.464 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=3)        0.356       4.820         ms72xx_ctl/N0_rnmt
 CLMA_254_48/RSCO                  td                    0.113       4.933 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       4.933         ntR197           
 CLMA_254_52/RSCI                                                          f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.933         Logic Levels: 3  
                                                                                   Logic: 0.938ns(50.868%), Route: 0.906ns(49.132%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.882         ntclkbufg_1      
 CLMS_218_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          
=======
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895     102.882         ntclkbufg_2      
 CLMA_254_52/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Recovery time                                           0.000     102.924                          

 Data required time                                                102.924                          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 Data required time                                                102.444                          
 Data arrival time                                                   4.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.663                          
=======
 Data required time                                                102.924                          
 Data arrival time                                                   4.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.991                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N27             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.882         ntclkbufg_1      
 CLMA_218_48/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_48/Q0                    tco                   0.182       3.064 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.211       3.275         rstn_1ms[0]      
 CLMA_218_44/Y1                    td                    0.177       3.452 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.196       3.648         ms72xx_ctl/N0_rnmt
 CLMS_218_45/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.648         Logic Levels: 1  
                                                                                   Logic: 0.359ns(46.867%), Route: 0.407ns(53.133%)
=======
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.895       2.882         ntclkbufg_2      
 CLMS_254_53/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_254_53/Q0                    tco                   0.179       3.061 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=3)        0.278       3.339         rstn_1ms[13]     
 CLMA_262_44/Y1                    td                    0.271       3.610 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=3)        0.285       3.895         ms72xx_ctl/N0_rnmt
 CLMA_254_48/RSCO                  td                    0.085       3.980 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       3.980         ntR197           
 CLMA_254_52/RSCI                                                          r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.980         Logic Levels: 2  
                                                                                   Logic: 0.535ns(48.725%), Route: 0.563ns(51.275%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
<<<<<<< HEAD
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMS_218_45/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Removal time                                           -0.187       2.710                          

 Data required time                                                  2.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.710                          
 Data arrival time                                                   3.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
=======
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=269)      0.925       3.089         ntclkbufg_2      
 CLMA_254_52/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Removal time                                            0.000       2.897                          

 Data required time                                                  2.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.897                          
 Data arrival time                                                   3.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.083                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.475       5.718         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_54_212/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.718         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.133%), Route: 1.475ns(86.867%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 DRM_54_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.277      10.735                          
 clock uncertainty                                      -0.250      10.485                          

 Recovery time                                          -0.042      10.443                          

 Data required time                                                 10.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.443                          
 Data arrival time                                                   5.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.725                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.312       5.555         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_88/RSTA[0]                                                         f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.555         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.528%), Route: 1.312ns(85.472%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 DRM_26_88/CLKA[0]                                                         r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.042      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                   5.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.877                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.251       5.494         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_108/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.494         Logic Levels: 0  
                                                                                   Logic: 0.223ns(15.129%), Route: 1.251ns(84.871%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.793       6.036         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_316/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.062%), Route: 1.793ns(88.938%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      10.458         ntclkbufg_5      
 DRM_26_108/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.724                          
 clock uncertainty                                      -0.250      10.474                          

 Recovery time                                          -0.042      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                   5.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.938                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 DRM_26_316/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.506                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
<<<<<<< HEAD
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277
=======
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
<<<<<<< HEAD
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.296       4.203         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_128/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.203         Logic Levels: 0  
                                                                                   Logic: 0.183ns(38.205%), Route: 0.296ns(61.795%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
=======
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 DRM_142_128/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
 Data arrival time                                                   4.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
=======
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.694       5.937         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_336/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.937         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.633%), Route: 1.694ns(88.367%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 DRM_26_336/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   5.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.605                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.834
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.223       4.243 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.405       5.648         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_26_252/RSTA[0]                                                        f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.648         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.698%), Route: 1.405ns(86.302%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       8.097 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.097         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.135 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.563         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       9.563 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005      10.568         ntclkbufg_6      
 DRM_26_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.266      10.834                          
 clock uncertainty                                      -0.250      10.584                          

 Recovery time                                          -0.042      10.542                          

 Data required time                                                 10.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.542                          
 Data arrival time                                                   5.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.894                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.391       4.298         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_142_148/RSTA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.298         Logic Levels: 0  
                                                                                   Logic: 0.183ns(31.882%), Route: 0.391ns(68.118%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.375       4.282         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.282         Logic Levels: 0  
                                                                                   Logic: 0.183ns(32.796%), Route: 0.375ns(67.204%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 DRM_142_148/CLKA[0]                                                       r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 DRM_82_192/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
<<<<<<< HEAD
 Data arrival time                                                   4.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
=======
 Data arrival time                                                   4.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
<<<<<<< HEAD
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
=======
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_5      
 CLMA_118_136/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_118_136/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.454       4.361         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.361         Logic Levels: 0  
                                                                                   Logic: 0.183ns(28.728%), Route: 0.454ns(71.272%)
=======
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.482       4.389         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.389         Logic Levels: 0  
                                                                                   Logic: 0.183ns(27.519%), Route: 0.482ns(72.481%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
<<<<<<< HEAD
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_5      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       4.020         ntclkbufg_6      
 DRM_82_212/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Removal time                                           -0.022       3.921                          

 Data required time                                                  3.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.921                          
<<<<<<< HEAD
 Data arrival time                                                   4.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
=======
 Data arrival time                                                   4.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.468                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.132
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.266

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.285       1.363 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       2.829 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.724         ntclkbufg_6      
 CLMA_110_200/CLK                                                          r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/CLK

 CLMA_110_200/Q2                   tco                   0.183       3.907 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.701       4.608         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
 DRM_82_252/RSTA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.608         Logic Levels: 0  
                                                                                   Logic: 0.183ns(20.701%), Route: 0.701ns(79.299%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.504       1.582 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N25             
 USCM_84_110/CLK_USCM              td                    0.000       3.095 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       4.132         ntclkbufg_6      
 DRM_82_252/CLKA[0]                                                        r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.266       3.866                          
 clock uncertainty                                       0.200       4.066                          

 Removal time                                           -0.022       4.044                          

 Data required time                                                  4.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.044                          
 Data arrival time                                                   4.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.564                          
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     0.925       6.736         ntclkbufg_0      
 CLMA_110_180/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_110_180/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=160)      1.919       8.876         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.982 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.982         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    7.323      16.305 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      16.392         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  16.392         Logic Levels: 2  
                                                                                   Logic: 7.650ns(79.225%), Route: 2.006ns(20.775%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMS_162_237/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_162_237/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=188)      2.371       9.328         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       9.434 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.434         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    7.323      16.757 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      16.844         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  16.844         Logic Levels: 2  
                                                                                   Logic: 7.650ns(75.683%), Route: 2.458ns(24.317%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
<<<<<<< HEAD
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5138)     1.037       6.848         ntclkbufg_0      
 CLMS_70_261/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q/CLK

 CLMS_70_261/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q/Q
                                   net (fanout=2)        1.113       8.182         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       8.288 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.288         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    7.323      15.611 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      15.708         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  15.708         Logic Levels: 2  
                                                                                   Logic: 7.650ns(86.343%), Route: 1.210ns(13.657%)
=======
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         1.037       6.848         ntclkbufg_0      
 CLMA_66_364/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_364/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.266       7.335         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       7.441 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.441         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    7.323      14.764 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.861         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  14.861         Logic Levels: 2  
                                                                                   Logic: 7.650ns(95.470%), Route: 0.363ns(4.530%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
<<<<<<< HEAD
                                   net (fanout=2)        0.478       1.471         _N27             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.089         ntclkbufg_1      
 CLMA_218_56/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_218_56/Q0                    tco                   0.221       3.310 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=20)       3.360       6.670         nt_hdmi_int_led  
 IOL_19_374/DO                     td                    0.106       6.776 f       hdmi_int_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.776         hdmi_int_led_obuf/ntO
 IOBD_16_376/PAD                   td                    7.323      14.099 f       hdmi_int_led_obuf/opit_0/O
                                   net (fanout=1)        0.109      14.208         hdmi_int_led     
 B2                                                                        f       hdmi_int_led (port)

 Data arrival time                                                  14.208         Logic Levels: 2  
                                                                                   Logic: 7.650ns(68.801%), Route: 3.469ns(31.199%)
=======
                                   net (fanout=2)        1.449       2.442         _N27             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_13/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_115/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=17017)
                                                         0.925       6.736         ntclkbufg_0      
 CLMS_162_229/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_162_229/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      1.973       8.930         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_30_128/Y3                    td                    0.151       9.081 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.716      10.797         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106      10.903 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.903         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      14.132 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      14.228         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  14.228         Logic Levels: 3  
                                                                                   Logic: 3.707ns(49.479%), Route: 3.785ns(50.521%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : cmos1_href_d0/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


<<<<<<< HEAD
 AB10                                                    0.000       0.000 r       cmos1_href (port)
                                   net (fanout=1)        0.063       0.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    0.735       0.798 r       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.066       0.864 r       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.362       1.226         nt_cmos1_href    
 CLMS_130_25/M0                                                            r       cmos1_href_d0/opit_0/D

 Data arrival time                                                   1.226         Logic Levels: 2  
                                                                                   Logic: 0.801ns(65.334%), Route: 0.425ns(34.666%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[17] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K1                                                      0.000       0.000 f       mem_dq[17] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[17]    
 IOBS_LR_0_237/DIN                 td                    0.372       0.440 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.440         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_7_238/RX_DATA_DD              td                    0.371       0.811 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.278       1.089         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_10_241/Y1                    td                    0.126       1.215 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_14/gateop_perm/Z
                                   net (fanout=1)        0.061       1.276         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N70083
 CLMA_10_240/A2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.276         Logic Levels: 3  
                                                                                   Logic: 0.869ns(68.103%), Route: 0.407ns(31.897%)
=======
 K18                                                     0.000       0.000 r       key (port)       
                                   net (fanout=1)        0.056       0.056         key              
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       key_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         key_ibuf/ntD     
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       key_ibuf/opit_1/OUT
                                   net (fanout=3)        0.264       1.121         nt_key           
 CLMS_314_261/M2                                                           r       key_ctl/u_btn_deb/btn_in_reg[0]/opit_0/D

 Data arrival time                                                   1.121         Logic Levels: 2  
                                                                                   Logic: 0.801ns(71.454%), Route: 0.320ns(28.546%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


<<<<<<< HEAD
 V20                                                     0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.051       0.051         nt_iic_sda       
 IOBS_LR_328_24/DIN                td                    0.735       0.786 r       ms72xx_ctl.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.786         ms72xx_ctl.iic_sda_tri/ntI
 IOL_327_25/RX_DATA_DD             td                    0.066       0.852 r       ms72xx_ctl.iic_sda_tri/opit_1/OUT
                                   net (fanout=1)        0.523       1.375         _N8              
 CLMA_286_49/M2                                                            r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   1.375         Logic Levels: 2  
                                                                                   Logic: 0.801ns(58.255%), Route: 0.574ns(41.745%)
=======
 K18                                                     0.000       0.000 r       key (port)       
                                   net (fanout=1)        0.056       0.056         key              
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       key_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         key_ibuf/ntD     
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       key_ibuf/opit_1/OUT
                                   net (fanout=3)        0.279       1.136         nt_key           
 CLMS_314_265/M0                                                           r       key_ctl/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/D

 Data arrival time                                                   1.136         Logic Levels: 2  
                                                                                   Logic: 0.801ns(70.511%), Route: 0.335ns(29.489%)
====================================================================================================

====================================================================================================

Startpoint  : key (port)
Endpoint    : key_ctl/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       key (port)       
                                   net (fanout=1)        0.056       0.056         key              
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       key_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         key_ibuf/ntD     
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       key_ibuf/opit_1/OUT
                                   net (fanout=3)        0.313       1.170         nt_key           
 CLMS_314_261/A0                                                           r       key_ctl/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   1.170         Logic Levels: 2  
                                                                                   Logic: 0.801ns(68.462%), Route: 0.369ns(31.538%)
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 9.504       10.000          0.496           High Pulse Width  CLMS_274_185/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_274_185/CLK        key_ctl/btn_deb_1d/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_282_201/CLK        key_ctl/u_btn_deb/cnt[0][2]/opit_0_A2Q21/CLK
=======
 9.504       10.000          0.496           High Pulse Width  CLMS_310_361/CLK        key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_310_361/CLK        key_ctl/key_push_cnt[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_310_361/CLK        key_ctl/key_push_cnt[1]/opit_0_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 3.480       5.000           1.520           High Pulse Width  CLMS_78_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_149/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_74_141/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
=======
 3.480       5.000           1.520           Low Pulse Width   CLMS_66_125/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_66_125/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_74_117/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.454       5.950           0.496           High Pulse Width  CLMS_118_53/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_118_53/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_118_53/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
=======
 5.454       5.950           0.496           High Pulse Width  CLMS_246_85/CLK         cmos1_8_16bit/de_i_r1/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_246_85/CLK         cmos1_8_16bit/de_i_r1/opit_0/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_246_85/CLK         cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.454       5.950           0.496           High Pulse Width  CLMS_134_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_134_73/CLK         cmos2_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_102_121/CLK        cmos2_8_16bit/enble/opit_0_L5Q_perm/CLK
=======
 5.454       5.950           0.496           High Pulse Width  CLMS_170_105/CLK        cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_170_105/CLK        cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_170_105/CLK        cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.182      11.900          0.718           Low Pulse Width   DRM_178_108/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_178_108/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_82_24/CLKA[0]       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 11.182      11.900          0.718           High Pulse Width  DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_54_148/CLKA[0]      fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_142_148/CLKA[0]     fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 11.182      11.900          0.718           High Pulse Width  DRM_142_88/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_142_88/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_82_4/CLKA[0]        fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 11.182      11.900          0.718           High Pulse Width  DRM_26_108/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_26_108/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_82_128/CLKA[0]      fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 5.197       6.410           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.197       6.410           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
=======
 5.322       6.535           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.322       6.535           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
 5.322       6.535           1.213           High Pulse Width  IOL_327_169/CLK_SYS     b_out_obuf[5]/opit_1_OQ/SYSCLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 49.282      50.000          0.718           High Pulse Width  DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_44/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_44/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
=======
 49.282      50.000          0.718           High Pulse Width  DRM_278_356/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_356/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_356/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 19.504      20.000          0.496           High Pulse Width  CLMS_134_33/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.504      20.000          0.496           Low Pulse Width   CLMS_134_33/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_134_33/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
=======
 19.504      20.000          0.496           High Pulse Width  CLMS_294_21/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.504      20.000          0.496           Low Pulse Width   CLMS_294_21/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_294_21/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
<<<<<<< HEAD
 2.649       3.367           0.718           High Pulse Width  DRM_142_128/CLKA[0]     fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_142_128/CLKA[0]     fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_82_68/CLKA[0]       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
=======
 2.649       3.367           0.718           High Pulse Width  DRM_54_212/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           Low Pulse Width   DRM_54_212/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_82_272/CLKA[0]      fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_4/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_82_24/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_210_52/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_210_52/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_210_52/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/report_timing/rtr.db                          
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
<<<<<<< HEAD
Peak memory: 1,105 MB
Total CPU time to report_timing completion : 0h:0m:8s
Process Total CPU time to report_timing completion : 0h:0m:10s
Total real time to report_timing completion : 0h:0m:13s
=======
Peak memory: 1,415 MB
Total CPU time to report_timing completion : 0h:0m:9s
Process Total CPU time to report_timing completion : 0h:0m:10s
Total real time to report_timing completion : 0h:0m:24s
>>>>>>> db3bc7ab8949d3324a7ca5ee2675bf97b6b170d9
