*
vdd vdd1 0 1
vss vss 0 0
mn1 out in vss nch
mp1 out in vdd pch
mn2 in out vss nch
mp2 in out vdd pch
r1 in vdd 1000000
r2 out vdd 1000000
l1 vdd1 vdd 1e-8
c1 in vss 1e-8
c2 out vss 1e-8
.options MaxSimTime=1e-3 deltaT=1e-10 FixedTimeStep=True reltol=1e-1 CheckLTE=False
.ic v(vdd)=1 v(in)=1 v(out)=1 v(vss)=0
.plot v(out) v(in)