

================================================================
== Vitis HLS Report for 'run_Pipeline_2'
================================================================
* Date:           Mon Sep 19 17:09:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.556 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.200 us|  0.200 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|    1024|    384|    0|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     270|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|    1294|    444|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+-------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |                Module               | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |data_0_U  |run_Pipeline_2_data_0_RAM_AUTO_0R0W  |        1|  128|  48|    0|   128|   32|     1|         4096|
    |data_1_U  |run_Pipeline_2_data_0_RAM_AUTO_0R0W  |        1|  128|  48|    0|   128|   32|     1|         4096|
    |data_2_U  |run_Pipeline_2_data_0_RAM_AUTO_0R0W  |        1|  128|  48|    0|   128|   32|     1|         4096|
    |data_3_U  |run_Pipeline_2_data_0_RAM_AUTO_0R0W  |        1|  128|  48|    0|   128|   32|     1|         4096|
    |data_4_U  |run_Pipeline_2_data_0_RAM_AUTO_0R0W  |        1|  128|  48|    0|   128|   32|     1|         4096|
    |data_5_U  |run_Pipeline_2_data_0_RAM_AUTO_0R0W  |        1|  128|  48|    0|   128|   32|     1|         4096|
    |data_6_U  |run_Pipeline_2_data_0_RAM_AUTO_0R0W  |        1|  128|  48|    0|   128|   32|     1|         4096|
    |data_7_U  |run_Pipeline_2_data_0_RAM_AUTO_0R0W  |        1|  128|  48|    0|   128|   32|     1|         4096|
    +----------+-------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                                     |        8| 1024| 384|    0|  1024|  256|     8|        32768|
    +----------+-------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_38_fu_219_p2     |         +|   0|  0|  13|           4|           1|
    |exitcond544_fu_213_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  24|           9|           8|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |loop_index_fu_76         |   9|          2|    4|          8|
    |shiftreg_fu_72           |   9|          2|  256|        512|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  262|        524|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |loop_index_fu_76         |    4|   0|    4|          0|
    |shiftreg_fu_72           |  256|   0|  256|          0|
    |zext_ln354_reg_286       |    7|   0|   64|         57|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  270|   0|  327|         57|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  run_Pipeline_2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  run_Pipeline_2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  run_Pipeline_2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  run_Pipeline_2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  run_Pipeline_2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  run_Pipeline_2|  return value|
|gmem_load   |   in|  256|     ap_none|       gmem_load|        scalar|
|zext_ln587  |   in|    7|     ap_none|      zext_ln587|        scalar|
+------------+-----+-----+------------+----------------+--------------+

