{"sha": "c028d589e94a67795a25763bc95b778e1480f106", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzAyOGQ1ODllOTRhNjc3OTVhMjU3NjNiYzk1Yjc3OGUxNDgwZjEwNg==", "commit": {"author": {"name": "Will Schmidt", "email": "will_schmidt@vnet.ibm.com", "date": "2018-02-09T20:59:40Z"}, "committer": {"name": "Will Schmidt", "email": "willschm@gcc.gnu.org", "date": "2018-02-09T20:59:40Z"}, "message": "vsx-vector-6-le.c: Update CPU target.\n\n[testsuite]\n\n2018-02-07  Will Schmidt  <will_schmidt@vnet.ibm.com>\n\n\t* gcc.target/powerpc/vsx-vector-6-le.c:  Update CPU target.\n\t* gcc.target/powerpc/vsx-vector-6-le.p9.c:  New.\n\nFrom-SVN: r257541", "tree": {"sha": "f31b2fd6eee550cd473e9b660134bb5fd18ba5b4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f31b2fd6eee550cd473e9b660134bb5fd18ba5b4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c028d589e94a67795a25763bc95b778e1480f106", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c028d589e94a67795a25763bc95b778e1480f106", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c028d589e94a67795a25763bc95b778e1480f106", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c028d589e94a67795a25763bc95b778e1480f106/comments", "author": {"login": "willschm", "id": 44359, "node_id": "MDQ6VXNlcjQ0MzU5", "avatar_url": "https://avatars.githubusercontent.com/u/44359?v=4", "gravatar_id": "", "url": "https://api.github.com/users/willschm", "html_url": "https://github.com/willschm", "followers_url": "https://api.github.com/users/willschm/followers", "following_url": "https://api.github.com/users/willschm/following{/other_user}", "gists_url": "https://api.github.com/users/willschm/gists{/gist_id}", "starred_url": "https://api.github.com/users/willschm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/willschm/subscriptions", "organizations_url": "https://api.github.com/users/willschm/orgs", "repos_url": "https://api.github.com/users/willschm/repos", "events_url": "https://api.github.com/users/willschm/events{/privacy}", "received_events_url": "https://api.github.com/users/willschm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "8221fb01d690820cb4e9fe4a8b4e33ddcf686029", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8221fb01d690820cb4e9fe4a8b4e33ddcf686029", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8221fb01d690820cb4e9fe4a8b4e33ddcf686029"}], "stats": {"total": 43, "additions": 41, "deletions": 2}, "files": [{"sha": "752857b529199b31f6635c1e015fd338e0d6745d", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c028d589e94a67795a25763bc95b778e1480f106/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c028d589e94a67795a25763bc95b778e1480f106/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=c028d589e94a67795a25763bc95b778e1480f106", "patch": "@@ -1,3 +1,8 @@\n+2018-02-09  Will Schmidt  <will_schmidt@vnet.ibm.com>\n+\n+\t* gcc.target/powerpc/vsx-vector-6-le.c:  Update CPU target.\n+\t* gcc.target/powerpc/vsx-vector-6-le.p9.c:  New.\n+\n 2018-02-09  Nathan Sidwell  <nathan@acm.org>\n \n \tPR c/84293"}, {"sha": "c3f795cbc153d2030a4fb8601a27bef1f5b875d2", "filename": "gcc/testsuite/gcc.target/powerpc/vsx-vector-6-le.c", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c028d589e94a67795a25763bc95b778e1480f106/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6-le.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c028d589e94a67795a25763bc95b778e1480f106/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6-le.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6-le.c?ref=c028d589e94a67795a25763bc95b778e1480f106", "patch": "@@ -1,9 +1,10 @@\n /* { dg-do compile { target { powerpc64le-*-* && lp64 } } } */\n /* { dg-skip-if \"\" { powerpc*-*-darwin* } } */\n /* { dg-require-effective-target powerpc_vsx_ok } */\n-/* { dg-options \"-mvsx -O2\" } */\n+/* { dg-options \"-mvsx -O2 -mcpu=power8\" } */\n+/* { dg-skip-if \"do not override -mcpu\" { powerpc*-*-* } { \"-mcpu=*\" } { \"-mcpu=power8\" } } */\n \n-/* Expected instruction counts for Little Endian */\n+/* Expected instruction counts for Little Endian targeting Power8. */\n \n /* { dg-final { scan-assembler-times \"xvabsdp\" 1 } } */\n /* { dg-final { scan-assembler-times \"xvadddp\" 1 } } */"}, {"sha": "290d4b4813593c57f65ba1df33fccaf4c8840907", "filename": "gcc/testsuite/gcc.target/powerpc/vsx-vector-6-le.p9.c", "status": "added", "additions": 33, "deletions": 0, "changes": 33, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c028d589e94a67795a25763bc95b778e1480f106/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6-le.p9.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c028d589e94a67795a25763bc95b778e1480f106/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6-le.p9.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fvsx-vector-6-le.p9.c?ref=c028d589e94a67795a25763bc95b778e1480f106", "patch": "@@ -0,0 +1,33 @@\n+/* { dg-do compile { target { powerpc64le-*-* && lp64 } } } */\n+/* { dg-skip-if \"\" { powerpc*-*-darwin* } } */\n+/* { dg-require-effective-target powerpc_p9vector_ok } */\n+/* { dg-options \"-mvsx -O2 -mcpu=power9\" } */\n+/* { dg-skip-if \"do not override -mcpu\" { powerpc*-*-* } { \"-mcpu=*\" } { \"-mcpu=power9\" } } */\n+\n+/* Expected instruction counts for Little Endian targeting Power9. */\n+\n+/* { dg-final { scan-assembler-times \"xvabsdp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvadddp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xxlnor\" 7 } } */\n+/* { dg-final { scan-assembler-times \"xxlor\" 20 } } */\n+/* { dg-final { scan-assembler-times \"xvcmpeqdp\" 5 } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgtdp\" 8 } } */\n+/* { dg-final { scan-assembler-times \"xvcmpgedp\" 8 } } */\n+/* { dg-final { scan-assembler-times \"xvrdpim\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvmaddadp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvmsubadp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvsubdp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvmaxdp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvmindp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvmuldp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vperm\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvrdpic\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvsqrtdp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvrdpiz\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvmsubasp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xvnmaddasp\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vmsumshs\" 1 } } */\n+/* { dg-final { scan-assembler-times \"xxland\" 13 } } */\n+\n+/* Source code for the test in vsx-vector-6.h */\n+#include \"vsx-vector-6.h\""}]}