module counter_number_two(clk,rst,c,up);
  
  input clk,rst,up;
  
  output reg [3:0]c;
  
  always@(posedge clk)
  
  begin 
    if(rst)
      begin
        c<=4'B0;
  end
  if (up)
    begin
      c<=c+4'B1;
    end
  else
    begin
      c<=c-4'B1;
    end
  end

endmodule      
  
