
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002780                       # Number of seconds simulated
sim_ticks                                  2780004000                       # Number of ticks simulated
final_tick                                 2780004000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166325                       # Simulator instruction rate (inst/s)
host_op_rate                                   334133                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37627658                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449564                       # Number of bytes of host memory used
host_seconds                                    73.88                       # Real time elapsed on the host
sim_insts                                    12288442                       # Number of instructions simulated
sim_ops                                      24686387                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         440448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             542336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       138240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          138240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2160                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          36650307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         158434304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             195084611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     36650307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36650307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49726547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49726547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49726547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         36650307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        158434304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            244811159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001990002500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          190                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          190                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3238                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8475                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3238                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 528896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  200960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  542400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               207232                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    74                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              145                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2780002000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3238                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.756531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.974551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.865203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          505     26.38%     26.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          433     22.62%     49.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210     10.97%     59.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          138      7.21%     67.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          132      6.90%     74.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           98      5.12%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          120      6.27%     85.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      1.72%     87.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          245     12.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.452632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.128399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.256297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            141     74.21%     74.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            25     13.16%     87.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12      6.32%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.53%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.11%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.53%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            4      2.11%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.526316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.500375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.952214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              143     75.26%     75.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.58%     76.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35     18.42%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      4.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           190                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       431232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       200960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 35130884.703763015568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 155119201.267336308956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72287665.773142769933                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3238                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58625250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    258452250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  64310921250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36801.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37554.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19861309.84                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    162127500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               317077500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   41320000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19618.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38368.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       190.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    195.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6944                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2537                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     237343.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9296280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4929705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37627800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               12058200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135835440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            127060980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5787360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       496414140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       132980160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        266684940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1228687695                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            441.973355                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2486058000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      8467000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1051331500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    346283750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     227863750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1088598000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4433940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2333925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21370020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4332600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             76761900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7037280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       255153660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       160690080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        410873280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1033953405                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            371.925150                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2593335750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     14282000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      38480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1615322250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    418458250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     133906250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    559555250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  584133                       # Number of BP lookups
system.cpu.branchPred.condPredicted            584133                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11419                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               280939                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90566                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                362                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          280939                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             277411                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3528                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1545                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5160557                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      501828                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1860                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           156                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1102181                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           356                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2780004000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5560009                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1145541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12634231                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      584133                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             367977                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4318541                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23286                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1960                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          123                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          254                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1101934                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3492                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5478275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.622846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.650600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1778375     32.46%     32.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    39544      0.72%     33.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   339815      6.20%     39.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83702      1.53%     40.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   267794      4.89%     45.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    93752      1.71%     47.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    46798      0.85%     48.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    93745      1.71%     50.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2734750     49.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5478275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.105060                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.272340                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1238176                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                568673                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3633962                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 25821                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11643                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25216916                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11643                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1254173                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  170024                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5558                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3641573                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                395304                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25161207                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3351                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  19430                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 183700                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 191262                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27822457                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52860851                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19044286                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24742311                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263883                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   558574                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                186                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            142                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    132440                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5048662                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              510253                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            150848                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60853                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25070347                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 327                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24956726                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4262                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          384286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       560643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            263                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5478275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.555581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.589886                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              570395     10.41%     10.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              257062      4.69%     15.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              568568     10.38%     25.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              466093      8.51%     33.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              753313     13.75%     47.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              555838     10.15%     57.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              689034     12.58%     70.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              706173     12.89%     83.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              911799     16.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5478275                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   30811      2.27%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 69510      5.12%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     42      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      7.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 11067      0.81%      8.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%      8.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            617136     45.45%     53.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           368020     27.10%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1651      0.12%     80.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   821      0.06%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            258812     19.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               51      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             18215      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7596290     30.44%     30.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40084      0.16%     30.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1586      0.01%     30.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282822     17.16%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  739      0.00%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81991      0.33%     48.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2019      0.01%     48.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961364     11.87%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                970      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310009      9.26%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30076      0.12%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080002      8.33%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               861590      3.45%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              352832      1.41%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4185369     16.77%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150704      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24956726                       # Type of FU issued
system.cpu.iq.rate                           4.488613                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1357944                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.054412                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18005265                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6733227                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6209870                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38748668                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18721840                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18693024                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6255010                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20041445                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           427767                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        55546                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15682                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10013                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11643                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  107069                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8573                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25070674                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               548                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5048662                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               510253                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                197                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    850                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7000                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            114                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2243                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12935                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15178                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24931232                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5040373                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25494                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5542192                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   527307                       # Number of branches executed
system.cpu.iew.exec_stores                     501819                       # Number of stores executed
system.cpu.iew.exec_rate                     4.484027                       # Inst execution rate
system.cpu.iew.wb_sent                       24909944                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24902894                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14757552                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22891321                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.478931                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.644679                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          384325                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11563                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5417965                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.556395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.910398                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       708717     13.08%     13.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       573348     10.58%     23.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       301137      5.56%     29.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       339892      6.27%     35.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       671136     12.39%     47.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       481174      8.88%     56.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       471084      8.69%     65.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       397645      7.34%     72.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1473832     27.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5417965                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288442                       # Number of instructions committed
system.cpu.commit.committedOps               24686387                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487687                       # Number of memory references committed
system.cpu.commit.loads                       4993116                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510548                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311077                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401522     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40052      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821878      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344089      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686387                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1473832                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     29014845                       # The number of ROB reads
system.cpu.rob.rob_writes                    50202806                       # The number of ROB writes
system.cpu.timesIdled                             781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288442                       # Number of Instructions Simulated
system.cpu.committedOps                      24686387                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.452458                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.452458                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.210148                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.210148                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18656414                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5363472                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24717780                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18542070                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2184060                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3604226                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6589495                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1938.824942                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1744814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4834                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            360.946214                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1938.824942                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.946692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.946692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1870                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10435748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10435748                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4698355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4698355                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492115                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5190470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5190470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5190470                       # number of overall hits
system.cpu.dcache.overall_hits::total         5190470                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21504                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2459                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        23963                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23963                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23963                       # number of overall misses
system.cpu.dcache.overall_misses::total         23963                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1399590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1399590000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    157007499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    157007499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1556597499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1556597499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1556597499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1556597499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4719859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4719859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5214433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5214433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5214433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5214433                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004972                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004596                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65085.100446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65085.100446                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63850.141928                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63850.141928                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64958.373284                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64958.373284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64958.373284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64958.373284                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18767                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          533                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               243                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.230453                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.142857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2160                       # number of writebacks
system.cpu.dcache.writebacks::total              2160                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17074                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17074                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        17081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17081                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17081                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4430                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2452                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2452                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6882                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6882                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    320913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    320913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    154273499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    154273499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    475186499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    475186499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    475186499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    475186499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004958                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001320                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001320                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001320                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72440.857788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72440.857788                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62917.413948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62917.413948                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69047.733072                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69047.733072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69047.733072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69047.733072                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4834                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.071879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              162543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1080                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            150.502778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.071879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2205456                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2205456                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1099633                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1099633                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1099633                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1099633                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1099633                       # number of overall hits
system.cpu.icache.overall_hits::total         1099633                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2299                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2299                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2299                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2299                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2299                       # number of overall misses
system.cpu.icache.overall_misses::total          2299                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    147386999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147386999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    147386999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147386999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    147386999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147386999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1101932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1101932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1101932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1101932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1101932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1101932                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002086                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002086                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64109.177468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64109.177468                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64109.177468                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64109.177468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64109.177468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64109.177468                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1668                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          503                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.806452                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   251.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1080                       # number of writebacks
system.cpu.icache.writebacks::total              1080                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          706                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          706                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          706                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          706                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          706                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          706                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1593                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1593                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109544499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109544499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109544499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109544499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109544499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109544499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001446                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001446                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001446                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001446                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68766.163842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68766.163842                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68766.163842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68766.163842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68766.163842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68766.163842                       # average overall mshr miss latency
system.cpu.icache.replacements                   1080                       # number of replacements
system.membus.snoop_filter.tot_requests         14389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2780004000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6022                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2160                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1080                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2674                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2452                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2452                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1593                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4430                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        18598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       171008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       171008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       578688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       578688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  749696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8475                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000708                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026600                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8469     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8475                       # Request fanout histogram
system.membus.reqLayer2.occupancy            28974000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8442498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           36202500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
