Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 30 16:35:09 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.166        0.000                      0                   60        0.256        0.000                      0                   60        3.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                     Period(ns)      Frequency(MHz)
-----        ------------                     ----------      --------------
sys_clk_pin  {0.000 4.000}                    8.000           125.000         
  clk_div    {0.000 500000000.000}            1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin            3.166           0.000                      0                   28           0.303           0.000                      0                   28           3.500           0.000                       0                    29  
  clk_div     1000000000.000           0.000                      0                   32           0.256           0.000                      0                   32   500000000.000           0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.381ns (29.566%)  route 3.290ns (70.434%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.654    10.184    M2/cnt[26]_i_2_n_0
    SLICE_X106Y100       LUT2 (Prop_lut2_I1_O)        0.124    10.308 r  M2/cnt[0]_i_1/O
                         net (fo=1, routed)           0.492    10.801    M2/cnt_0[0]
    SLICE_X107Y100       FDCE                                         r  M2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X107Y100       FDCE                                         r  M2/cnt_reg[0]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X107Y100       FDCE (Setup_fdce_C_D)       -0.103    13.966    M2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.381ns (31.237%)  route 3.040ns (68.763%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.897    10.427    M2/cnt[26]_i_2_n_0
    SLICE_X108Y102       LUT2 (Prop_lut2_I1_O)        0.124    10.551 r  M2/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000    10.551    M2/cnt_0[16]
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[16]/C
                         clock pessimism              0.507    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X108Y102       FDCE (Setup_fdce_C_D)        0.079    14.173    M2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.410ns (31.685%)  route 3.040ns (68.315%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.897    10.427    M2/cnt[26]_i_2_n_0
    SLICE_X108Y102       LUT2 (Prop_lut2_I1_O)        0.153    10.580 r  M2/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000    10.580    M2/cnt_0[26]
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[26]/C
                         clock pessimism              0.507    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X108Y102       FDCE (Setup_fdce_C_D)        0.118    14.212    M2/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.381ns (32.578%)  route 2.858ns (67.422%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.715    10.245    M2/cnt[26]_i_2_n_0
    SLICE_X106Y100       LUT2 (Prop_lut2_I1_O)        0.124    10.369 r  M2/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    10.369    M2/cnt_0[4]
    SLICE_X106Y100       FDCE                                         r  M2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X106Y100       FDCE                                         r  M2/cnt_reg[4]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.031    14.100    M2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.381ns (32.578%)  route 2.858ns (67.422%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.715    10.245    M2/cnt[26]_i_2_n_0
    SLICE_X109Y101       LUT2 (Prop_lut2_I1_O)        0.124    10.369 r  M2/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000    10.369    M2/cnt_0[21]
    SLICE_X109Y101       FDCE                                         r  M2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE                                         r  M2/cnt_reg[21]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X109Y101       FDCE (Setup_fdce_C_D)        0.031    14.100    M2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.381ns (32.640%)  route 2.850ns (67.360%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.707    10.237    M2/cnt[26]_i_2_n_0
    SLICE_X106Y101       LUT2 (Prop_lut2_I1_O)        0.124    10.361 r  M2/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    10.361    M2/cnt_0[10]
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[10]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X106Y101       FDCE (Setup_fdce_C_D)        0.029    14.098    M2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.409ns (33.021%)  route 2.858ns (66.979%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.715    10.245    M2/cnt[26]_i_2_n_0
    SLICE_X109Y101       LUT2 (Prop_lut2_I1_O)        0.152    10.397 r  M2/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    10.397    M2/cnt_0[9]
    SLICE_X109Y101       FDCE                                         r  M2/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE                                         r  M2/cnt_reg[9]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X109Y101       FDCE (Setup_fdce_C_D)        0.075    14.144    M2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.407ns (33.051%)  route 2.850ns (66.949%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.707    10.237    M2/cnt[26]_i_2_n_0
    SLICE_X106Y101       LUT2 (Prop_lut2_I1_O)        0.150    10.387 r  M2/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    10.387    M2/cnt_0[23]
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[23]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X106Y101       FDCE (Setup_fdce_C_D)        0.075    14.144    M2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.377ns (32.514%)  route 2.858ns (67.486%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.715    10.245    M2/cnt[26]_i_2_n_0
    SLICE_X106Y100       LUT2 (Prop_lut2_I1_O)        0.120    10.365 r  M2/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    10.365    M2/cnt_0[7]
    SLICE_X106Y100       FDCE                                         r  M2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X106Y100       FDCE                                         r  M2/cnt_reg[7]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.075    14.144    M2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 M2/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.381ns (33.139%)  route 2.786ns (66.861%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.478     6.608 f  M2/cnt_reg[22]/Q
                         net (fo=4, routed)           1.127     7.735    M2/cnt[22]
    SLICE_X106Y100       LUT4 (Prop_lut4_I2_O)        0.329     8.064 r  M2/cnt[26]_i_6/O
                         net (fo=1, routed)           0.436     8.500    M2/cnt[26]_i_6_n_0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.326     8.826 r  M2/cnt[26]_i_3/O
                         net (fo=1, routed)           0.580     9.406    M2/cnt[26]_i_3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.124     9.530 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.643    10.173    M2/cnt[26]_i_2_n_0
    SLICE_X106Y100       LUT2 (Prop_lut2_I1_O)        0.124    10.297 r  M2/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.297    M2/cnt_0[1]
    SLICE_X106Y100       FDCE                                         r  M2/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    M2/clk_div_reg_0
    SLICE_X106Y100       FDCE                                         r  M2/cnt_reg[1]/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.031    14.100    M2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  3.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 M2/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.246ns (59.978%)  route 0.164ns (40.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.148     1.953 r  M2/cnt_reg[26]/Q
                         net (fo=3, routed)           0.164     2.117    M2/cnt[26]
    SLICE_X109Y101       LUT6 (Prop_lut6_I0_O)        0.098     2.215 r  M2/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.215    M2/p_0_in
    SLICE_X109Y101       FDCE                                         r  M2/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE                                         r  M2/clk_div_reg/C
                         clock pessimism             -0.514     1.821    
    SLICE_X109Y101       FDCE (Hold_fdce_C_D)         0.091     1.912    M2/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 M2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.299%)  route 0.264ns (58.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X107Y100       FDCE                                         r  M2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  M2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.109     2.055    M2/cnt[0]
    SLICE_X106Y100       LUT2 (Prop_lut2_I0_O)        0.045     2.100 r  M2/cnt[0]_i_1/O
                         net (fo=1, routed)           0.155     2.255    M2/cnt_0[0]
    SLICE_X107Y100       FDCE                                         r  M2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X107Y100       FDCE                                         r  M2/cnt_reg[0]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X107Y100       FDCE (Hold_fdce_C_D)         0.063     1.868    M2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 M2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/cnt_reg[11]/Q
                         net (fo=3, routed)           0.063     2.009    M2/cnt[11]
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.120 r  M2/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161     2.281    M2/data0[11]
    SLICE_X106Y101       LUT2 (Prop_lut2_I0_O)        0.108     2.389 r  M2/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.389    M2/cnt_0[11]
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[11]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X106Y101       FDCE (Hold_fdce_C_D)         0.092     1.897    M2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 M2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.279ns (40.692%)  route 0.407ns (59.308%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/cnt_reg[10]/Q
                         net (fo=3, routed)           0.125     2.071    M2/cnt[10]
    SLICE_X108Y101       LUT5 (Prop_lut5_I2_O)        0.045     2.116 r  M2/cnt[26]_i_4/O
                         net (fo=1, routed)           0.054     2.169    M2/cnt[26]_i_4_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I4_O)        0.045     2.214 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.228     2.442    M2/cnt[26]_i_2_n_0
    SLICE_X108Y102       LUT2 (Prop_lut2_I1_O)        0.048     2.490 r  M2/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.490    M2/cnt_0[24]
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[24]/C
                         clock pessimism             -0.514     1.821    
    SLICE_X108Y102       FDCE (Hold_fdce_C_D)         0.131     1.952    M2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 M2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.279ns (40.456%)  route 0.411ns (59.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/cnt_reg[10]/Q
                         net (fo=3, routed)           0.125     2.071    M2/cnt[10]
    SLICE_X108Y101       LUT5 (Prop_lut5_I2_O)        0.045     2.116 r  M2/cnt[26]_i_4/O
                         net (fo=1, routed)           0.054     2.169    M2/cnt[26]_i_4_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I4_O)        0.045     2.214 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.232     2.446    M2/cnt[26]_i_2_n_0
    SLICE_X108Y102       LUT2 (Prop_lut2_I1_O)        0.048     2.494 r  M2/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.494    M2/cnt_0[22]
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[22]/C
                         clock pessimism             -0.514     1.821    
    SLICE_X108Y102       FDCE (Hold_fdce_C_D)         0.131     1.952    M2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 M2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.276ns (40.431%)  route 0.407ns (59.569%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/cnt_reg[10]/Q
                         net (fo=3, routed)           0.125     2.071    M2/cnt[10]
    SLICE_X108Y101       LUT5 (Prop_lut5_I2_O)        0.045     2.116 r  M2/cnt[26]_i_4/O
                         net (fo=1, routed)           0.054     2.169    M2/cnt[26]_i_4_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I4_O)        0.045     2.214 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.228     2.442    M2/cnt[26]_i_2_n_0
    SLICE_X108Y102       LUT2 (Prop_lut2_I1_O)        0.045     2.487 r  M2/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.487    M2/cnt_0[14]
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[14]/C
                         clock pessimism             -0.514     1.821    
    SLICE_X108Y102       FDCE (Hold_fdce_C_D)         0.120     1.941    M2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 M2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.276ns (40.196%)  route 0.411ns (59.804%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/cnt_reg[10]/Q
                         net (fo=3, routed)           0.125     2.071    M2/cnt[10]
    SLICE_X108Y101       LUT5 (Prop_lut5_I2_O)        0.045     2.116 r  M2/cnt[26]_i_4/O
                         net (fo=1, routed)           0.054     2.169    M2/cnt[26]_i_4_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I4_O)        0.045     2.214 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.232     2.446    M2/cnt[26]_i_2_n_0
    SLICE_X108Y102       LUT2 (Prop_lut2_I1_O)        0.045     2.491 r  M2/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.491    M2/cnt_0[15]
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X108Y102       FDCE                                         r  M2/cnt_reg[15]/C
                         clock pessimism             -0.514     1.821    
    SLICE_X108Y102       FDCE (Hold_fdce_C_D)         0.121     1.942    M2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 M2/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.399ns (59.957%)  route 0.266ns (40.043%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    M2/clk_div_reg_0
    SLICE_X109Y103       FDCE                                         r  M2/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDCE (Prop_fdce_C_Q)         0.141     1.945 r  M2/cnt_reg[17]/Q
                         net (fo=3, routed)           0.108     2.053    M2/cnt[17]
    SLICE_X107Y103       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.204 r  M2/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.158     2.362    M2/data0[18]
    SLICE_X106Y101       LUT2 (Prop_lut2_I0_O)        0.107     2.469 r  M2/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.469    M2/cnt_0[18]
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[18]/C
                         clock pessimism             -0.514     1.821    
    SLICE_X106Y101       FDCE (Hold_fdce_C_D)         0.092     1.913    M2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 M2/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.407ns (60.916%)  route 0.261ns (39.084%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE                                         r  M2/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.128     1.933 r  M2/cnt_reg[9]/Q
                         net (fo=3, routed)           0.129     2.062    M2/cnt[9]
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     2.230 r  M2/cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.132     2.362    M2/data0[9]
    SLICE_X109Y101       LUT2 (Prop_lut2_I0_O)        0.111     2.473 r  M2/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.473    M2/cnt_0[9]
    SLICE_X109Y101       FDCE                                         r  M2/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE                                         r  M2/cnt_reg[9]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X109Y101       FDCE (Hold_fdce_C_D)         0.107     1.912    M2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 M2/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M2/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.280ns (41.885%)  route 0.388ns (58.115%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/cnt_reg[10]/Q
                         net (fo=3, routed)           0.125     2.071    M2/cnt[10]
    SLICE_X108Y101       LUT5 (Prop_lut5_I2_O)        0.045     2.116 r  M2/cnt[26]_i_4/O
                         net (fo=1, routed)           0.054     2.169    M2/cnt[26]_i_4_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I4_O)        0.045     2.214 f  M2/cnt[26]_i_2/O
                         net (fo=27, routed)          0.210     2.424    M2/cnt[26]_i_2_n_0
    SLICE_X106Y101       LUT2 (Prop_lut2_I1_O)        0.049     2.473 r  M2/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.473    M2/cnt_0[8]
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X106Y101       FDCE                                         r  M2/cnt_reg[8]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X106Y101       FDCE (Hold_fdce_C_D)         0.107     1.912    M2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.561    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y101  M2/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X107Y100  M2/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y101  M2/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y101  M2/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X106Y101  M2/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y103  M2/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y102  M2/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y102  M2/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y102  M2/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y101  M2/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y100  M2/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y101  M2/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y101  M2/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y101  M2/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y103  M2/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  M2/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  M2/cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  M2/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y103  M2/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y101  M2/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y100  M2/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y101  M2/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y101  M2/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X106Y101  M2/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y103  M2/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  M2/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  M2/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  M2/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y103  M2/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 500000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/FSM_sequential_c_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.642ns (33.355%)  route 1.283ns (66.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.661ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.928     7.514    M1/CLK
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.518     8.032 f  M1/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.880     8.912    M1/c_state__0[2]
    SLICE_X111Y106       LUT4 (Prop_lut4_I2_O)        0.124     9.036 r  M1/FSM_sequential_c_state[2]_i_1/O
                         net (fo=8, routed)           0.403     9.439    M1/FSM_sequential_c_state[2]_i_1_n_0
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.671 1000000000.000    M1/CLK
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.596 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y106       FDCE (Setup_fdce_C_CE)      -0.205 1000000000.000    M1/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/g_time_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.637ns (38.840%)  route 2.578ns (61.160%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.661ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.731     7.317    M1/CLK
    SLICE_X108Y104       FDPE                                         r  M1/g_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y104       FDPE (Prop_fdpe_C_Q)         0.518     7.835 r  M1/g_time_reg[2]/Q
                         net (fo=20, routed)          1.215     9.050    M1/g_time[2]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     9.174 r  M1/n_state0_carry_i_2/O
                         net (fo=1, routed)           0.587     9.761    M1/n_state0_carry_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.281 r  M1/n_state0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.281    M1/n_state0_carry_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  M1/n_state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.398    M1/n_state0_carry__0_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  M1/n_state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.515    M1/n_state0_carry__1_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  M1/n_state0_carry__2/CO[3]
                         net (fo=4, routed)           0.776    11.408    M1/n_state0_carry__2_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I5_O)        0.124    11.532 r  M1/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.532    M1/n_state__0[0]
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.671 1000000000.000    M1/CLK
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.596 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y106       FDCE (Setup_fdce_C_D)        0.029 1000000000.000    M1/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/FSM_sequential_c_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.642ns (33.355%)  route 1.283ns (66.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.661ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.928     7.514    M1/CLK
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.518     8.032 f  M1/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.880     8.912    M1/c_state__0[2]
    SLICE_X111Y106       LUT4 (Prop_lut4_I2_O)        0.124     9.036 r  M1/FSM_sequential_c_state[2]_i_1/O
                         net (fo=8, routed)           0.403     9.439    M1/FSM_sequential_c_state[2]_i_1_n_0
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.671 1000000000.000    M1/CLK
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.596 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y106       FDCE (Setup_fdce_C_CE)      -0.205 1000000000.000    M1/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/g_time_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.663ns (37.770%)  route 2.740ns (62.231%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.661ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.731     7.317    M1/CLK
    SLICE_X108Y104       FDPE                                         r  M1/g_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y104       FDPE (Prop_fdpe_C_Q)         0.518     7.835 r  M1/g_time_reg[2]/Q
                         net (fo=20, routed)          1.215     9.050    M1/g_time[2]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.124     9.174 r  M1/n_state0_carry_i_2/O
                         net (fo=1, routed)           0.587     9.761    M1/n_state0_carry_i_2_n_0
    SLICE_X108Y104       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.281 r  M1/n_state0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.281    M1/n_state0_carry_n_0
    SLICE_X108Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  M1/n_state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.398    M1/n_state0_carry__0_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  M1/n_state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.515    M1/n_state0_carry__1_n_0
    SLICE_X108Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 f  M1/n_state0_carry__2/CO[3]
                         net (fo=4, routed)           0.938    11.570    M1/n_state0_carry__2_n_0
    SLICE_X111Y106       LUT5 (Prop_lut5_I2_O)        0.150    11.720 r  M1/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.720    M1/n_state__0[1]
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.671 1000000000.000    M1/CLK
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.596 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y106       FDCE (Setup_fdce_C_D)        0.047 1000000000.000    M1/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/FSM_sequential_c_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.642ns (34.381%)  route 1.225ns (65.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.928     7.514    M1/CLK
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.518     8.032 f  M1/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.880     8.912    M1/c_state__0[2]
    SLICE_X111Y106       LUT4 (Prop_lut4_I2_O)        0.124     9.036 r  M1/FSM_sequential_c_state[2]_i_1/O
                         net (fo=8, routed)           0.346     9.381    M1/FSM_sequential_c_state[2]_i_1_n_0
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.831 1000000000.000    M1/CLK
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.693 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y106       FDCE (Setup_fdce_C_CE)      -0.169 1000000000.000    M1/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/r_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.553ns (31.417%)  route 3.390ns (68.583%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.581     7.166    M1/CLK
    SLICE_X109Y102       FDCE                                         r  M1/r_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.456     7.622 r  M1/r_time_reg[3]/Q
                         net (fo=18, routed)          1.639     9.262    M1/r_time[3]
    SLICE_X108Y103       LUT6 (Prop_lut6_I1_O)        0.124     9.386 r  M1/n_state1__15_carry_i_2/O
                         net (fo=1, routed)           0.332     9.718    M1/n_state1__15_carry_i_2_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.225 r  M1/n_state1__15_carry/CO[3]
                         net (fo=1, routed)           0.000    10.225    M1/n_state1__15_carry_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.339 r  M1/n_state1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.339    M1/n_state1__15_carry__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.453 r  M1/n_state1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.453    M1/n_state1__15_carry__1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 f  M1/n_state1__15_carry__2/CO[3]
                         net (fo=3, routed)           1.419    11.986    M1/n_state1__15_carry__2_n_0
    SLICE_X112Y106       LUT5 (Prop_lut5_I0_O)        0.124    12.110 r  M1/FSM_sequential_c_state[2]_i_2/O
                         net (fo=1, routed)           0.000    12.110    M1/n_state__0[2]
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.831 1000000000.000    M1/CLK
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.596 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y106       FDCE (Setup_fdce_C_D)        0.077 1000000000.000    M1/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.642ns (27.297%)  route 1.710ns (72.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.609ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.928     7.514    M1/CLK
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.518     8.032 f  M1/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.880     8.912    M1/c_state__0[2]
    SLICE_X111Y106       LUT4 (Prop_lut4_I2_O)        0.124     9.036 r  M1/FSM_sequential_c_state[2]_i_1/O
                         net (fo=8, routed)           0.830     9.866    M1/FSM_sequential_c_state[2]_i_1_n_0
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.620 1000000000.000    M1/CLK
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[0]/C
                         clock pessimism              0.596 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y103       FDCE (Setup_fdce_C_CE)      -0.205 1000000000.000    M1/count_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/r_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.677ns (26.908%)  route 4.555ns (73.092%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.609ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.581     7.166    M1/CLK
    SLICE_X109Y102       FDCE                                         r  M1/r_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.456     7.622 r  M1/r_time_reg[3]/Q
                         net (fo=18, routed)          1.639     9.262    M1/r_time[3]
    SLICE_X108Y103       LUT6 (Prop_lut6_I1_O)        0.124     9.386 r  M1/n_state1__15_carry_i_2/O
                         net (fo=1, routed)           0.332     9.718    M1/n_state1__15_carry_i_2_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.225 r  M1/n_state1__15_carry/CO[3]
                         net (fo=1, routed)           0.000    10.225    M1/n_state1__15_carry_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.339 r  M1/n_state1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.339    M1/n_state1__15_carry__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.453 r  M1/n_state1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.453    M1/n_state1__15_carry__1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 f  M1/n_state1__15_carry__2/CO[3]
                         net (fo=3, routed)           1.858    12.425    M1/n_state1__15_carry__2_n_0
    SLICE_X109Y107       LUT6 (Prop_lut6_I3_O)        0.124    12.549 r  M1/count[4]_i_2/O
                         net (fo=5, routed)           0.726    13.275    M1/count[4]_i_2_n_0
    SLICE_X111Y103       LUT2 (Prop_lut2_I0_O)        0.124    13.399 r  M1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    13.399    M1/n_count[0]
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.620 1000000000.000    M1/CLK
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[0]/C
                         clock pessimism              0.619 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.029 1000000000.000    M1/count_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.642ns (27.297%)  route 1.710ns (72.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.609ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.928     7.514    M1/CLK
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.518     8.032 f  M1/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.880     8.912    M1/c_state__0[2]
    SLICE_X111Y106       LUT4 (Prop_lut4_I2_O)        0.124     9.036 r  M1/FSM_sequential_c_state[2]_i_1/O
                         net (fo=8, routed)           0.830     9.866    M1/FSM_sequential_c_state[2]_i_1_n_0
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.620 1000000000.000    M1/CLK
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[1]/C
                         clock pessimism              0.596 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y103       FDCE (Setup_fdce_C_CE)      -0.205 1000000000.000    M1/count_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 M1/r_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.671ns (26.838%)  route 4.555ns (73.162%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.609ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.166ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.056     6.130    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.581     7.166    M1/CLK
    SLICE_X109Y102       FDCE                                         r  M1/r_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.456     7.622 r  M1/r_time_reg[3]/Q
                         net (fo=18, routed)          1.639     9.262    M1/r_time[3]
    SLICE_X108Y103       LUT6 (Prop_lut6_I1_O)        0.124     9.386 r  M1/n_state1__15_carry_i_2/O
                         net (fo=1, routed)           0.332     9.718    M1/n_state1__15_carry_i_2_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.225 r  M1/n_state1__15_carry/CO[3]
                         net (fo=1, routed)           0.000    10.225    M1/n_state1__15_carry_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.339 r  M1/n_state1__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.339    M1/n_state1__15_carry__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.453 r  M1/n_state1__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.453    M1/n_state1__15_carry__1_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 f  M1/n_state1__15_carry__2/CO[3]
                         net (fo=3, routed)           1.858    12.425    M1/n_state1__15_carry__2_n_0
    SLICE_X109Y107       LUT6 (Prop_lut6_I3_O)        0.124    12.549 r  M1/count[4]_i_2/O
                         net (fo=5, routed)           0.726    13.275    M1/count[4]_i_2_n_0
    SLICE_X111Y103       LUT3 (Prop_lut3_I1_O)        0.118    13.393 r  M1/count[1]_i_1/O
                         net (fo=1, routed)           0.000    13.393    M1/n_count[1]
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858 1000000000.000    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.620 1000000000.000    M1/CLK
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[1]/C
                         clock pessimism              0.619 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.075 1000000000.000    M1/count_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 M1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.301     2.246    M1/CLK
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.141     2.387 r  M1/count_reg[0]/Q
                         net (fo=11, routed)          0.180     2.568    M1/count[0]
    SLICE_X111Y103       LUT3 (Prop_lut3_I2_O)        0.042     2.610 r  M1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.610    M1/n_count[1]
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.338     2.847    M1/CLK
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[1]/C
                         clock pessimism             -0.601     2.246    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.107     2.353    M1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 M1/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.364     2.310    M1/CLK
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDCE (Prop_fdce_C_Q)         0.141     2.451 r  M1/FSM_sequential_c_state_reg[0]/Q
                         net (fo=8, routed)           0.181     2.632    M1/c_state__0[0]
    SLICE_X111Y106       LUT5 (Prop_lut5_I1_O)        0.043     2.675 r  M1/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.675    M1/n_state__0[1]
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.409     2.919    M1/CLK
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[1]/C
                         clock pessimism             -0.609     2.310    
    SLICE_X111Y106       FDCE (Hold_fdce_C_D)         0.104     2.414    M1/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 M1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.784%)  route 0.249ns (57.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.301     2.246    M1/CLK
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.141     2.387 r  M1/count_reg[0]/Q
                         net (fo=11, routed)          0.249     2.636    M1/count[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I2_O)        0.045     2.681 r  M1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.681    M1/n_count[4]
    SLICE_X109Y104       FDCE                                         r  M1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.381     2.891    M1/CLK
    SLICE_X109Y104       FDCE                                         r  M1/count_reg[4]/C
                         clock pessimism             -0.564     2.327    
    SLICE_X109Y104       FDCE (Hold_fdce_C_D)         0.092     2.419    M1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 M1/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.364     2.310    M1/CLK
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDCE (Prop_fdce_C_Q)         0.141     2.451 r  M1/FSM_sequential_c_state_reg[0]/Q
                         net (fo=8, routed)           0.179     2.630    M1/c_state__0[0]
    SLICE_X111Y106       LUT6 (Prop_lut6_I2_O)        0.045     2.675 r  M1/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.675    M1/n_state__0[0]
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.409     2.919    M1/CLK
    SLICE_X111Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.609     2.310    
    SLICE_X111Y106       FDCE (Hold_fdce_C_D)         0.091     2.401    M1/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 M1/r_time_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/r_time_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.274     2.219    M1/CLK
    SLICE_X109Y102       FDPE                                         r  M1/r_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDPE (Prop_fdpe_C_Q)         0.141     2.360 r  M1/r_time_reg[0]/Q
                         net (fo=26, routed)          0.179     2.540    M1/r_time[0]
    SLICE_X109Y102       LUT2 (Prop_lut2_I1_O)        0.045     2.585 r  M1/r_time[0]_i_1/O
                         net (fo=1, routed)           0.000     2.585    M1/r_time_2[0]
    SLICE_X109Y102       FDPE                                         r  M1/r_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.303     2.812    M1/CLK
    SLICE_X109Y102       FDPE                                         r  M1/r_time_reg[0]/C
                         clock pessimism             -0.593     2.219    
    SLICE_X109Y102       FDPE (Hold_fdpe_C_D)         0.091     2.310    M1/r_time_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 M1/r_time_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/r_time_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.274     2.219    M1/CLK
    SLICE_X109Y102       FDPE                                         r  M1/r_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDPE (Prop_fdpe_C_Q)         0.141     2.360 r  M1/r_time_reg[0]/Q
                         net (fo=26, routed)          0.181     2.542    M1/r_time[0]
    SLICE_X109Y102       LUT3 (Prop_lut3_I2_O)        0.045     2.587 r  M1/r_time[1]_i_1/O
                         net (fo=1, routed)           0.000     2.587    M1/r_time_2[1]
    SLICE_X109Y102       FDCE                                         r  M1/r_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.303     2.812    M1/CLK
    SLICE_X109Y102       FDCE                                         r  M1/r_time_reg[1]/C
                         clock pessimism             -0.593     2.219    
    SLICE_X109Y102       FDCE (Hold_fdce_C_D)         0.092     2.311    M1/r_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 M1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.301     2.246    M1/CLK
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.141     2.387 f  M1/count_reg[0]/Q
                         net (fo=11, routed)          0.180     2.568    M1/count[0]
    SLICE_X111Y103       LUT2 (Prop_lut2_I1_O)        0.045     2.613 r  M1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.613    M1/n_count[0]
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.338     2.847    M1/CLK
    SLICE_X111Y103       FDCE                                         r  M1/count_reg[0]/C
                         clock pessimism             -0.601     2.246    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.091     2.337    M1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 M1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.029%)  route 0.215ns (53.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.342     2.288    M1/CLK
    SLICE_X109Y104       FDCE                                         r  M1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141     2.429 r  M1/count_reg[2]/Q
                         net (fo=9, routed)           0.215     2.643    M1/count[2]
    SLICE_X109Y104       LUT5 (Prop_lut5_I4_O)        0.042     2.685 r  M1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.685    M1/n_count[3]
    SLICE_X109Y104       FDCE                                         r  M1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.381     2.891    M1/CLK
    SLICE_X109Y104       FDCE                                         r  M1/count_reg[3]/C
                         clock pessimism             -0.603     2.288    
    SLICE_X109Y104       FDCE (Hold_fdce_C_D)         0.107     2.395    M1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 M1/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.507     2.453    M1/CLK
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.164     2.617 r  M1/FSM_sequential_c_state_reg[2]/Q
                         net (fo=12, routed)          0.211     2.828    M1/c_state__0[2]
    SLICE_X112Y106       LUT5 (Prop_lut5_I1_O)        0.045     2.873 r  M1/FSM_sequential_c_state[2]_i_2/O
                         net (fo=1, routed)           0.000     2.873    M1/n_state__0[2]
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.550     3.060    M1/CLK
    SLICE_X112Y106       FDCE                                         r  M1/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.607     2.453    
    SLICE_X112Y106       FDCE (Hold_fdce_C_D)         0.120     2.573    M1/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 M1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            M1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.433%)  route 0.215ns (53.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.342     2.288    M1/CLK
    SLICE_X109Y104       FDCE                                         r  M1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141     2.429 r  M1/count_reg[2]/Q
                         net (fo=9, routed)           0.215     2.643    M1/count[2]
    SLICE_X109Y104       LUT4 (Prop_lut4_I0_O)        0.045     2.688 r  M1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.688    M1/n_count[2]
    SLICE_X109Y104       FDCE                                         r  M1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    M2/clk_div_reg_0
    SLICE_X109Y101       FDCE (Prop_fdce_C_Q)         0.175     2.509 r  M2/clk_div_reg/Q
                         net (fo=24, routed)          0.381     2.891    M1/CLK
    SLICE_X109Y104       FDCE                                         r  M1/count_reg[2]/C
                         clock pessimism             -0.603     2.288    
    SLICE_X109Y104       FDCE (Hold_fdce_C_D)         0.091     2.379    M1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 500000000.000 }
Period(ns):         1000000000.000
Sources:            { M2/clk_div_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y106  M1/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y106  M1/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y106  M1/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y103  M1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y103  M1/count_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X107Y106  M1/g_time_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X108Y103  M1/g_time_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X108Y104  M1/g_time_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X108Y104  M1/g_time_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X109Y102  M1/r_time_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y106  M1/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y106  M1/FSM_sequential_c_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y106  M1/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y106  M1/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y106  M1/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y106  M1/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y103  M1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y103  M1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y103  M1/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y103  M1/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y106  M1/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y106  M1/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y106  M1/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y106  M1/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y106  M1/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y106  M1/FSM_sequential_c_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y103  M1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y103  M1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y103  M1/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y103  M1/count_reg[1]/C



