library ieee;
use ieee.std_logic_1164.all;

entity part1 is

  port (
    N0 : in std_logic_vector(3 downto 0);
    N1 : in std_logic_vector(3 downto 0);
    HEX0 : out std_logic_vector(6 downto 0);
    HEX1 : out std_logic_vector(6 downto 0));

end part1;

architecture Behavior of part1 is

  component seg_decoder
    port (
      in_decoder : in std_logic_vector(3 downto 0);
      out_decoder : out std_logic_vector(6 downto 0)
    );
  end component;

begin
  seven1 : seven_seg_decoder port map(N0, HEX0);
  seven2 : seven_seg_decoder port map(N1, HEX1);

end Behavior;