=====
SETUP
4.013
6.877
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_4_s0
0.926
1.158
[3].oled_ctrl_m0/n701_s17
1.872
2.325
[3].oled_ctrl_m0/n701_s13
2.990
3.361
[3].oled_ctrl_m0/n706_s8
3.778
4.295
[3].oled_ctrl_m0/n697_s22
5.216
5.733
[3].oled_ctrl_m0/n697_s16
6.415
6.877
[3].oled_ctrl_m0/state_main_1_s1
6.877
=====
SETUP
4.093
6.763
10.856
[0].iic_master_m0/state_main_0_s1
1.201
1.433
[0].iic_master_m0/n528_s21
1.964
2.519
[0].oled_ctrl_m0/n698_s18
3.148
3.665
[0].oled_ctrl_m0/n735_s10
4.349
4.802
[0].oled_ctrl_m0/n726_s9
5.652
6.023
[0].oled_ctrl_m0/n726_s8
6.193
6.763
[0].oled_ctrl_m0/send_data_7_s0
6.763
=====
SETUP
4.104
6.786
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_4_s0
0.926
1.158
[3].oled_ctrl_m0/n701_s17
1.872
2.325
[3].oled_ctrl_m0/n701_s13
2.990
3.361
[3].oled_ctrl_m0/n706_s8
3.778
4.295
[3].oled_ctrl_m0/n697_s22
5.216
5.733
[3].oled_ctrl_m0/n735_s9
6.415
6.786
[3].oled_ctrl_m0/pre_state_1_s0
6.786
=====
SETUP
4.160
6.731
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_4_s0
0.926
1.158
[3].oled_ctrl_m0/n701_s17
1.872
2.325
[3].oled_ctrl_m0/n701_s13
2.990
3.361
[3].oled_ctrl_m0/n706_s8
3.778
4.295
[3].oled_ctrl_m0/n697_s22
5.216
5.733
[3].oled_ctrl_m0/n732_s8
6.161
6.731
[3].oled_ctrl_m0/send_data_1_s0
6.731
=====
SETUP
4.168
6.723
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_4_s0
0.926
1.158
[3].oled_ctrl_m0/n701_s17
1.872
2.325
[3].oled_ctrl_m0/n701_s13
2.990
3.361
[3].oled_ctrl_m0/n706_s8
3.778
4.295
[3].oled_ctrl_m0/n697_s22
5.216
5.733
[3].oled_ctrl_m0/n730_s8
6.153
6.723
[3].oled_ctrl_m0/send_data_3_s0
6.723
=====
SETUP
4.197
6.659
10.856
[0].iic_master_m0/state_main_0_s1
1.201
1.433
[0].iic_master_m0/n528_s21
1.964
2.519
[0].oled_ctrl_m0/n698_s18
3.148
3.665
[0].oled_ctrl_m0/n735_s10
4.349
4.802
[0].oled_ctrl_m0/n733_s11
5.625
6.087
[0].oled_ctrl_m0/n733_s8
6.089
6.659
[0].oled_ctrl_m0/send_data_0_s0
6.659
=====
SETUP
4.252
6.604
10.856
[0].iic_master_m0/state_main_0_s1
1.201
1.433
[0].iic_master_m0/n528_s21
1.964
2.519
[0].oled_ctrl_m0/n698_s18
3.148
3.665
[0].oled_ctrl_m0/n735_s10
4.349
4.802
[0].oled_ctrl_m0/n728_s9
5.708
6.079
[0].oled_ctrl_m0/n728_s8
6.233
6.604
[0].oled_ctrl_m0/send_data_5_s0
6.604
=====
SETUP
4.268
6.588
10.856
[0].iic_master_m0/state_main_0_s1
1.201
1.433
[0].iic_master_m0/n528_s21
1.964
2.519
[0].oled_ctrl_m0/n698_s18
3.148
3.665
[0].oled_ctrl_m0/n735_s10
4.349
4.802
[0].oled_ctrl_m0/n697_s17
4.999
5.370
[0].oled_ctrl_m0/n697_s20
6.039
6.588
[0].oled_ctrl_m0/state_main_1_s1
6.588
=====
SETUP
4.268
6.623
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_4_s0
0.926
1.158
[3].oled_ctrl_m0/n701_s17
1.872
2.325
[3].oled_ctrl_m0/n701_s13
2.990
3.361
[3].oled_ctrl_m0/n706_s8
3.778
4.295
[3].oled_ctrl_m0/n697_s22
5.216
5.733
[3].oled_ctrl_m0/n733_s8
6.161
6.623
[3].oled_ctrl_m0/send_data_0_s0
6.623
=====
SETUP
4.351
6.505
10.856
[0].iic_master_m0/state_main_0_s1
1.201
1.433
[0].iic_master_m0/n528_s21
1.964
2.519
[0].oled_ctrl_m0/n698_s18
3.148
3.665
[0].oled_ctrl_m0/n735_s10
4.349
4.802
[0].oled_ctrl_m0/n730_s10
5.580
5.951
[0].oled_ctrl_m0/n730_s8
5.956
6.505
[0].oled_ctrl_m0/send_data_3_s0
6.505
=====
SETUP
4.356
6.535
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_1_s0
0.926
1.158
[3].oled_ctrl_m0/n706_s14
1.845
2.400
[3].oled_ctrl_m0/n706_s12
3.363
3.918
[3].oled_ctrl_m0/n697_s19
4.349
4.866
[3].oled_ctrl_m0/n726_s10
5.522
5.984
[3].oled_ctrl_m0/n726_s8
5.986
6.535
[3].oled_ctrl_m0/send_data_7_s0
6.535
=====
SETUP
4.430
6.426
10.856
[0].iic_master_m0/state_main_0_s1
1.201
1.433
[0].iic_master_m0/n528_s21
1.964
2.519
[0].oled_ctrl_m0/n698_s18
3.148
3.665
[0].oled_ctrl_m0/n735_s10
4.349
4.802
[0].oled_ctrl_m0/n729_s10
5.502
5.873
[0].oled_ctrl_m0/n729_s8
5.877
6.426
[0].oled_ctrl_m0/send_data_4_s0
6.426
=====
SETUP
4.443
6.448
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_1_s0
0.926
1.158
[3].oled_ctrl_m0/n706_s14
1.845
2.400
[3].oled_ctrl_m0/n706_s12
3.363
3.918
[3].oled_ctrl_m0/n697_s19
4.349
4.866
[3].oled_ctrl_m0/n727_s10
5.522
5.984
[3].oled_ctrl_m0/n727_s8
5.986
6.448
[3].oled_ctrl_m0/send_data_6_s0
6.448
=====
SETUP
4.450
6.441
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_1_s0
0.926
1.158
[3].oled_ctrl_m0/n706_s14
1.845
2.400
[3].oled_ctrl_m0/n706_s12
3.363
3.918
[3].oled_ctrl_m0/n717_s10
4.749
5.298
[3].oled_ctrl_m0/n717_s8
5.300
5.870
[3].oled_ctrl_m0/n717_s7
5.871
6.441
[3].oled_ctrl_m0/send_cnt_0_s0
6.441
=====
SETUP
4.498
6.393
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_1_s0
0.926
1.158
[3].oled_ctrl_m0/n706_s14
1.845
2.400
[3].oled_ctrl_m0/n706_s12
3.363
3.918
[3].oled_ctrl_m0/n697_s19
4.349
4.866
[3].oled_ctrl_m0/n729_s10
5.294
5.843
[3].oled_ctrl_m0/n729_s8
5.844
6.393
[3].oled_ctrl_m0/send_data_4_s0
6.393
=====
SETUP
4.539
6.352
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_1_s0
0.926
1.158
[3].oled_ctrl_m0/n706_s14
1.845
2.400
[3].oled_ctrl_m0/n706_s12
3.363
3.918
[3].oled_ctrl_m0/n697_s19
4.349
4.866
[3].oled_ctrl_m0/n728_s9
5.514
5.885
[3].oled_ctrl_m0/n728_s8
5.890
6.352
[3].oled_ctrl_m0/send_data_5_s0
6.352
=====
SETUP
4.563
6.292
10.856
[0].iic_master_m0/state_main_0_s1
1.201
1.433
[0].iic_master_m0/n528_s21
1.964
2.519
[0].oled_ctrl_m0/n698_s18
3.148
3.665
[0].oled_ctrl_m0/n735_s10
4.349
4.802
[0].oled_ctrl_m0/n732_s10
5.259
5.829
[0].oled_ctrl_m0/n732_s8
5.830
6.292
[0].oled_ctrl_m0/send_data_1_s0
6.292
=====
SETUP
4.563
6.292
10.856
[0].iic_master_m0/state_main_0_s1
1.201
1.433
[0].iic_master_m0/n528_s21
1.964
2.519
[0].oled_ctrl_m0/n698_s18
3.148
3.665
[0].oled_ctrl_m0/n735_s10
4.349
4.802
[0].oled_ctrl_m0/n731_s10
5.259
5.829
[0].oled_ctrl_m0/n731_s8
5.830
6.292
[0].oled_ctrl_m0/send_data_2_s0
6.292
=====
SETUP
4.564
6.327
10.891
clk_ibuf
0.000
0.683
[1].oled_ctrl_m0/send_cnt_1_s0
0.926
1.158
[1].oled_ctrl_m0/n715_s11
1.854
2.307
[1].oled_ctrl_m0/n698_s23
2.729
3.278
[1].oled_ctrl_m0/n698_s27
3.280
3.733
[1].oled_ctrl_m0/n726_s16
4.417
4.870
[1].oled_ctrl_m0/n735_s9
5.778
6.327
[1].oled_ctrl_m0/pre_state_1_s0
6.327
=====
SETUP
4.564
6.327
10.891
clk_ibuf
0.000
0.683
[1].oled_ctrl_m0/send_cnt_1_s0
0.926
1.158
[1].oled_ctrl_m0/n715_s11
1.854
2.307
[1].oled_ctrl_m0/n698_s23
2.729
3.278
[1].oled_ctrl_m0/n698_s27
3.280
3.733
[1].oled_ctrl_m0/n726_s16
4.417
4.870
[1].oled_ctrl_m0/n732_s8
5.778
6.327
[1].oled_ctrl_m0/send_data_1_s0
6.327
=====
SETUP
4.567
6.289
10.856
[2].iic_master_m0/state_main_1_s1
0.782
1.014
[2].iic_master_m0/n528_s19
1.837
2.392
[2].oled_ctrl_m0/n713_s9
3.107
3.560
[2].oled_ctrl_m0/n707_s11
4.218
4.773
[2].oled_ctrl_m0/n707_s10
5.026
5.596
[2].oled_ctrl_m0/n707_s7
5.740
6.289
[2].oled_ctrl_m0/send_cnt_10_s0
6.289
=====
SETUP
4.567
6.324
10.891
clk_ibuf
0.000
0.683
[2].oled_ctrl_m0/page_cnt_1_s0
0.926
1.158
[2].oled_ctrl_m0/n707_s15
1.585
2.140
[2].oled_ctrl_m0/n706_s12
2.810
3.327
[2].oled_ctrl_m0/n712_s11
4.000
4.555
[2].oled_ctrl_m0/n713_s8
4.973
5.528
[2].oled_ctrl_m0/n713_s7
5.775
6.324
[2].oled_ctrl_m0/send_cnt_4_s0
6.324
=====
SETUP
4.585
6.306
10.891
clk_ibuf
0.000
0.683
[3].oled_ctrl_m0/send_cnt_1_s0
0.926
1.158
[3].oled_ctrl_m0/n706_s14
1.845
2.400
[3].oled_ctrl_m0/n706_s12
3.363
3.918
[3].oled_ctrl_m0/n697_s19
4.349
4.866
[3].oled_ctrl_m0/n731_s10
5.294
5.843
[3].oled_ctrl_m0/n731_s8
5.844
6.306
[3].oled_ctrl_m0/send_data_2_s0
6.306
=====
SETUP
4.597
6.259
10.856
[0].iic_master_m0/state_main_0_s1
1.201
1.433
[0].iic_master_m0/n528_s21
1.964
2.519
[0].oled_ctrl_m0/n698_s18
3.148
3.665
[0].oled_ctrl_m0/n735_s10
4.349
4.802
[0].oled_ctrl_m0/n697_s17
4.999
5.370
[0].oled_ctrl_m0/n734_s8
5.797
6.259
[0].oled_ctrl_m0/pre_state_2_s0
6.259
=====
SETUP
4.598
6.258
10.856
[2].iic_master_m0/state_main_1_s1
0.782
1.014
[2].iic_master_m0/n528_s19
1.837
2.392
[2].oled_ctrl_m0/n706_s8
2.670
3.225
[2].oled_ctrl_m0/n697_s19
3.913
4.430
[2].oled_ctrl_m0/n698_s20
5.117
5.687
[2].oled_ctrl_m0/n698_s17
5.688
6.258
[2].oled_ctrl_m0/state_main_0_s1
6.258
=====
HOLD
-0.153
0.753
0.907
[3].iic_master_m0/sda_en_s2
0.306
0.508
[0].iic_master_m0/sda_en_r_0_s10
0.753
=====
HOLD
-0.149
0.757
0.907
[3].iic_master_m0/sda_out_s2
0.306
0.508
[0].iic_master_m0/sda_en_r_0_s10
0.757
=====
HOLD
0.011
0.918
0.907
[1].iic_master_m0/sda_out_s2
0.443
0.645
[0].iic_master_m0/sda_en_r_0_s9
0.918
=====
HOLD
0.026
0.933
0.907
[1].iic_master_m0/sda_en_s2
0.443
0.645
[0].iic_master_m0/sda_en_r_0_s9
0.933
=====
HOLD
0.255
1.162
0.907
[2].iic_master_m0/sda_en_s2
0.565
0.767
[0].iic_master_m0/sda_en_r_0_s10
1.162
=====
HOLD
0.270
1.177
0.907
[2].iic_master_m0/sda_out_s2
0.565
0.767
[0].iic_master_m0/sda_en_r_0_s10
1.177
=====
HOLD
0.295
1.202
0.907
[0].iic_master_m0/sda_out_s2
0.879
1.080
[0].iic_master_m0/sda_en_r_0_s9
1.202
=====
HOLD
0.344
1.322
0.978
clk_ibuf
0.000
0.675
[1].oled_ctrl_m0/send_cnt_4_s0
0.860
1.062
oled2_ram_m0/ram_data_ram_data_0_0_s0
1.322
=====
HOLD
0.347
1.325
0.978
clk_ibuf
0.000
0.675
[2].oled_ctrl_m0/send_cnt_6_s0
0.860
1.062
oled3_ram_m0/ram_data_ram_data_0_0_s
1.325
=====
HOLD
0.353
1.331
0.978
clk_ibuf
0.000
0.675
[2].oled_ctrl_m0/send_cnt_0_s0
0.860
1.062
oled3_ram_m0/ram_data_ram_data_0_0_s
1.331
=====
HOLD
0.354
1.332
0.978
clk_ibuf
0.000
0.675
[2].oled_ctrl_m0/send_cnt_2_s0
0.860
1.062
oled3_ram_m0/ram_data_ram_data_0_0_s
1.332
=====
HOLD
0.360
1.337
0.978
clk_ibuf
0.000
0.675
[2].oled_ctrl_m0/send_cnt_1_s0
0.860
1.062
oled3_ram_m0/ram_data_ram_data_0_0_s
1.337
=====
HOLD
0.361
1.339
0.978
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/page_cnt_1_s0
0.860
1.062
oled4_ram_m0/ram_data_ram_data_0_0_s
1.339
=====
HOLD
0.361
1.339
0.978
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/page_cnt_0_s0
0.860
1.062
oled4_ram_m0/ram_data_ram_data_0_0_s
1.339
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].iic_master_m0/clk_delay_0_s0
0.860
1.062
[3].iic_master_m0/n22_s2
1.064
1.296
[3].iic_master_m0/clk_delay_0_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].iic_master_m0/clk_delay_2_s0
0.860
1.062
[3].iic_master_m0/n20_s
1.064
1.296
[3].iic_master_m0/clk_delay_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/clk_delay_0_s0
0.860
1.062
[3].oled_ctrl_m0/n59_s2
1.064
1.296
[3].oled_ctrl_m0/clk_delay_0_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/clk_delay_2_s0
0.860
1.062
[3].oled_ctrl_m0/n57_s
1.064
1.296
[3].oled_ctrl_m0/clk_delay_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/clk_delay_6_s0
0.860
1.062
[3].oled_ctrl_m0/n53_s
1.064
1.296
[3].oled_ctrl_m0/clk_delay_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/clk_delay_8_s0
0.860
1.062
[3].oled_ctrl_m0/n51_s
1.064
1.296
[3].oled_ctrl_m0/clk_delay_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/clk_delay_12_s0
0.860
1.062
[3].oled_ctrl_m0/n47_s
1.064
1.296
[3].oled_ctrl_m0/clk_delay_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/clk_delay_14_s0
0.860
1.062
[3].oled_ctrl_m0/n45_s
1.064
1.296
[3].oled_ctrl_m0/clk_delay_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/clk_delay_18_s0
0.860
1.062
[3].oled_ctrl_m0/n41_s
1.064
1.296
[3].oled_ctrl_m0/clk_delay_18_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/clk_delay_20_s0
0.860
1.062
[3].oled_ctrl_m0/n39_s
1.064
1.296
[3].oled_ctrl_m0/clk_delay_20_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
[3].oled_ctrl_m0/clk_delay_24_s0
0.860
1.062
[3].oled_ctrl_m0/n35_s
1.064
1.296
[3].oled_ctrl_m0/clk_delay_24_s0
1.296
