
FAC Firmware V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bd0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08006c90  08006c90  00007c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d58  08006d58  0000817c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006d58  08006d58  00007d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d60  08006d60  0000817c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d60  08006d60  00007d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d64  08006d64  00007d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  08006d68  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002588  20000180  08006ee4  00008180  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002708  08006ee4  00008708  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000817c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003109b  00000000  00000000  000081a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007a76  00000000  00000000  0003923f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0001d413  00000000  00000000  00040cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a90  00000000  00000000  0005e0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002f00  00000000  00000000  0005fb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021600  00000000  00000000  00062a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003d437  00000000  00000000  00084058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a5466  00000000  00000000  000c148f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001668f5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004724  00000000  00000000  00166938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009f  00000000  00000000  0016b05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000180 	.word	0x20000180
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006c78 	.word	0x08006c78

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000184 	.word	0x20000184
 8000104:	08006c78 	.word	0x08006c78

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f834 	bl	80004a0 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__aeabi_lmul>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	46ce      	mov	lr, r9
 8000448:	4699      	mov	r9, r3
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	469c      	mov	ip, r3
 800044e:	0413      	lsls	r3, r2, #16
 8000450:	4647      	mov	r7, r8
 8000452:	0c1b      	lsrs	r3, r3, #16
 8000454:	001d      	movs	r5, r3
 8000456:	000e      	movs	r6, r1
 8000458:	4661      	mov	r1, ip
 800045a:	0404      	lsls	r4, r0, #16
 800045c:	0c24      	lsrs	r4, r4, #16
 800045e:	b580      	push	{r7, lr}
 8000460:	0007      	movs	r7, r0
 8000462:	0c10      	lsrs	r0, r2, #16
 8000464:	434b      	muls	r3, r1
 8000466:	4365      	muls	r5, r4
 8000468:	4341      	muls	r1, r0
 800046a:	4360      	muls	r0, r4
 800046c:	0c2c      	lsrs	r4, r5, #16
 800046e:	18c0      	adds	r0, r0, r3
 8000470:	1824      	adds	r4, r4, r0
 8000472:	468c      	mov	ip, r1
 8000474:	42a3      	cmp	r3, r4
 8000476:	d903      	bls.n	8000480 <__aeabi_lmul+0x3c>
 8000478:	2380      	movs	r3, #128	@ 0x80
 800047a:	025b      	lsls	r3, r3, #9
 800047c:	4698      	mov	r8, r3
 800047e:	44c4      	add	ip, r8
 8000480:	4649      	mov	r1, r9
 8000482:	4379      	muls	r1, r7
 8000484:	4356      	muls	r6, r2
 8000486:	0c23      	lsrs	r3, r4, #16
 8000488:	042d      	lsls	r5, r5, #16
 800048a:	0c2d      	lsrs	r5, r5, #16
 800048c:	1989      	adds	r1, r1, r6
 800048e:	4463      	add	r3, ip
 8000490:	0424      	lsls	r4, r4, #16
 8000492:	1960      	adds	r0, r4, r5
 8000494:	18c9      	adds	r1, r1, r3
 8000496:	bcc0      	pop	{r6, r7}
 8000498:	46b9      	mov	r9, r7
 800049a:	46b0      	mov	r8, r6
 800049c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)

080004a0 <__udivmoddi4>:
 80004a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a2:	4657      	mov	r7, sl
 80004a4:	464e      	mov	r6, r9
 80004a6:	4645      	mov	r5, r8
 80004a8:	46de      	mov	lr, fp
 80004aa:	b5e0      	push	{r5, r6, r7, lr}
 80004ac:	0004      	movs	r4, r0
 80004ae:	000d      	movs	r5, r1
 80004b0:	4692      	mov	sl, r2
 80004b2:	4699      	mov	r9, r3
 80004b4:	b083      	sub	sp, #12
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d830      	bhi.n	800051c <__udivmoddi4+0x7c>
 80004ba:	d02d      	beq.n	8000518 <__udivmoddi4+0x78>
 80004bc:	4649      	mov	r1, r9
 80004be:	4650      	mov	r0, sl
 80004c0:	f000 f8d8 	bl	8000674 <__clzdi2>
 80004c4:	0029      	movs	r1, r5
 80004c6:	0006      	movs	r6, r0
 80004c8:	0020      	movs	r0, r4
 80004ca:	f000 f8d3 	bl	8000674 <__clzdi2>
 80004ce:	1a33      	subs	r3, r6, r0
 80004d0:	4698      	mov	r8, r3
 80004d2:	3b20      	subs	r3, #32
 80004d4:	d434      	bmi.n	8000540 <__udivmoddi4+0xa0>
 80004d6:	469b      	mov	fp, r3
 80004d8:	4653      	mov	r3, sl
 80004da:	465a      	mov	r2, fp
 80004dc:	4093      	lsls	r3, r2
 80004de:	4642      	mov	r2, r8
 80004e0:	001f      	movs	r7, r3
 80004e2:	4653      	mov	r3, sl
 80004e4:	4093      	lsls	r3, r2
 80004e6:	001e      	movs	r6, r3
 80004e8:	42af      	cmp	r7, r5
 80004ea:	d83b      	bhi.n	8000564 <__udivmoddi4+0xc4>
 80004ec:	42af      	cmp	r7, r5
 80004ee:	d100      	bne.n	80004f2 <__udivmoddi4+0x52>
 80004f0:	e079      	b.n	80005e6 <__udivmoddi4+0x146>
 80004f2:	465b      	mov	r3, fp
 80004f4:	1ba4      	subs	r4, r4, r6
 80004f6:	41bd      	sbcs	r5, r7
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	da00      	bge.n	80004fe <__udivmoddi4+0x5e>
 80004fc:	e076      	b.n	80005ec <__udivmoddi4+0x14c>
 80004fe:	2200      	movs	r2, #0
 8000500:	2300      	movs	r3, #0
 8000502:	9200      	str	r2, [sp, #0]
 8000504:	9301      	str	r3, [sp, #4]
 8000506:	2301      	movs	r3, #1
 8000508:	465a      	mov	r2, fp
 800050a:	4093      	lsls	r3, r2
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	2301      	movs	r3, #1
 8000510:	4642      	mov	r2, r8
 8000512:	4093      	lsls	r3, r2
 8000514:	9300      	str	r3, [sp, #0]
 8000516:	e029      	b.n	800056c <__udivmoddi4+0xcc>
 8000518:	4282      	cmp	r2, r0
 800051a:	d9cf      	bls.n	80004bc <__udivmoddi4+0x1c>
 800051c:	2200      	movs	r2, #0
 800051e:	2300      	movs	r3, #0
 8000520:	9200      	str	r2, [sp, #0]
 8000522:	9301      	str	r3, [sp, #4]
 8000524:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <__udivmoddi4+0x8e>
 800052a:	601c      	str	r4, [r3, #0]
 800052c:	605d      	str	r5, [r3, #4]
 800052e:	9800      	ldr	r0, [sp, #0]
 8000530:	9901      	ldr	r1, [sp, #4]
 8000532:	b003      	add	sp, #12
 8000534:	bcf0      	pop	{r4, r5, r6, r7}
 8000536:	46bb      	mov	fp, r7
 8000538:	46b2      	mov	sl, r6
 800053a:	46a9      	mov	r9, r5
 800053c:	46a0      	mov	r8, r4
 800053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000540:	4642      	mov	r2, r8
 8000542:	469b      	mov	fp, r3
 8000544:	2320      	movs	r3, #32
 8000546:	1a9b      	subs	r3, r3, r2
 8000548:	4652      	mov	r2, sl
 800054a:	40da      	lsrs	r2, r3
 800054c:	4641      	mov	r1, r8
 800054e:	0013      	movs	r3, r2
 8000550:	464a      	mov	r2, r9
 8000552:	408a      	lsls	r2, r1
 8000554:	0017      	movs	r7, r2
 8000556:	4642      	mov	r2, r8
 8000558:	431f      	orrs	r7, r3
 800055a:	4653      	mov	r3, sl
 800055c:	4093      	lsls	r3, r2
 800055e:	001e      	movs	r6, r3
 8000560:	42af      	cmp	r7, r5
 8000562:	d9c3      	bls.n	80004ec <__udivmoddi4+0x4c>
 8000564:	2200      	movs	r2, #0
 8000566:	2300      	movs	r3, #0
 8000568:	9200      	str	r2, [sp, #0]
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	4643      	mov	r3, r8
 800056e:	2b00      	cmp	r3, #0
 8000570:	d0d8      	beq.n	8000524 <__udivmoddi4+0x84>
 8000572:	07fb      	lsls	r3, r7, #31
 8000574:	0872      	lsrs	r2, r6, #1
 8000576:	431a      	orrs	r2, r3
 8000578:	4646      	mov	r6, r8
 800057a:	087b      	lsrs	r3, r7, #1
 800057c:	e00e      	b.n	800059c <__udivmoddi4+0xfc>
 800057e:	42ab      	cmp	r3, r5
 8000580:	d101      	bne.n	8000586 <__udivmoddi4+0xe6>
 8000582:	42a2      	cmp	r2, r4
 8000584:	d80c      	bhi.n	80005a0 <__udivmoddi4+0x100>
 8000586:	1aa4      	subs	r4, r4, r2
 8000588:	419d      	sbcs	r5, r3
 800058a:	2001      	movs	r0, #1
 800058c:	1924      	adds	r4, r4, r4
 800058e:	416d      	adcs	r5, r5
 8000590:	2100      	movs	r1, #0
 8000592:	3e01      	subs	r6, #1
 8000594:	1824      	adds	r4, r4, r0
 8000596:	414d      	adcs	r5, r1
 8000598:	2e00      	cmp	r6, #0
 800059a:	d006      	beq.n	80005aa <__udivmoddi4+0x10a>
 800059c:	42ab      	cmp	r3, r5
 800059e:	d9ee      	bls.n	800057e <__udivmoddi4+0xde>
 80005a0:	3e01      	subs	r6, #1
 80005a2:	1924      	adds	r4, r4, r4
 80005a4:	416d      	adcs	r5, r5
 80005a6:	2e00      	cmp	r6, #0
 80005a8:	d1f8      	bne.n	800059c <__udivmoddi4+0xfc>
 80005aa:	9800      	ldr	r0, [sp, #0]
 80005ac:	9901      	ldr	r1, [sp, #4]
 80005ae:	465b      	mov	r3, fp
 80005b0:	1900      	adds	r0, r0, r4
 80005b2:	4169      	adcs	r1, r5
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	db24      	blt.n	8000602 <__udivmoddi4+0x162>
 80005b8:	002b      	movs	r3, r5
 80005ba:	465a      	mov	r2, fp
 80005bc:	4644      	mov	r4, r8
 80005be:	40d3      	lsrs	r3, r2
 80005c0:	002a      	movs	r2, r5
 80005c2:	40e2      	lsrs	r2, r4
 80005c4:	001c      	movs	r4, r3
 80005c6:	465b      	mov	r3, fp
 80005c8:	0015      	movs	r5, r2
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	db2a      	blt.n	8000624 <__udivmoddi4+0x184>
 80005ce:	0026      	movs	r6, r4
 80005d0:	409e      	lsls	r6, r3
 80005d2:	0033      	movs	r3, r6
 80005d4:	0026      	movs	r6, r4
 80005d6:	4647      	mov	r7, r8
 80005d8:	40be      	lsls	r6, r7
 80005da:	0032      	movs	r2, r6
 80005dc:	1a80      	subs	r0, r0, r2
 80005de:	4199      	sbcs	r1, r3
 80005e0:	9000      	str	r0, [sp, #0]
 80005e2:	9101      	str	r1, [sp, #4]
 80005e4:	e79e      	b.n	8000524 <__udivmoddi4+0x84>
 80005e6:	42a3      	cmp	r3, r4
 80005e8:	d8bc      	bhi.n	8000564 <__udivmoddi4+0xc4>
 80005ea:	e782      	b.n	80004f2 <__udivmoddi4+0x52>
 80005ec:	4642      	mov	r2, r8
 80005ee:	2320      	movs	r3, #32
 80005f0:	2100      	movs	r1, #0
 80005f2:	1a9b      	subs	r3, r3, r2
 80005f4:	2200      	movs	r2, #0
 80005f6:	9100      	str	r1, [sp, #0]
 80005f8:	9201      	str	r2, [sp, #4]
 80005fa:	2201      	movs	r2, #1
 80005fc:	40da      	lsrs	r2, r3
 80005fe:	9201      	str	r2, [sp, #4]
 8000600:	e785      	b.n	800050e <__udivmoddi4+0x6e>
 8000602:	4642      	mov	r2, r8
 8000604:	2320      	movs	r3, #32
 8000606:	1a9b      	subs	r3, r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	4646      	mov	r6, r8
 800060c:	409a      	lsls	r2, r3
 800060e:	0023      	movs	r3, r4
 8000610:	40f3      	lsrs	r3, r6
 8000612:	4644      	mov	r4, r8
 8000614:	4313      	orrs	r3, r2
 8000616:	002a      	movs	r2, r5
 8000618:	40e2      	lsrs	r2, r4
 800061a:	001c      	movs	r4, r3
 800061c:	465b      	mov	r3, fp
 800061e:	0015      	movs	r5, r2
 8000620:	2b00      	cmp	r3, #0
 8000622:	dad4      	bge.n	80005ce <__udivmoddi4+0x12e>
 8000624:	4642      	mov	r2, r8
 8000626:	002f      	movs	r7, r5
 8000628:	2320      	movs	r3, #32
 800062a:	0026      	movs	r6, r4
 800062c:	4097      	lsls	r7, r2
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	40de      	lsrs	r6, r3
 8000632:	003b      	movs	r3, r7
 8000634:	4333      	orrs	r3, r6
 8000636:	e7cd      	b.n	80005d4 <__udivmoddi4+0x134>

08000638 <__clzsi2>:
 8000638:	211c      	movs	r1, #28
 800063a:	2301      	movs	r3, #1
 800063c:	041b      	lsls	r3, r3, #16
 800063e:	4298      	cmp	r0, r3
 8000640:	d301      	bcc.n	8000646 <__clzsi2+0xe>
 8000642:	0c00      	lsrs	r0, r0, #16
 8000644:	3910      	subs	r1, #16
 8000646:	0a1b      	lsrs	r3, r3, #8
 8000648:	4298      	cmp	r0, r3
 800064a:	d301      	bcc.n	8000650 <__clzsi2+0x18>
 800064c:	0a00      	lsrs	r0, r0, #8
 800064e:	3908      	subs	r1, #8
 8000650:	091b      	lsrs	r3, r3, #4
 8000652:	4298      	cmp	r0, r3
 8000654:	d301      	bcc.n	800065a <__clzsi2+0x22>
 8000656:	0900      	lsrs	r0, r0, #4
 8000658:	3904      	subs	r1, #4
 800065a:	a202      	add	r2, pc, #8	@ (adr r2, 8000664 <__clzsi2+0x2c>)
 800065c:	5c10      	ldrb	r0, [r2, r0]
 800065e:	1840      	adds	r0, r0, r1
 8000660:	4770      	bx	lr
 8000662:	46c0      	nop			@ (mov r8, r8)
 8000664:	02020304 	.word	0x02020304
 8000668:	01010101 	.word	0x01010101
	...

08000674 <__clzdi2>:
 8000674:	b510      	push	{r4, lr}
 8000676:	2900      	cmp	r1, #0
 8000678:	d103      	bne.n	8000682 <__clzdi2+0xe>
 800067a:	f7ff ffdd 	bl	8000638 <__clzsi2>
 800067e:	3020      	adds	r0, #32
 8000680:	e002      	b.n	8000688 <__clzdi2+0x14>
 8000682:	0008      	movs	r0, r1
 8000684:	f7ff ffd8 	bl	8000638 <__clzsi2>
 8000688:	bd10      	pop	{r4, pc}
 800068a:	46c0      	nop			@ (mov r8, r8)

0800068c <FAC_adc_Init>:

/**
 * @brief 	Initialize the ADC module
 * @retval 	Status of the initialization in HAL_StatusTypeDef form
 */
HAL_StatusTypeDef FAC_adc_Init() {
 800068c:	b510      	push	{r4, lr}
	HAL_StatusTypeDef EndState = HAL_OK;
	/* write the code here - START */
	HAL_Delay(100);	// wait some time to allow the power supply to stabilize its output
 800068e:	2064      	movs	r0, #100	@ 0x64
 8000690:	f001 fa30 	bl	8001af4 <HAL_Delay>
	HAL_ADCEx_Calibration_Start(&hadc);
 8000694:	4c14      	ldr	r4, [pc, #80]	@ (80006e8 <FAC_adc_Init+0x5c>)
 8000696:	0020      	movs	r0, r4
 8000698:	f001 fc6a 	bl	8001f70 <HAL_ADCEx_Calibration_Start>
	HAL_Delay(50);
 800069c:	2032      	movs	r0, #50	@ 0x32
 800069e:	f001 fa29 	bl	8001af4 <HAL_Delay>
	EndState = HAL_ADC_Start_DMA(&hadc, ADC_values, 2);
 80006a2:	2202      	movs	r2, #2
 80006a4:	0020      	movs	r0, r4
 80006a6:	4911      	ldr	r1, [pc, #68]	@ (80006ec <FAC_adc_Init+0x60>)
 80006a8:	f001 fb34 	bl	8001d14 <HAL_ADC_Start_DMA>

	adc.uVref = ADC_VREF;	// vref of 3.3V = 3300000uV
 80006ac:	4a10      	ldr	r2, [pc, #64]	@ (80006f0 <FAC_adc_Init+0x64>)
 80006ae:	4b11      	ldr	r3, [pc, #68]	@ (80006f4 <FAC_adc_Init+0x68>)
 80006b0:	6053      	str	r3, [r2, #4]
	adc.resolution = 2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	8013      	strh	r3, [r2, #0]
	switch (hadc.Init.Resolution) {
 80006b6:	68a3      	ldr	r3, [r4, #8]
 80006b8:	2b10      	cmp	r3, #16
 80006ba:	d011      	beq.n	80006e0 <FAC_adc_Init+0x54>
 80006bc:	d807      	bhi.n	80006ce <FAC_adc_Init+0x42>
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d00a      	beq.n	80006d8 <FAC_adc_Init+0x4c>
 80006c2:	2b08      	cmp	r3, #8
 80006c4:	d107      	bne.n	80006d6 <FAC_adc_Init+0x4a>
		case ADC_RESOLUTION_12B:
			adc.resolution <<= 12-1; // raise 2 at the power of hadc resolution
			break;
		case ADC_RESOLUTION_10B:
			adc.resolution <<= 10-1;
 80006c6:	2380      	movs	r3, #128	@ 0x80
 80006c8:	00db      	lsls	r3, r3, #3
 80006ca:	8013      	strh	r3, [r2, #0]
			break;
 80006cc:	e003      	b.n	80006d6 <FAC_adc_Init+0x4a>
	switch (hadc.Init.Resolution) {
 80006ce:	2b18      	cmp	r3, #24
 80006d0:	d101      	bne.n	80006d6 <FAC_adc_Init+0x4a>
		case ADC_RESOLUTION_8B:
			adc.resolution <<= 8-1;
			break;
		case ADC_RESOLUTION_6B:
			adc.resolution <<= 6-1;
 80006d2:	2340      	movs	r3, #64	@ 0x40
 80006d4:	8013      	strh	r3, [r2, #0]
			break;
	}

	/* write the code here - END */
	return EndState;
}
 80006d6:	bd10      	pop	{r4, pc}
			adc.resolution <<= 12-1; // raise 2 at the power of hadc resolution
 80006d8:	2380      	movs	r3, #128	@ 0x80
 80006da:	015b      	lsls	r3, r3, #5
 80006dc:	8013      	strh	r3, [r2, #0]
			break;
 80006de:	e7fa      	b.n	80006d6 <FAC_adc_Init+0x4a>
			adc.resolution <<= 8-1;
 80006e0:	2380      	movs	r3, #128	@ 0x80
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	8013      	strh	r3, [r2, #0]
			break;
 80006e6:	e7f6      	b.n	80006d6 <FAC_adc_Init+0x4a>
 80006e8:	20001294 	.word	0x20001294
 80006ec:	2000019c 	.word	0x2000019c
 80006f0:	200001a0 	.word	0x200001a0
 80006f4:	00325aa0 	.word	0x00325aa0

080006f8 <FAC_app_main_loop>:
uint8_t newComSerialReceived = FALSE;	// turn true when something is received

/* STATIC FUNCTION PROTORYPES */

/* FUNCTION DEFINITION */
void FAC_app_main_loop() {
 80006f8:	b510      	push	{r4, lr}
	if(newComSerialReceived){
 80006fa:	4b04      	ldr	r3, [pc, #16]	@ (800070c <FAC_app_main_loop+0x14>)
 80006fc:	781a      	ldrb	r2, [r3, #0]
 80006fe:	2a00      	cmp	r2, #0
 8000700:	d001      	beq.n	8000706 <FAC_app_main_loop+0xe>
		// understand the comand received and do what you have to do

		newComSerialReceived = FALSE;
 8000702:	2200      	movs	r2, #0
 8000704:	701a      	strb	r2, [r3, #0]
	}

	FAC_none_mix_update();
 8000706:	f000 fbf9 	bl	8000efc <FAC_none_mix_update>
		case FAC_STATE_NORMAL:
			break;
		case FAC_STATE_LIMIT:
			break;
	}
}
 800070a:	bd10      	pop	{r4, pc}
 800070c:	200001a8 	.word	0x200001a8

08000710 <FAC_app_init>:

void FAC_app_init() {
 8000710:	b510      	push	{r4, lr}
	/* ALL INIT CODE HERE */
	FAC_adc_Init();
 8000712:	f7ff ffbb 	bl	800068c <FAC_adc_Init>
	FAC_motor_Init();
 8000716:	f000 f895 	bl	8000844 <FAC_motor_Init>
	FAC_battery_init();
 800071a:	f000 f81f 	bl	800075c <FAC_battery_init>
	FAC_std_reciever_init(RECEIVER_TYPE_PPM);	// must be changed in base of settings
 800071e:	2001      	movs	r0, #1
 8000720:	f000 fb62 	bl	8000de8 <FAC_std_reciever_init>
	FAC_servo_init();
 8000724:	f000 fb08 	bl	8000d38 <FAC_servo_init>
	FAC_mix_init(FAC_MIX_NONE, 10);
 8000728:	210a      	movs	r1, #10
 800072a:	2000      	movs	r0, #0
 800072c:	f000 fbca 	bl	8000ec4 <FAC_mix_init>
	/* mixis init */


	fac_application.battery_voltage = 0;
	fac_application.current_state = 0;
}
 8000730:	bd10      	pop	{r4, pc}
 8000732:	46c0      	nop			@ (mov r8, r8)

08000734 <map_uint32>:

/**
 * @brief 		change the range of a variable from one to another
 * @retval 		return the value in the new range
 */
uint32_t map_uint32(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
 8000734:	b570      	push	{r4, r5, r6, lr}
 8000736:	000e      	movs	r6, r1
 8000738:	0014      	movs	r4, r2
 800073a:	001d      	movs	r5, r3
	if (x > in_max)
 800073c:	4290      	cmp	r0, r2
 800073e:	d900      	bls.n	8000742 <map_uint32+0xe>
 8000740:	0010      	movs	r0, r2
		x = in_max;
	// Cast to uint64_t to avoid overflow during the calculation
	return (uint32_t) (((uint64_t) (x - in_min) * (out_max - out_min)) / (in_max - in_min) + out_min);
 8000742:	9b04      	ldr	r3, [sp, #16]
 8000744:	1b80      	subs	r0, r0, r6
 8000746:	1b5a      	subs	r2, r3, r5
 8000748:	2100      	movs	r1, #0
 800074a:	2300      	movs	r3, #0
 800074c:	f7ff fe7a 	bl	8000444 <__aeabi_lmul>
 8000750:	1ba2      	subs	r2, r4, r6
 8000752:	2300      	movs	r3, #0
 8000754:	f7ff fe56 	bl	8000404 <__aeabi_uldivmod>
 8000758:	1828      	adds	r0, r5, r0
}
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <FAC_battery_init>:
/**
 * @brief	Initialize the values of the battery struct
 */
void FAC_battery_init() {
	battery.type = BATTERY_TYPE_USB;
	battery.voltage = 0;
 800075c:	2200      	movs	r2, #0
 800075e:	4b03      	ldr	r3, [pc, #12]	@ (800076c <FAC_battery_init+0x10>)
 8000760:	601a      	str	r2, [r3, #0]
	battery.type = BATTERY_TYPE_USB;
 8000762:	809a      	strh	r2, [r3, #4]
	battery.single_cell_voltage = 0;
	battery.low_battery_state = FALSE;
	battery.cut_off_state = FALSE;
 8000764:	719a      	strb	r2, [r3, #6]
	battery.voltage_divider_ratio = 7692;
 8000766:	4a02      	ldr	r2, [pc, #8]	@ (8000770 <FAC_battery_init+0x14>)
 8000768:	811a      	strh	r2, [r3, #8]
}
 800076a:	4770      	bx	lr
 800076c:	200001ac 	.word	0x200001ac
 8000770:	00001e0c 	.word	0x00001e0c

08000774 <FAC_motor_set_speed_direction>:
/**
 * @brief 			Set the values of speed and direction of a specified motor
 * @visibility 		Visible everywhere
 * @note 			The values will directly be applied with this function
 */
void FAC_motor_set_speed_direction(uint8_t motorNumber, uint8_t dir, uint16_t speed) {
 8000774:	b570      	push	{r4, r5, r6, lr}
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8000776:	3801      	subs	r0, #1
 8000778:	4d30      	ldr	r5, [pc, #192]	@ (800083c <FAC_motor_set_speed_direction+0xc8>)
 800077a:	0083      	lsls	r3, r0, #2
 800077c:	58eb      	ldr	r3, [r5, r3]
 800077e:	795c      	ldrb	r4, [r3, #5]
 8000780:	2c00      	cmp	r4, #0
 8000782:	d002      	beq.n	800078a <FAC_motor_set_speed_direction+0x16>
		motors[motorNumber - 1]->dir = !dir;
 8000784:	424c      	negs	r4, r1
 8000786:	4161      	adcs	r1, r4
 8000788:	b2c9      	uxtb	r1, r1
	if (speed <= MAX_DMA_PWM_VALUE)	// (MAX_DMA_PWM_VALUE = 999, 1000-1 because zero is counted)
 800078a:	26fa      	movs	r6, #250	@ 0xfa
 800078c:	7019      	strb	r1, [r3, #0]
 800078e:	1c14      	adds	r4, r2, #0
 8000790:	00b6      	lsls	r6, r6, #2
 8000792:	42b2      	cmp	r2, r6
 8000794:	d301      	bcc.n	800079a <FAC_motor_set_speed_direction+0x26>
 8000796:	4a2a      	ldr	r2, [pc, #168]	@ (8000840 <FAC_motor_set_speed_direction+0xcc>)
 8000798:	1c14      	adds	r4, r2, #0
 800079a:	805c      	strh	r4, [r3, #2]
	if (brake_en) {	// if brake disable the logic is inverted
 800079c:	791b      	ldrb	r3, [r3, #4]
	if (speed <= MAX_DMA_PWM_VALUE)	// (MAX_DMA_PWM_VALUE = 999, 1000-1 because zero is counted)
 800079e:	b2a2      	uxth	r2, r4
	uint8_t true_motor_number = motorNumber - 1;	// because the array start from zero
 80007a0:	b2c0      	uxtb	r0, r0
	if (brake_en) {	// if brake disable the logic is inverted
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d004      	beq.n	80007b0 <FAC_motor_set_speed_direction+0x3c>
		if (dir == FORWARD) {
 80007a6:	2901      	cmp	r1, #1
 80007a8:	d015      	beq.n	80007d6 <FAC_motor_set_speed_direction+0x62>
		} else if (dir == BACKWARD) {
 80007aa:	2900      	cmp	r1, #0
 80007ac:	d025      	beq.n	80007fa <FAC_motor_set_speed_direction+0x86>
	FAC_motor_SET_direction(motorNumber, dir);	// set dir
	FAC_motor_SET_speed(motorNumber, speed);	// set speed
	FAC_motor_apply_settings(motorNumber);		// apply settings
}
 80007ae:	bd70      	pop	{r4, r5, r6, pc}
		if (dir == FORWARD) {
 80007b0:	2901      	cmp	r1, #1
 80007b2:	d034      	beq.n	800081e <FAC_motor_set_speed_direction+0xaa>
		} else if (dir == BACKWARD) {
 80007b4:	2900      	cmp	r1, #0
 80007b6:	d1fa      	bne.n	80007ae <FAC_motor_set_speed_direction+0x3a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
 80007b8:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 80007ba:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
 80007bc:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 80007be:	05c0      	lsls	r0, r0, #23
 80007c0:	8919      	ldrh	r1, [r3, #8]
 80007c2:	f000 fc67 	bl	8001094 <setDMApwmDuty>
 80007c6:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, 0);
 80007c8:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 80007ca:	2200      	movs	r2, #0
 80007cc:	88d9      	ldrh	r1, [r3, #6]
 80007ce:	05c0      	lsls	r0, r0, #23
 80007d0:	f000 fc60 	bl	8001094 <setDMApwmDuty>
}
 80007d4:	e7eb      	b.n	80007ae <FAC_motor_set_speed_direction+0x3a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
 80007d6:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 80007d8:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
 80007da:	4e19      	ldr	r6, [pc, #100]	@ (8000840 <FAC_motor_set_speed_direction+0xcc>)
 80007dc:	592b      	ldr	r3, [r5, r4]
 80007de:	1ab2      	subs	r2, r6, r2
	setDMApwmDuty(GPIOA, pin, duty);
 80007e0:	8919      	ldrh	r1, [r3, #8]
 80007e2:	b292      	uxth	r2, r2
 80007e4:	05c0      	lsls	r0, r0, #23
 80007e6:	f000 fc55 	bl	8001094 <setDMApwmDuty>
 80007ea:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE);
 80007ec:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 80007ee:	0032      	movs	r2, r6
 80007f0:	88d9      	ldrh	r1, [r3, #6]
 80007f2:	05c0      	lsls	r0, r0, #23
 80007f4:	f000 fc4e 	bl	8001094 <setDMApwmDuty>
}
 80007f8:	e7d9      	b.n	80007ae <FAC_motor_set_speed_direction+0x3a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE - speed);
 80007fa:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 80007fc:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE - speed);
 80007fe:	4e10      	ldr	r6, [pc, #64]	@ (8000840 <FAC_motor_set_speed_direction+0xcc>)
 8000800:	592b      	ldr	r3, [r5, r4]
 8000802:	1ab2      	subs	r2, r6, r2
	setDMApwmDuty(GPIOA, pin, duty);
 8000804:	88d9      	ldrh	r1, [r3, #6]
 8000806:	b292      	uxth	r2, r2
 8000808:	05c0      	lsls	r0, r0, #23
 800080a:	f000 fc43 	bl	8001094 <setDMApwmDuty>
 800080e:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE);
 8000810:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 8000812:	0032      	movs	r2, r6
 8000814:	8919      	ldrh	r1, [r3, #8]
 8000816:	05c0      	lsls	r0, r0, #23
 8000818:	f000 fc3c 	bl	8001094 <setDMApwmDuty>
}
 800081c:	e7c7      	b.n	80007ae <FAC_motor_set_speed_direction+0x3a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, speed);
 800081e:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 8000820:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, speed);
 8000822:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 8000824:	05c0      	lsls	r0, r0, #23
 8000826:	88d9      	ldrh	r1, [r3, #6]
 8000828:	f000 fc34 	bl	8001094 <setDMApwmDuty>
 800082c:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, 0);
 800082e:	592b      	ldr	r3, [r5, r4]
	setDMApwmDuty(GPIOA, pin, duty);
 8000830:	2200      	movs	r2, #0
 8000832:	8919      	ldrh	r1, [r3, #8]
 8000834:	05c0      	lsls	r0, r0, #23
 8000836:	f000 fc2d 	bl	8001094 <setDMApwmDuty>
}
 800083a:	e7b8      	b.n	80007ae <FAC_motor_set_speed_direction+0x3a>
 800083c:	200001b8 	.word	0x200001b8
 8000840:	000003e7 	.word	0x000003e7

08000844 <FAC_motor_Init>:
/**
 * @brief 			Initialize all three motor values, and populate the array of pointers. It also initialize the DMA PWM generator
 * @visibility 		Visible everywhere
 * @note			Motors PWM are generated from the DMA
 */
void FAC_motor_Init() {
 8000844:	b570      	push	{r4, r5, r6, lr}
	initDMApwm();
 8000846:	f000 fbfb 	bl	8001040 <initDMApwm>
	/* INITIALIZE THE ARRAY OF MOTOR POINTERs */
	motors[0] = &motor1;
 800084a:	4914      	ldr	r1, [pc, #80]	@ (800089c <FAC_motor_Init+0x58>)
	motors[1] = &motor2;
 800084c:	4a14      	ldr	r2, [pc, #80]	@ (80008a0 <FAC_motor_Init+0x5c>)
	motors[2] = &motor3;
 800084e:	4b15      	ldr	r3, [pc, #84]	@ (80008a4 <FAC_motor_Init+0x60>)
	motors[0] = &motor1;
 8000850:	4815      	ldr	r0, [pc, #84]	@ (80008a8 <FAC_motor_Init+0x64>)
	motors[motorNumber - 1]->brake_en = brake_en;
 8000852:	2401      	movs	r4, #1
	motors[0] = &motor1;
 8000854:	6001      	str	r1, [r0, #0]
	motors[1] = &motor2;
 8000856:	6042      	str	r2, [r0, #4]
	motors[2] = &motor3;
 8000858:	6083      	str	r3, [r0, #8]

	motors[0]->pinF = M1_F_Pin;
 800085a:	2004      	movs	r0, #4
 800085c:	80c8      	strh	r0, [r1, #6]
	motors[0]->pinB = M1_B_Pin;
 800085e:	3004      	adds	r0, #4
 8000860:	8108      	strh	r0, [r1, #8]

	motors[1]->pinF = M2_F_Pin;
 8000862:	3008      	adds	r0, #8
 8000864:	80d0      	strh	r0, [r2, #6]
	motors[1]->pinB = M2_B_Pin;
 8000866:	3010      	adds	r0, #16
 8000868:	8110      	strh	r0, [r2, #8]

	motors[2]->pinF = M3_F_Pin;
 800086a:	3020      	adds	r0, #32
 800086c:	80d8      	strh	r0, [r3, #6]
	motors[2]->pinB = M3_B_Pin;
 800086e:	3040      	adds	r0, #64	@ 0x40
 8000870:	8118      	strh	r0, [r3, #8]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8000872:	7948      	ldrb	r0, [r1, #5]
	motors[motorNumber - 1]->brake_en = brake_en;
 8000874:	710c      	strb	r4, [r1, #4]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8000876:	4245      	negs	r5, r0
 8000878:	4168      	adcs	r0, r5
 800087a:	7008      	strb	r0, [r1, #0]
		motors[motorNumber - 1]->speed = speed;
 800087c:	2000      	movs	r0, #0
 800087e:	8048      	strh	r0, [r1, #2]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8000880:	7951      	ldrb	r1, [r2, #5]
	motors[motorNumber - 1]->brake_en = brake_en;
 8000882:	7114      	strb	r4, [r2, #4]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8000884:	424d      	negs	r5, r1
 8000886:	4169      	adcs	r1, r5
		motors[motorNumber - 1]->speed = speed;
 8000888:	8050      	strh	r0, [r2, #2]
 800088a:	7011      	strb	r1, [r2, #0]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 800088c:	795a      	ldrb	r2, [r3, #5]
	motors[motorNumber - 1]->brake_en = brake_en;
 800088e:	711c      	strb	r4, [r3, #4]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8000890:	4251      	negs	r1, r2
 8000892:	414a      	adcs	r2, r1
		motors[motorNumber - 1]->speed = speed;
 8000894:	8058      	strh	r0, [r3, #2]
 8000896:	701a      	strb	r2, [r3, #0]
		FAC_motor_SET_direction(i, FORWARD);	// motor forward (doesn't care if speed = 0)
		FAC_motor_SET_speed(i, 0);	// motor not spinning

	}

}
 8000898:	bd70      	pop	{r4, r5, r6, pc}
 800089a:	46c0      	nop			@ (mov r8, r8)
 800089c:	200001dc 	.word	0x200001dc
 80008a0:	200001d0 	.word	0x200001d0
 80008a4:	200001c4 	.word	0x200001c4
 80008a8:	200001b8 	.word	0x200001b8

080008ac <FAC_ppm_receiver_Callback>:
 * 				Remember that PPM signals have the same 1ms to 2ms duration, but it is measured between two rising edge, and not between a rising and falling edges
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 */
void FAC_ppm_receiver_Callback(uint8_t edge) {
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 80008ac:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <FAC_ppm_receiver_Callback+0x48>)
void FAC_ppm_receiver_Callback(uint8_t edge) {
 80008ae:	b510      	push	{r4, lr}
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
	if (edge == RISING) {
 80008b4:	2801      	cmp	r0, #1
 80008b6:	d000      	beq.n	80008ba <FAC_ppm_receiver_Callback+0xe>
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
			ppmReceiver.next_channel = 0;
		}
		ppmReceiver.t1 = t;
	}
}
 80008b8:	bd10      	pop	{r4, pc}
		if (dt > PPM_SYNC_LENGTH) {
 80008ba:	20fa      	movs	r0, #250	@ 0xfa
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 80008bc:	490e      	ldr	r1, [pc, #56]	@ (80008f8 <FAC_ppm_receiver_Callback+0x4c>)
		if (dt > PPM_SYNC_LENGTH) {
 80008be:	0140      	lsls	r0, r0, #5
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 80008c0:	680b      	ldr	r3, [r1, #0]
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80008c2:	7d8a      	ldrb	r2, [r1, #22]
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 80008c4:	1ae3      	subs	r3, r4, r3
 80008c6:	b29b      	uxth	r3, r3
		if (dt > PPM_SYNC_LENGTH) {
 80008c8:	4283      	cmp	r3, r0
 80008ca:	d80d      	bhi.n	80008e8 <FAC_ppm_receiver_Callback+0x3c>
			ppmReceiver.next_channel += 1;
 80008cc:	1c50      	adds	r0, r2, #1
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80008ce:	0052      	lsls	r2, r2, #1
			ppmReceiver.next_channel += 1;
 80008d0:	b2c0      	uxtb	r0, r0
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80008d2:	188a      	adds	r2, r1, r2
 80008d4:	8093      	strh	r3, [r2, #4]
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
 80008d6:	0003      	movs	r3, r0
 80008d8:	3b09      	subs	r3, #9
 80008da:	1e5a      	subs	r2, r3, #1
 80008dc:	4193      	sbcs	r3, r2
 80008de:	425b      	negs	r3, r3
 80008e0:	4018      	ands	r0, r3
 80008e2:	7588      	strb	r0, [r1, #22]
		ppmReceiver.t1 = t;
 80008e4:	600c      	str	r4, [r1, #0]
}
 80008e6:	e7e7      	b.n	80008b8 <FAC_ppm_receiver_Callback+0xc>
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80008e8:	0052      	lsls	r2, r2, #1
 80008ea:	188a      	adds	r2, r1, r2
			ppmReceiver.next_channel = 0;
 80008ec:	2000      	movs	r0, #0
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80008ee:	8093      	strh	r3, [r2, #4]
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
 80008f0:	e7f7      	b.n	80008e2 <FAC_ppm_receiver_Callback+0x36>
 80008f2:	46c0      	nop			@ (mov r8, r8)
 80008f4:	20001428 	.word	0x20001428
 80008f8:	200001e8 	.word	0x200001e8

080008fc <FAC_ppm_receiver_calculate_channels_values>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_ppm_receiver_calculate_channels_values() {
 80008fc:	b510      	push	{r4, lr}
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER; i++) {
		uint16_t value = ppmReceiver.raw_channel[i];
 80008fe:	4c83      	ldr	r4, [pc, #524]	@ (8000b0c <FAC_ppm_receiver_calculate_channels_values+0x210>)
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000900:	4a83      	ldr	r2, [pc, #524]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
		uint16_t value = ppmReceiver.raw_channel[i];
 8000902:	88a3      	ldrh	r3, [r4, #4]
void FAC_ppm_receiver_calculate_channels_values() {
 8000904:	b082      	sub	sp, #8
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000906:	4293      	cmp	r3, r2
 8000908:	d922      	bls.n	8000950 <FAC_ppm_receiver_calculate_channels_values+0x54>
		uint16_t value = ppmReceiver.raw_channel[i];
 800090a:	88e3      	ldrh	r3, [r4, #6]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 800090c:	4a80      	ldr	r2, [pc, #512]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d938      	bls.n	8000984 <FAC_ppm_receiver_calculate_channels_values+0x88>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000912:	8923      	ldrh	r3, [r4, #8]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000914:	4a7e      	ldr	r2, [pc, #504]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d94e      	bls.n	80009b8 <FAC_ppm_receiver_calculate_channels_values+0xbc>
		uint16_t value = ppmReceiver.raw_channel[i];
 800091a:	8963      	ldrh	r3, [r4, #10]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 800091c:	4a7c      	ldr	r2, [pc, #496]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d800      	bhi.n	8000924 <FAC_ppm_receiver_calculate_channels_values+0x28>
 8000922:	e064      	b.n	80009ee <FAC_ppm_receiver_calculate_channels_values+0xf2>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000924:	89a3      	ldrh	r3, [r4, #12]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000926:	4a7a      	ldr	r2, [pc, #488]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d800      	bhi.n	800092e <FAC_ppm_receiver_calculate_channels_values+0x32>
 800092c:	e07a      	b.n	8000a24 <FAC_ppm_receiver_calculate_channels_values+0x128>
		uint16_t value = ppmReceiver.raw_channel[i];
 800092e:	89e3      	ldrh	r3, [r4, #14]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000930:	4a77      	ldr	r2, [pc, #476]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d800      	bhi.n	8000938 <FAC_ppm_receiver_calculate_channels_values+0x3c>
 8000936:	e08f      	b.n	8000a58 <FAC_ppm_receiver_calculate_channels_values+0x15c>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000938:	8a23      	ldrh	r3, [r4, #16]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 800093a:	4a75      	ldr	r2, [pc, #468]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d800      	bhi.n	8000942 <FAC_ppm_receiver_calculate_channels_values+0x46>
 8000940:	e0a4      	b.n	8000a8c <FAC_ppm_receiver_calculate_channels_values+0x190>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000942:	8a63      	ldrh	r3, [r4, #18]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000944:	4a72      	ldr	r2, [pc, #456]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d800      	bhi.n	800094c <FAC_ppm_receiver_calculate_channels_values+0x50>
 800094a:	e0b9      	b.n	8000ac0 <FAC_ppm_receiver_calculate_channels_values+0x1c4>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
			// if(value > RECEIVER_CHANNEL_RESOLUTION-1) value = RECEIVER_CHANNEL_RESOLUTION-1;	// not needed the value is already cropped on the map_uint32_t function
			FAC_std_receiver_new_channel_value(i + 1, value);
		}
	}
}
 800094c:	b002      	add	sp, #8
 800094e:	bd10      	pop	{r4, pc}
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000950:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000952:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000954:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000956:	4293      	cmp	r3, r2
 8000958:	d200      	bcs.n	800095c <FAC_ppm_receiver_calculate_channels_values+0x60>
 800095a:	e0d5      	b.n	8000b08 <FAC_ppm_receiver_calculate_channels_values+0x20c>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 800095c:	4b6d      	ldr	r3, [pc, #436]	@ (8000b14 <FAC_ppm_receiver_calculate_channels_values+0x218>)
 800095e:	22fa      	movs	r2, #250	@ 0xfa
 8000960:	469c      	mov	ip, r3
 8000962:	4b6d      	ldr	r3, [pc, #436]	@ (8000b18 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000964:	b280      	uxth	r0, r0
 8000966:	00d2      	lsls	r2, r2, #3
 8000968:	2100      	movs	r1, #0
 800096a:	4460      	add	r0, ip
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2300      	movs	r3, #0
 8000970:	f7ff fee0 	bl	8000734 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8000974:	b281      	uxth	r1, r0
 8000976:	2001      	movs	r0, #1
 8000978:	f000 fa20 	bl	8000dbc <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 800097c:	88e3      	ldrh	r3, [r4, #6]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 800097e:	4a64      	ldr	r2, [pc, #400]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d8c6      	bhi.n	8000912 <FAC_ppm_receiver_calculate_channels_values+0x16>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000984:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000986:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000988:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 800098a:	4293      	cmp	r3, r2
 800098c:	d200      	bcs.n	8000990 <FAC_ppm_receiver_calculate_channels_values+0x94>
 800098e:	e0ad      	b.n	8000aec <FAC_ppm_receiver_calculate_channels_values+0x1f0>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000990:	4b60      	ldr	r3, [pc, #384]	@ (8000b14 <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8000992:	22fa      	movs	r2, #250	@ 0xfa
 8000994:	469c      	mov	ip, r3
 8000996:	4b60      	ldr	r3, [pc, #384]	@ (8000b18 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000998:	b280      	uxth	r0, r0
 800099a:	00d2      	lsls	r2, r2, #3
 800099c:	2100      	movs	r1, #0
 800099e:	4460      	add	r0, ip
 80009a0:	9300      	str	r3, [sp, #0]
 80009a2:	2300      	movs	r3, #0
 80009a4:	f7ff fec6 	bl	8000734 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 80009a8:	b281      	uxth	r1, r0
 80009aa:	2002      	movs	r0, #2
 80009ac:	f000 fa06 	bl	8000dbc <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 80009b0:	8923      	ldrh	r3, [r4, #8]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 80009b2:	4a57      	ldr	r2, [pc, #348]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d8b0      	bhi.n	800091a <FAC_ppm_receiver_calculate_channels_values+0x1e>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80009b8:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80009ba:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80009bc:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d200      	bcs.n	80009c4 <FAC_ppm_receiver_calculate_channels_values+0xc8>
 80009c2:	e095      	b.n	8000af0 <FAC_ppm_receiver_calculate_channels_values+0x1f4>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80009c4:	4b53      	ldr	r3, [pc, #332]	@ (8000b14 <FAC_ppm_receiver_calculate_channels_values+0x218>)
 80009c6:	22fa      	movs	r2, #250	@ 0xfa
 80009c8:	469c      	mov	ip, r3
 80009ca:	4b53      	ldr	r3, [pc, #332]	@ (8000b18 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 80009cc:	b280      	uxth	r0, r0
 80009ce:	00d2      	lsls	r2, r2, #3
 80009d0:	2100      	movs	r1, #0
 80009d2:	4460      	add	r0, ip
 80009d4:	9300      	str	r3, [sp, #0]
 80009d6:	2300      	movs	r3, #0
 80009d8:	f7ff feac 	bl	8000734 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 80009dc:	b281      	uxth	r1, r0
 80009de:	2003      	movs	r0, #3
 80009e0:	f000 f9ec 	bl	8000dbc <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 80009e4:	8963      	ldrh	r3, [r4, #10]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 80009e6:	4a4a      	ldr	r2, [pc, #296]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d900      	bls.n	80009ee <FAC_ppm_receiver_calculate_channels_values+0xf2>
 80009ec:	e79a      	b.n	8000924 <FAC_ppm_receiver_calculate_channels_values+0x28>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80009ee:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80009f0:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80009f2:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d200      	bcs.n	80009fa <FAC_ppm_receiver_calculate_channels_values+0xfe>
 80009f8:	e07c      	b.n	8000af4 <FAC_ppm_receiver_calculate_channels_values+0x1f8>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80009fa:	4b46      	ldr	r3, [pc, #280]	@ (8000b14 <FAC_ppm_receiver_calculate_channels_values+0x218>)
 80009fc:	22fa      	movs	r2, #250	@ 0xfa
 80009fe:	469c      	mov	ip, r3
 8000a00:	4b45      	ldr	r3, [pc, #276]	@ (8000b18 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000a02:	b280      	uxth	r0, r0
 8000a04:	00d2      	lsls	r2, r2, #3
 8000a06:	2100      	movs	r1, #0
 8000a08:	4460      	add	r0, ip
 8000a0a:	9300      	str	r3, [sp, #0]
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	f7ff fe91 	bl	8000734 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8000a12:	b281      	uxth	r1, r0
 8000a14:	2004      	movs	r0, #4
 8000a16:	f000 f9d1 	bl	8000dbc <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000a1a:	89a3      	ldrh	r3, [r4, #12]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000a1c:	4a3c      	ldr	r2, [pc, #240]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d900      	bls.n	8000a24 <FAC_ppm_receiver_calculate_channels_values+0x128>
 8000a22:	e784      	b.n	800092e <FAC_ppm_receiver_calculate_channels_values+0x32>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000a24:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000a26:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000a28:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d364      	bcc.n	8000af8 <FAC_ppm_receiver_calculate_channels_values+0x1fc>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000a2e:	4b39      	ldr	r3, [pc, #228]	@ (8000b14 <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8000a30:	22fa      	movs	r2, #250	@ 0xfa
 8000a32:	469c      	mov	ip, r3
 8000a34:	4b38      	ldr	r3, [pc, #224]	@ (8000b18 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000a36:	b280      	uxth	r0, r0
 8000a38:	00d2      	lsls	r2, r2, #3
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4460      	add	r0, ip
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	2300      	movs	r3, #0
 8000a42:	f7ff fe77 	bl	8000734 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8000a46:	b281      	uxth	r1, r0
 8000a48:	2005      	movs	r0, #5
 8000a4a:	f000 f9b7 	bl	8000dbc <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000a4e:	89e3      	ldrh	r3, [r4, #14]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000a50:	4a2f      	ldr	r2, [pc, #188]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d900      	bls.n	8000a58 <FAC_ppm_receiver_calculate_channels_values+0x15c>
 8000a56:	e76f      	b.n	8000938 <FAC_ppm_receiver_calculate_channels_values+0x3c>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000a58:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000a5a:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000a5c:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d34c      	bcc.n	8000afc <FAC_ppm_receiver_calculate_channels_values+0x200>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000a62:	4b2c      	ldr	r3, [pc, #176]	@ (8000b14 <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8000a64:	22fa      	movs	r2, #250	@ 0xfa
 8000a66:	469c      	mov	ip, r3
 8000a68:	4b2b      	ldr	r3, [pc, #172]	@ (8000b18 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000a6a:	b280      	uxth	r0, r0
 8000a6c:	00d2      	lsls	r2, r2, #3
 8000a6e:	2100      	movs	r1, #0
 8000a70:	4460      	add	r0, ip
 8000a72:	9300      	str	r3, [sp, #0]
 8000a74:	2300      	movs	r3, #0
 8000a76:	f7ff fe5d 	bl	8000734 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8000a7a:	b281      	uxth	r1, r0
 8000a7c:	2006      	movs	r0, #6
 8000a7e:	f000 f99d 	bl	8000dbc <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000a82:	8a23      	ldrh	r3, [r4, #16]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000a84:	4a22      	ldr	r2, [pc, #136]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d900      	bls.n	8000a8c <FAC_ppm_receiver_calculate_channels_values+0x190>
 8000a8a:	e75a      	b.n	8000942 <FAC_ppm_receiver_calculate_channels_values+0x46>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000a8c:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000a8e:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000a90:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d334      	bcc.n	8000b00 <FAC_ppm_receiver_calculate_channels_values+0x204>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000a96:	4b1f      	ldr	r3, [pc, #124]	@ (8000b14 <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8000a98:	22fa      	movs	r2, #250	@ 0xfa
 8000a9a:	469c      	mov	ip, r3
 8000a9c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b18 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000a9e:	b280      	uxth	r0, r0
 8000aa0:	00d2      	lsls	r2, r2, #3
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4460      	add	r0, ip
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	f7ff fe43 	bl	8000734 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8000aae:	b281      	uxth	r1, r0
 8000ab0:	2007      	movs	r0, #7
 8000ab2:	f000 f983 	bl	8000dbc <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8000ab6:	8a63      	ldrh	r3, [r4, #18]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000ab8:	4a15      	ldr	r2, [pc, #84]	@ (8000b10 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d900      	bls.n	8000ac0 <FAC_ppm_receiver_calculate_channels_values+0x1c4>
 8000abe:	e745      	b.n	800094c <FAC_ppm_receiver_calculate_channels_values+0x50>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000ac0:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000ac2:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000ac4:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d31c      	bcc.n	8000b04 <FAC_ppm_receiver_calculate_channels_values+0x208>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000aca:	4b12      	ldr	r3, [pc, #72]	@ (8000b14 <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8000acc:	22fa      	movs	r2, #250	@ 0xfa
 8000ace:	469c      	mov	ip, r3
 8000ad0:	4b11      	ldr	r3, [pc, #68]	@ (8000b18 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8000ad2:	b280      	uxth	r0, r0
 8000ad4:	9300      	str	r3, [sp, #0]
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	2300      	movs	r3, #0
 8000ada:	4460      	add	r0, ip
 8000adc:	00d2      	lsls	r2, r2, #3
 8000ade:	f7ff fe29 	bl	8000734 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8000ae2:	b281      	uxth	r1, r0
 8000ae4:	2008      	movs	r0, #8
 8000ae6:	f000 f969 	bl	8000dbc <FAC_std_receiver_new_channel_value>
}
 8000aea:	e72f      	b.n	800094c <FAC_ppm_receiver_calculate_channels_values+0x50>
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000aec:	1c10      	adds	r0, r2, #0
 8000aee:	e74f      	b.n	8000990 <FAC_ppm_receiver_calculate_channels_values+0x94>
 8000af0:	1c10      	adds	r0, r2, #0
 8000af2:	e767      	b.n	80009c4 <FAC_ppm_receiver_calculate_channels_values+0xc8>
 8000af4:	1c10      	adds	r0, r2, #0
 8000af6:	e780      	b.n	80009fa <FAC_ppm_receiver_calculate_channels_values+0xfe>
 8000af8:	1c10      	adds	r0, r2, #0
 8000afa:	e798      	b.n	8000a2e <FAC_ppm_receiver_calculate_channels_values+0x132>
 8000afc:	1c10      	adds	r0, r2, #0
 8000afe:	e7b0      	b.n	8000a62 <FAC_ppm_receiver_calculate_channels_values+0x166>
 8000b00:	1c10      	adds	r0, r2, #0
 8000b02:	e7c8      	b.n	8000a96 <FAC_ppm_receiver_calculate_channels_values+0x19a>
 8000b04:	1c10      	adds	r0, r2, #0
 8000b06:	e7e0      	b.n	8000aca <FAC_ppm_receiver_calculate_channels_values+0x1ce>
 8000b08:	1c10      	adds	r0, r2, #0
 8000b0a:	e727      	b.n	800095c <FAC_ppm_receiver_calculate_channels_values+0x60>
 8000b0c:	200001e8 	.word	0x200001e8
 8000b10:	00001130 	.word	0x00001130
 8000b14:	fffff830 	.word	0xfffff830
 8000b18:	000003e7 	.word	0x000003e7

08000b1c <FAC_ppm_receiver_init>:

/**
 * @brief Initialize the ppmReceiver object and starts the tim2
 *
 */
void FAC_ppm_receiver_init() {
 8000b1c:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim2);
 8000b1e:	4806      	ldr	r0, [pc, #24]	@ (8000b38 <FAC_ppm_receiver_init+0x1c>)
 8000b20:	f003 fc78 	bl	8004414 <HAL_TIM_Base_Start>

	ppmReceiver.t1 = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <FAC_ppm_receiver_init+0x20>)
	ppmReceiver.next_channel = 0;
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER + 1; i++) {
		ppmReceiver.raw_channel[i] = 0;
 8000b28:	2212      	movs	r2, #18
	ppmReceiver.t1 = 0;
 8000b2a:	6003      	str	r3, [r0, #0]
	ppmReceiver.next_channel = 0;
 8000b2c:	7583      	strb	r3, [r0, #22]
		ppmReceiver.raw_channel[i] = 0;
 8000b2e:	2100      	movs	r1, #0
 8000b30:	3004      	adds	r0, #4
 8000b32:	f006 f86b 	bl	8006c0c <memset>
	}
}
 8000b36:	bd10      	pop	{r4, pc}
 8000b38:	20001428 	.word	0x20001428
 8000b3c:	200001e8 	.word	0x200001e8

08000b40 <FAC_pwm_receiver_Callback>:
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 * @param2		GPIO_Pin: which pin triggered the interrupt
 */
void FAC_pwm_receiver_Callback(uint8_t edge, uint16_t GPIO_Pin) {
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 8000b40:	4b19      	ldr	r3, [pc, #100]	@ (8000ba8 <FAC_pwm_receiver_Callback+0x68>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24

	if (edge == RISING) {
 8000b46:	2801      	cmp	r0, #1
 8000b48:	d009      	beq.n	8000b5e <FAC_pwm_receiver_Callback+0x1e>
			case CH4_Pin:
				pwmReceiver.channels_t1[3] = t;
				break;
		}
	} else {	// if edge == FALLING
		switch (GPIO_Pin) {
 8000b4a:	2920      	cmp	r1, #32
 8000b4c:	d022      	beq.n	8000b94 <FAC_pwm_receiver_Callback+0x54>
 8000b4e:	d810      	bhi.n	8000b72 <FAC_pwm_receiver_Callback+0x32>
 8000b50:	2908      	cmp	r1, #8
 8000b52:	d015      	beq.n	8000b80 <FAC_pwm_receiver_Callback+0x40>
 8000b54:	2910      	cmp	r1, #16
 8000b56:	d101      	bne.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
			case CH1_Pin:
				pwmReceiver.channels_t2[0] = t;
				break;
			case CH2_Pin:
				pwmReceiver.channels_t2[1] = t;
 8000b58:	4a14      	ldr	r2, [pc, #80]	@ (8000bac <FAC_pwm_receiver_Callback+0x6c>)
 8000b5a:	6153      	str	r3, [r2, #20]
			case CH4_Pin:
				pwmReceiver.channels_t2[3] = t;
				break;
		}
	}
}
 8000b5c:	4770      	bx	lr
		switch (GPIO_Pin) {
 8000b5e:	2920      	cmp	r1, #32
 8000b60:	d01b      	beq.n	8000b9a <FAC_pwm_receiver_Callback+0x5a>
 8000b62:	d810      	bhi.n	8000b86 <FAC_pwm_receiver_Callback+0x46>
 8000b64:	2908      	cmp	r1, #8
 8000b66:	d01b      	beq.n	8000ba0 <FAC_pwm_receiver_Callback+0x60>
 8000b68:	2910      	cmp	r1, #16
 8000b6a:	d1f7      	bne.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[1] = t;
 8000b6c:	4a0f      	ldr	r2, [pc, #60]	@ (8000bac <FAC_pwm_receiver_Callback+0x6c>)
 8000b6e:	6053      	str	r3, [r2, #4]
				break;
 8000b70:	e7f4      	b.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
		switch (GPIO_Pin) {
 8000b72:	2280      	movs	r2, #128	@ 0x80
 8000b74:	0212      	lsls	r2, r2, #8
 8000b76:	4291      	cmp	r1, r2
 8000b78:	d1f0      	bne.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t2[3] = t;
 8000b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8000bac <FAC_pwm_receiver_Callback+0x6c>)
 8000b7c:	61d3      	str	r3, [r2, #28]
}
 8000b7e:	e7ed      	b.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t2[2] = t;
 8000b80:	4a0a      	ldr	r2, [pc, #40]	@ (8000bac <FAC_pwm_receiver_Callback+0x6c>)
 8000b82:	6193      	str	r3, [r2, #24]
				break;
 8000b84:	e7ea      	b.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
		switch (GPIO_Pin) {
 8000b86:	2280      	movs	r2, #128	@ 0x80
 8000b88:	0212      	lsls	r2, r2, #8
 8000b8a:	4291      	cmp	r1, r2
 8000b8c:	d1e6      	bne.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[3] = t;
 8000b8e:	4a07      	ldr	r2, [pc, #28]	@ (8000bac <FAC_pwm_receiver_Callback+0x6c>)
 8000b90:	60d3      	str	r3, [r2, #12]
				break;
 8000b92:	e7e3      	b.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t2[0] = t;
 8000b94:	4a05      	ldr	r2, [pc, #20]	@ (8000bac <FAC_pwm_receiver_Callback+0x6c>)
 8000b96:	6113      	str	r3, [r2, #16]
				break;
 8000b98:	e7e0      	b.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[0] = t;
 8000b9a:	4a04      	ldr	r2, [pc, #16]	@ (8000bac <FAC_pwm_receiver_Callback+0x6c>)
 8000b9c:	6013      	str	r3, [r2, #0]
				break;
 8000b9e:	e7dd      	b.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[2] = t;
 8000ba0:	4a02      	ldr	r2, [pc, #8]	@ (8000bac <FAC_pwm_receiver_Callback+0x6c>)
 8000ba2:	6093      	str	r3, [r2, #8]
				break;
 8000ba4:	e7da      	b.n	8000b5c <FAC_pwm_receiver_Callback+0x1c>
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	20001428 	.word	0x20001428
 8000bac:	20000200 	.word	0x20000200

08000bb0 <FAC_pwm_receiver_calculate_channel_value>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 8000bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bb2:	46c6      	mov	lr, r8
 8000bb4:	b500      	push	{lr}
	uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 8000bb6:	4d1c      	ldr	r5, [pc, #112]	@ (8000c28 <FAC_pwm_receiver_calculate_channel_value+0x78>)
 8000bb8:	1e46      	subs	r6, r0, #1
	uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 8000bba:	1cc3      	adds	r3, r0, #3
	uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 8000bbc:	00b7      	lsls	r7, r6, #2
	uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 8000bbe:	009b      	lsls	r3, r3, #2
	uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 8000bc0:	59ea      	ldr	r2, [r5, r7]
	uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 8000bc2:	58eb      	ldr	r3, [r5, r3]
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 8000bc4:	0004      	movs	r4, r0
 8000bc6:	b082      	sub	sp, #8
	if (t2 > t1) {	// the received value must be valid
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d204      	bcs.n	8000bd6 <FAC_pwm_receiver_calculate_channel_value+0x26>
		uint16_t value = (uint16_t) (t2 - t1);
 8000bcc:	1a9b      	subs	r3, r3, r2
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) {// if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000bce:	4a17      	ldr	r2, [pc, #92]	@ (8000c2c <FAC_pwm_receiver_calculate_channel_value+0x7c>)
		uint16_t value = (uint16_t) (t2 - t1);
 8000bd0:	b29b      	uxth	r3, r3
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) {// if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d903      	bls.n	8000bde <FAC_pwm_receiver_calculate_channel_value+0x2e>
	}
	/* Reset the values of t1 and t2
	 * If this is not done the value can never be zero
	 */

}
 8000bd6:	b002      	add	sp, #8
 8000bd8:	bc80      	pop	{r7}
 8000bda:	46b8      	mov	r8, r7
 8000bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000bde:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000be0:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000be2:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d200      	bcs.n	8000bea <FAC_pwm_receiver_calculate_channel_value+0x3a>
 8000be8:	1c10      	adds	r0, r2, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000bea:	4b11      	ldr	r3, [pc, #68]	@ (8000c30 <FAC_pwm_receiver_calculate_channel_value+0x80>)
 8000bec:	22fa      	movs	r2, #250	@ 0xfa
 8000bee:	469c      	mov	ip, r3
 8000bf0:	4b10      	ldr	r3, [pc, #64]	@ (8000c34 <FAC_pwm_receiver_calculate_channel_value+0x84>)
 8000bf2:	b280      	uxth	r0, r0
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	9300      	str	r3, [sp, #0]
 8000bf8:	4698      	mov	r8, r3
 8000bfa:	4460      	add	r0, ip
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	00d2      	lsls	r2, r2, #3
 8000c00:	f7ff fd98 	bl	8000734 <map_uint32>
			if (value > RECEIVER_CHANNEL_RESOLUTION - 1)
 8000c04:	23fa      	movs	r3, #250	@ 0xfa
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000c06:	1c01      	adds	r1, r0, #0
			if (value > RECEIVER_CHANNEL_RESOLUTION - 1)
 8000c08:	b280      	uxth	r0, r0
 8000c0a:	009b      	lsls	r3, r3, #2
 8000c0c:	4298      	cmp	r0, r3
 8000c0e:	d300      	bcc.n	8000c12 <FAC_pwm_receiver_calculate_channel_value+0x62>
 8000c10:	4641      	mov	r1, r8
			FAC_std_receiver_new_channel_value(chNumber, value);
 8000c12:	0020      	movs	r0, r4
 8000c14:	b289      	uxth	r1, r1
 8000c16:	f000 f8d1 	bl	8000dbc <FAC_std_receiver_new_channel_value>
			pwmReceiver.channels_t2[chNumber - 1] = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	3604      	adds	r6, #4
 8000c1e:	00b6      	lsls	r6, r6, #2
 8000c20:	51ab      	str	r3, [r5, r6]
			pwmReceiver.channels_t1[chNumber - 1] = 0;
 8000c22:	51eb      	str	r3, [r5, r7]
}
 8000c24:	e7d7      	b.n	8000bd6 <FAC_pwm_receiver_calculate_channel_value+0x26>
 8000c26:	46c0      	nop			@ (mov r8, r8)
 8000c28:	20000200 	.word	0x20000200
 8000c2c:	00001130 	.word	0x00001130
 8000c30:	fffff830 	.word	0xfffff830
 8000c34:	000003e7 	.word	0x000003e7

08000c38 <FAC_pwm_receiver_init>:

/**
 * @brief Initialize the pwmReceiver object and starts the tim2
 *
 */
void FAC_pwm_receiver_init() {
 8000c38:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim2);
 8000c3a:	4807      	ldr	r0, [pc, #28]	@ (8000c58 <FAC_pwm_receiver_init+0x20>)
 8000c3c:	f003 fbea 	bl	8004414 <HAL_TIM_Base_Start>

	for (int i = 0; i < PWM_RECEIVER_CHANNELS_NUMBER; i++) {
		pwmReceiver.channels_t1[i] = 0;
 8000c40:	2000      	movs	r0, #0
 8000c42:	2100      	movs	r1, #0
 8000c44:	4b05      	ldr	r3, [pc, #20]	@ (8000c5c <FAC_pwm_receiver_init+0x24>)
 8000c46:	6018      	str	r0, [r3, #0]
 8000c48:	6059      	str	r1, [r3, #4]
 8000c4a:	6098      	str	r0, [r3, #8]
 8000c4c:	60d9      	str	r1, [r3, #12]
 8000c4e:	6118      	str	r0, [r3, #16]
 8000c50:	6159      	str	r1, [r3, #20]
 8000c52:	6198      	str	r0, [r3, #24]
 8000c54:	61d9      	str	r1, [r3, #28]
		pwmReceiver.channels_t2[i] = 0;
	}
}
 8000c56:	bd10      	pop	{r4, pc}
 8000c58:	20001428 	.word	0x20001428
 8000c5c:	20000200 	.word	0x20000200

08000c60 <FAC_servo_set_position>:

/* FUNCTION DEFINITION */
/* ----------------------PRIVATE FUNCTIONS---------------------- */
static void FAC_servo_SET_position(uint8_t servoNumber, uint16_t position) {
	uint16_t p = position;
	if (p > MAX_SERVO_VALUE)	// (MAX_SERVO_VALUE = 999, 1000-1 because zero is counted)
 8000c60:	23fa      	movs	r3, #250	@ 0xfa

/**
 * @brief 	Set new servo position
 * @note 	The values will directly be applied with this function
 */
void FAC_servo_set_position(uint8_t servoNumber, uint16_t position) {
 8000c62:	b570      	push	{r4, r5, r6, lr}
	if (p > MAX_SERVO_VALUE)	// (MAX_SERVO_VALUE = 999, 1000-1 because zero is counted)
 8000c64:	009b      	lsls	r3, r3, #2
void FAC_servo_set_position(uint8_t servoNumber, uint16_t position) {
 8000c66:	0005      	movs	r5, r0
	if (p > MAX_SERVO_VALUE)	// (MAX_SERVO_VALUE = 999, 1000-1 because zero is counted)
 8000c68:	1c0c      	adds	r4, r1, #0
 8000c6a:	4299      	cmp	r1, r3
 8000c6c:	d301      	bcc.n	8000c72 <FAC_servo_set_position+0x12>
 8000c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cdc <FAC_servo_set_position+0x7c>)
 8000c70:	1c1c      	adds	r4, r3, #0
	return servos[servoNumber - 1]->is_reversed;
 8000c72:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce0 <FAC_servo_set_position+0x80>)
 8000c74:	1e6a      	subs	r2, r5, #1
 8000c76:	0092      	lsls	r2, r2, #2
 8000c78:	58d3      	ldr	r3, [r2, r3]
	if (p > MAX_SERVO_VALUE)	// (MAX_SERVO_VALUE = 999, 1000-1 because zero is counted)
 8000c7a:	b2a4      	uxth	r4, r4
	if (FAC_servo_GET_is_reversed(servoNumber))
 8000c7c:	78da      	ldrb	r2, [r3, #3]
 8000c7e:	2a00      	cmp	r2, #0
 8000c80:	d002      	beq.n	8000c88 <FAC_servo_set_position+0x28>
		p = MAX_SERVO_VALUE - p;
 8000c82:	4a16      	ldr	r2, [pc, #88]	@ (8000cdc <FAC_servo_set_position+0x7c>)
 8000c84:	1b14      	subs	r4, r2, r4
 8000c86:	b2a4      	uxth	r4, r4
	if (FAC_servo_GET_is_enable(servoNumber)) {
 8000c88:	789a      	ldrb	r2, [r3, #2]
	servos[servoNumber - 1]->position = p;
 8000c8a:	801c      	strh	r4, [r3, #0]
	if (FAC_servo_GET_is_enable(servoNumber)) {
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	d00e      	beq.n	8000cae <FAC_servo_set_position+0x4e>
		uint16_t p = (((servos[servoNumber - 1]->max_ms_value - servos[servoNumber - 1]->min_ms_value) / 100) * servos[servoNumber - 1]->position) / 10;
 8000c90:	891e      	ldrh	r6, [r3, #8]
 8000c92:	8958      	ldrh	r0, [r3, #10]
 8000c94:	2164      	movs	r1, #100	@ 0x64
 8000c96:	1b80      	subs	r0, r0, r6
 8000c98:	f7ff fac8 	bl	800022c <__divsi3>
 8000c9c:	210a      	movs	r1, #10
 8000c9e:	4360      	muls	r0, r4
 8000ca0:	f7ff fac4 	bl	800022c <__divsi3>
		switch (servoNumber) {
 8000ca4:	2d01      	cmp	r5, #1
 8000ca6:	d009      	beq.n	8000cbc <FAC_servo_set_position+0x5c>
 8000ca8:	2d02      	cmp	r5, #2
 8000caa:	d00d      	beq.n	8000cc8 <FAC_servo_set_position+0x68>
	FAC_servo_SET_position(servoNumber, position);
	FAC_servo_apply_settings(servoNumber);
}
 8000cac:	bd70      	pop	{r4, r5, r6, pc}
		switch (servoNumber) {
 8000cae:	2d01      	cmp	r5, #1
 8000cb0:	d010      	beq.n	8000cd4 <FAC_servo_set_position+0x74>
 8000cb2:	2d02      	cmp	r5, #2
 8000cb4:	d1fa      	bne.n	8000cac <FAC_servo_set_position+0x4c>
				TIM3->CCR4 = 0;
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <FAC_servo_set_position+0x84>)
 8000cb8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000cba:	e7f7      	b.n	8000cac <FAC_servo_set_position+0x4c>
				TIM3->CCR3 = servos[servoNumber-1]->min_ms_value + p;
 8000cbc:	0400      	lsls	r0, r0, #16
 8000cbe:	4b09      	ldr	r3, [pc, #36]	@ (8000ce4 <FAC_servo_set_position+0x84>)
 8000cc0:	0c00      	lsrs	r0, r0, #16
 8000cc2:	1980      	adds	r0, r0, r6
 8000cc4:	63d8      	str	r0, [r3, #60]	@ 0x3c
				break;
 8000cc6:	e7f1      	b.n	8000cac <FAC_servo_set_position+0x4c>
				TIM3->CCR4 = servos[servoNumber-1]->min_ms_value + p;
 8000cc8:	0400      	lsls	r0, r0, #16
 8000cca:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <FAC_servo_set_position+0x84>)
 8000ccc:	0c00      	lsrs	r0, r0, #16
 8000cce:	1980      	adds	r0, r0, r6
 8000cd0:	6418      	str	r0, [r3, #64]	@ 0x40
				break;
 8000cd2:	e7eb      	b.n	8000cac <FAC_servo_set_position+0x4c>
				TIM3->CCR3 = 0;
 8000cd4:	4b03      	ldr	r3, [pc, #12]	@ (8000ce4 <FAC_servo_set_position+0x84>)
 8000cd6:	63da      	str	r2, [r3, #60]	@ 0x3c
				break;
 8000cd8:	e7e8      	b.n	8000cac <FAC_servo_set_position+0x4c>
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	000003e7 	.word	0x000003e7
 8000ce0:	20000220 	.word	0x20000220
 8000ce4:	40000400 	.word	0x40000400

08000ce8 <FAC_servo_enable>:
	servos[servoNumber - 1]->is_enable = isEnable;
 8000ce8:	4b11      	ldr	r3, [pc, #68]	@ (8000d30 <FAC_servo_enable+0x48>)
 8000cea:	1e42      	subs	r2, r0, #1
 8000cec:	0092      	lsls	r2, r2, #2

/**
 * @brief 	Enable the servo (activate PWM)
 * @note 	Position not initialized
 */
void FAC_servo_enable(uint8_t servoNumber) {
 8000cee:	b570      	push	{r4, r5, r6, lr}
	servos[servoNumber - 1]->is_enable = isEnable;
 8000cf0:	58d6      	ldr	r6, [r2, r3]
 8000cf2:	2301      	movs	r3, #1
void FAC_servo_enable(uint8_t servoNumber) {
 8000cf4:	0004      	movs	r4, r0
		uint16_t p = (((servos[servoNumber - 1]->max_ms_value - servos[servoNumber - 1]->min_ms_value) / 100) * servos[servoNumber - 1]->position) / 10;
 8000cf6:	8935      	ldrh	r5, [r6, #8]
 8000cf8:	8970      	ldrh	r0, [r6, #10]
 8000cfa:	2164      	movs	r1, #100	@ 0x64
	servos[servoNumber - 1]->is_enable = isEnable;
 8000cfc:	70b3      	strb	r3, [r6, #2]
		uint16_t p = (((servos[servoNumber - 1]->max_ms_value - servos[servoNumber - 1]->min_ms_value) / 100) * servos[servoNumber - 1]->position) / 10;
 8000cfe:	1b40      	subs	r0, r0, r5
 8000d00:	f7ff fa94 	bl	800022c <__divsi3>
 8000d04:	8833      	ldrh	r3, [r6, #0]
 8000d06:	210a      	movs	r1, #10
 8000d08:	4358      	muls	r0, r3
 8000d0a:	f7ff fa8f 	bl	800022c <__divsi3>
		switch (servoNumber) {
 8000d0e:	2c01      	cmp	r4, #1
 8000d10:	d008      	beq.n	8000d24 <FAC_servo_enable+0x3c>
 8000d12:	2c02      	cmp	r4, #2
 8000d14:	d000      	beq.n	8000d18 <FAC_servo_enable+0x30>
	FAC_servo_SET_is_enable(servoNumber, TRUE);
	FAC_servo_apply_settings(servoNumber);
}
 8000d16:	bd70      	pop	{r4, r5, r6, pc}
				TIM3->CCR4 = servos[servoNumber-1]->min_ms_value + p;
 8000d18:	0400      	lsls	r0, r0, #16
 8000d1a:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <FAC_servo_enable+0x4c>)
 8000d1c:	0c00      	lsrs	r0, r0, #16
 8000d1e:	1940      	adds	r0, r0, r5
 8000d20:	6418      	str	r0, [r3, #64]	@ 0x40
}
 8000d22:	e7f8      	b.n	8000d16 <FAC_servo_enable+0x2e>
				TIM3->CCR3 = servos[servoNumber-1]->min_ms_value + p;
 8000d24:	0400      	lsls	r0, r0, #16
 8000d26:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <FAC_servo_enable+0x4c>)
 8000d28:	0c00      	lsrs	r0, r0, #16
 8000d2a:	1940      	adds	r0, r0, r5
 8000d2c:	63d8      	str	r0, [r3, #60]	@ 0x3c
				break;
 8000d2e:	e7f2      	b.n	8000d16 <FAC_servo_enable+0x2e>
 8000d30:	20000220 	.word	0x20000220
 8000d34:	40000400 	.word	0x40000400

08000d38 <FAC_servo_init>:

/**
 * @brief 			Initialize all two servos values, and populate the array of pointers. It also initialize the TIM PWM generator
 * @note			Servos PWM are generated by TIM3 CH3/4
 */
void FAC_servo_init() {
 8000d38:	b570      	push	{r4, r5, r6, lr}
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000d3a:	4c0e      	ldr	r4, [pc, #56]	@ (8000d74 <FAC_servo_init+0x3c>)
 8000d3c:	2108      	movs	r1, #8
 8000d3e:	0020      	movs	r0, r4
 8000d40:	f003 fc20 	bl	8004584 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000d44:	210c      	movs	r1, #12
 8000d46:	0020      	movs	r0, r4
 8000d48:	f003 fc1c 	bl	8004584 <HAL_TIM_PWM_Start>
	servos[1] = &servo2;

	for (int i = 0; i < SERVOS_NUMBER; i++) {
		servos[i]->is_enable = FALSE;
		servos[i]->is_reversed = FALSE;
		servos[i]->position = 0;
 8000d4c:	2500      	movs	r5, #0
		servos[i]->servo_freq = 50;
 8000d4e:	2032      	movs	r0, #50	@ 0x32
	servos[0] = &servo1;
 8000d50:	4a09      	ldr	r2, [pc, #36]	@ (8000d78 <FAC_servo_init+0x40>)
	servos[1] = &servo2;
 8000d52:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <FAC_servo_init+0x44>)
	servos[0] = &servo1;
 8000d54:	490a      	ldr	r1, [pc, #40]	@ (8000d80 <FAC_servo_init+0x48>)
		servos[i]->position = 0;
 8000d56:	601d      	str	r5, [r3, #0]
	servos[0] = &servo1;
 8000d58:	600a      	str	r2, [r1, #0]
	servos[1] = &servo2;
 8000d5a:	604b      	str	r3, [r1, #4]
		servos[i]->min_ms_value = 500;
 8000d5c:	4909      	ldr	r1, [pc, #36]	@ (8000d84 <FAC_servo_init+0x4c>)
		servos[i]->servo_freq = 50;
 8000d5e:	8098      	strh	r0, [r3, #4]
		servos[i]->min_ms_value = 500;
 8000d60:	6099      	str	r1, [r3, #8]
	htim3.Init.Period = (1000 * SERVO_RESOLUTION) / fs;	// caluclate and set the new CP
 8000d62:	4b09      	ldr	r3, [pc, #36]	@ (8000d88 <FAC_servo_init+0x50>)
		servos[i]->servo_freq = 50;
 8000d64:	8090      	strh	r0, [r2, #4]
	HAL_TIM_Base_Init(&htim3);	// the init must be made to update the timer CP
 8000d66:	0020      	movs	r0, r4
		servos[i]->position = 0;
 8000d68:	6015      	str	r5, [r2, #0]
		servos[i]->min_ms_value = 500;
 8000d6a:	6091      	str	r1, [r2, #8]
	htim3.Init.Period = (1000 * SERVO_RESOLUTION) / fs;	// caluclate and set the new CP
 8000d6c:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Init(&htim3);	// the init must be made to update the timer CP
 8000d6e:	f003 fac9 	bl	8004304 <HAL_TIM_Base_Init>
		servos[i]->max_ms_value = 2500;
	}
	FAC_servo_apply_new_freq();
}
 8000d72:	bd70      	pop	{r4, r5, r6, pc}
 8000d74:	200013e0 	.word	0x200013e0
 8000d78:	20000234 	.word	0x20000234
 8000d7c:	20000228 	.word	0x20000228
 8000d80:	20000220 	.word	0x20000220
 8000d84:	09c401f4 	.word	0x09c401f4
 8000d88:	00004e20 	.word	0x00004e20

08000d8c <FAC_std_receiver_GET_channel>:

/*
 * @brief calculate the new value of the requested channel
 * @retval return the new channel value if it was correct, otherwise return the old value
 */
uint16_t FAC_std_receiver_GET_channel(uint8_t chNumber) {
 8000d8c:	b570      	push	{r4, r5, r6, lr}
	switch (receiver.type) {	// calculate channel / channels according to the type of receiver in use
 8000d8e:	4d0a      	ldr	r5, [pc, #40]	@ (8000db8 <FAC_std_receiver_GET_channel+0x2c>)
uint16_t FAC_std_receiver_GET_channel(uint8_t chNumber) {
 8000d90:	0004      	movs	r4, r0
	switch (receiver.type) {	// calculate channel / channels according to the type of receiver in use
 8000d92:	7c2b      	ldrb	r3, [r5, #16]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d00a      	beq.n	8000dae <FAC_std_receiver_GET_channel+0x22>
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d003      	beq.n	8000da4 <FAC_std_receiver_GET_channel+0x18>
			break;
		case RECEIVER_TYPE_ELRS:

			break;
	}
	return receiver.channels[chNumber - 1];	// - 1 because the array start from 0 and ands at RECEIVER_CHANNLES_NUMBER-1
 8000d9c:	3c01      	subs	r4, #1
 8000d9e:	0064      	lsls	r4, r4, #1
 8000da0:	5b28      	ldrh	r0, [r5, r4]
}
 8000da2:	bd70      	pop	{r4, r5, r6, pc}
			if (chNumber <= PPM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 8000da4:	2808      	cmp	r0, #8
 8000da6:	d8f9      	bhi.n	8000d9c <FAC_std_receiver_GET_channel+0x10>
				FAC_ppm_receiver_calculate_channels_values();
 8000da8:	f7ff fda8 	bl	80008fc <FAC_ppm_receiver_calculate_channels_values>
 8000dac:	e7f6      	b.n	8000d9c <FAC_std_receiver_GET_channel+0x10>
			if (chNumber <= PWM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 8000dae:	2804      	cmp	r0, #4
 8000db0:	d8f4      	bhi.n	8000d9c <FAC_std_receiver_GET_channel+0x10>
				FAC_pwm_receiver_calculate_channel_value(chNumber);		// calculate the value of the channel requested
 8000db2:	f7ff fefd 	bl	8000bb0 <FAC_pwm_receiver_calculate_channel_value>
 8000db6:	e7f1      	b.n	8000d9c <FAC_std_receiver_GET_channel+0x10>
 8000db8:	20000280 	.word	0x20000280

08000dbc <FAC_std_receiver_new_channel_value>:
/**
 * @brief 		Allows the different types of receiver to set the new value of a specific channel
 * @visibility	Everywhere
 * @retval		Return 0 if the new value was inside the range, 1 if it was outside the range so it is resized to max value allowed
 */
uint8_t FAC_std_receiver_new_channel_value(uint8_t chNumber, uint16_t value) {
 8000dbc:	b510      	push	{r4, lr}
	if (v > RECEIVER_CHANNEL_RESOLUTION - 1) {	// -1 because number 0 is considered so 1000 step means 0 to 999
 8000dbe:	24fa      	movs	r4, #250	@ 0xfa
	receiver.channels[chNumber - 1] = v;
 8000dc0:	3801      	subs	r0, #1
 8000dc2:	4a07      	ldr	r2, [pc, #28]	@ (8000de0 <FAC_std_receiver_new_channel_value+0x24>)
 8000dc4:	0040      	lsls	r0, r0, #1
	if (v > RECEIVER_CHANNEL_RESOLUTION - 1) {	// -1 because number 0 is considered so 1000 step means 0 to 999
 8000dc6:	1c0b      	adds	r3, r1, #0
 8000dc8:	00a4      	lsls	r4, r4, #2
 8000dca:	42a1      	cmp	r1, r4
 8000dcc:	d300      	bcc.n	8000dd0 <FAC_std_receiver_new_channel_value+0x14>
 8000dce:	4b05      	ldr	r3, [pc, #20]	@ (8000de4 <FAC_std_receiver_new_channel_value+0x28>)
	receiver.channels[chNumber - 1] = v;
 8000dd0:	5283      	strh	r3, [r0, r2]
	uint16_t valueStored = FAC_std_receiver_SET_channel(chNumber, value);
	if (value != valueStored)
 8000dd2:	23fa      	movs	r3, #250	@ 0xfa
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	4140      	adcs	r0, r0
		return 1;	// the value stored was not in the range (value stored do not correspond to "value")
	return 0;
}
 8000ddc:	b2c0      	uxtb	r0, r0
 8000dde:	bd10      	pop	{r4, pc}
 8000de0:	20000280 	.word	0x20000280
 8000de4:	000003e7 	.word	0x000003e7

08000de8 <FAC_std_reciever_init>:
/**
 * @brief 	Initialize the std_reciever with all channels to zero, and initialize the correct receiver type
 * @visibility	Everywhere
 * @note  	It must be used at the firmware start up only
 */
void FAC_std_reciever_init(uint8_t type) {
 8000de8:	b570      	push	{r4, r5, r6, lr}
 8000dea:	0004      	movs	r4, r0
	for (int i = 0; i < RECEIVER_CHANNELS_NUMBER; i++) {	// initialize all the channels value to zero
		receiver.channels[i] = 0;
 8000dec:	4d08      	ldr	r5, [pc, #32]	@ (8000e10 <FAC_std_reciever_init+0x28>)
 8000dee:	2210      	movs	r2, #16
 8000df0:	2100      	movs	r1, #0
 8000df2:	0028      	movs	r0, r5
 8000df4:	f005 ff0a 	bl	8006c0c <memset>
	}
	receiver.type = type;
 8000df8:	742c      	strb	r4, [r5, #16]
	switch (receiver.type) {
 8000dfa:	2c00      	cmp	r4, #0
 8000dfc:	d005      	beq.n	8000e0a <FAC_std_reciever_init+0x22>
 8000dfe:	2c01      	cmp	r4, #1
 8000e00:	d000      	beq.n	8000e04 <FAC_std_reciever_init+0x1c>
			break;
		case RECEIVER_TYPE_ELRS:
			// INITIALZE THIS TYPE OF RECEIVER..
			break;
	}
}
 8000e02:	bd70      	pop	{r4, r5, r6, pc}
			FAC_ppm_receiver_init();
 8000e04:	f7ff fe8a 	bl	8000b1c <FAC_ppm_receiver_init>
}
 8000e08:	e7fb      	b.n	8000e02 <FAC_std_reciever_init+0x1a>
			FAC_pwm_receiver_init();
 8000e0a:	f7ff ff15 	bl	8000c38 <FAC_pwm_receiver_init>
			break;
 8000e0e:	e7f8      	b.n	8000e02 <FAC_std_reciever_init+0x1a>
 8000e10:	20000280 	.word	0x20000280

08000e14 <HAL_GPIO_EXTI_Callback>:
 * @visibility	Everywhere
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
	/* check the edge that triggered the interrupt */
	GPIO_PinState edge;
	switch (GPIO_Pin) {
 8000e14:	2380      	movs	r3, #128	@ 0x80
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000e16:	b510      	push	{r4, lr}
		case CH4_Pin:	// the only pin with port A
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
			break;
		default:	// other pins has port B
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 8000e18:	0001      	movs	r1, r0
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000e1a:	0004      	movs	r4, r0
	switch (GPIO_Pin) {
 8000e1c:	021b      	lsls	r3, r3, #8
 8000e1e:	4298      	cmp	r0, r3
 8000e20:	d00d      	beq.n	8000e3e <HAL_GPIO_EXTI_Callback+0x2a>
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 8000e22:	480d      	ldr	r0, [pc, #52]	@ (8000e58 <HAL_GPIO_EXTI_Callback+0x44>)
 8000e24:	f001 fc14 	bl	8002650 <HAL_GPIO_ReadPin>
			break;
	}

	switch (receiver.type) {
 8000e28:	4a0c      	ldr	r2, [pc, #48]	@ (8000e5c <HAL_GPIO_EXTI_Callback+0x48>)
 8000e2a:	7c12      	ldrb	r2, [r2, #16]
 8000e2c:	2a00      	cmp	r2, #0
 8000e2e:	d00e      	beq.n	8000e4e <HAL_GPIO_EXTI_Callback+0x3a>
 8000e30:	2a01      	cmp	r2, #1
 8000e32:	d10f      	bne.n	8000e54 <HAL_GPIO_EXTI_Callback+0x40>
		case RECEIVER_TYPE_PWM:
			FAC_pwm_receiver_Callback(edge, GPIO_Pin);
			break;
		case RECEIVER_TYPE_PPM:
			if (GPIO_Pin == CH1_Pin)	// only on ch1 arrives ppm signal from FS2A receiver
 8000e34:	2c20      	cmp	r4, #32
 8000e36:	d10d      	bne.n	8000e54 <HAL_GPIO_EXTI_Callback+0x40>
				FAC_ppm_receiver_Callback(edge);
 8000e38:	f7ff fd38 	bl	80008ac <FAC_ppm_receiver_Callback>
			break;
			// NOT USED FOR NRF24 AND ELRS BECAUSE THEY USE A SERIA CONNECTION TO COMUNICATE
	}
}
 8000e3c:	e00a      	b.n	8000e54 <HAL_GPIO_EXTI_Callback+0x40>
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
 8000e3e:	2090      	movs	r0, #144	@ 0x90
 8000e40:	05c0      	lsls	r0, r0, #23
 8000e42:	f001 fc05 	bl	8002650 <HAL_GPIO_ReadPin>
	switch (receiver.type) {
 8000e46:	4b05      	ldr	r3, [pc, #20]	@ (8000e5c <HAL_GPIO_EXTI_Callback+0x48>)
 8000e48:	7c1b      	ldrb	r3, [r3, #16]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d102      	bne.n	8000e54 <HAL_GPIO_EXTI_Callback+0x40>
			FAC_pwm_receiver_Callback(edge, GPIO_Pin);
 8000e4e:	0021      	movs	r1, r4
 8000e50:	f7ff fe76 	bl	8000b40 <FAC_pwm_receiver_Callback>
}
 8000e54:	bd10      	pop	{r4, pc}
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	48000400 	.word	0x48000400
 8000e5c:	20000280 	.word	0x20000280

08000e60 <FAC_mix_calculate_dead_zone>:
 *       /
 *      /
 *   __/			<-- low deadzone
 *
 */
int16_t FAC_mix_calculate_dead_zone(int16_t value, uint8_t deadzonePerc, int16_t minValue, int16_t maxValue) {
 8000e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e62:	000f      	movs	r7, r1
 8000e64:	0006      	movs	r6, r0
	int16_t temp = value;
	uint16_t deadzoneValue = ((maxValue - minValue) / 100) * deadzonePerc;	// calculate the deadzone using the precentage argument on the full range
 8000e66:	2164      	movs	r1, #100	@ 0x64
 8000e68:	1a98      	subs	r0, r3, r2
int16_t FAC_mix_calculate_dead_zone(int16_t value, uint8_t deadzonePerc, int16_t minValue, int16_t maxValue) {
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	0014      	movs	r4, r2
 8000e6e:	001d      	movs	r5, r3
	uint16_t deadzoneValue = ((maxValue - minValue) / 100) * deadzonePerc;	// calculate the deadzone using the precentage argument on the full range
 8000e70:	f7ff f9dc 	bl	800022c <__divsi3>
 8000e74:	0001      	movs	r1, r0
 8000e76:	4379      	muls	r1, r7
 8000e78:	0023      	movs	r3, r4
	/* keep the value inside the range */
	if (value > maxValue)
		temp = maxValue;
	if (value < minValue)
		temp = minValue;
 8000e7a:	0020      	movs	r0, r4
	uint16_t deadzoneValue = ((maxValue - minValue) / 100) * deadzonePerc;	// calculate the deadzone using the precentage argument on the full range
 8000e7c:	b289      	uxth	r1, r1
	if (value < minValue)
 8000e7e:	42a6      	cmp	r6, r4
 8000e80:	db04      	blt.n	8000e8c <FAC_mix_calculate_dead_zone+0x2c>
	if (value > maxValue)
 8000e82:	1c30      	adds	r0, r6, #0
 8000e84:	42ae      	cmp	r6, r5
 8000e86:	dc0e      	bgt.n	8000ea6 <FAC_mix_calculate_dead_zone+0x46>
 8000e88:	b200      	sxth	r0, r0

	// extremes deadzone
	if (temp + deadzoneValue >= maxValue)
 8000e8a:	0003      	movs	r3, r0
 8000e8c:	18ca      	adds	r2, r1, r3
 8000e8e:	4295      	cmp	r5, r2
 8000e90:	dd0e      	ble.n	8000eb0 <FAC_mix_calculate_dead_zone+0x50>
		return maxValue;
	if (temp - deadzoneValue <= minValue)
 8000e92:	1a5a      	subs	r2, r3, r1
 8000e94:	4294      	cmp	r4, r2
 8000e96:	da08      	bge.n	8000eaa <FAC_mix_calculate_dead_zone+0x4a>
		return minValue;

	if (temp >= -deadzoneValue && temp <= deadzoneValue)
 8000e98:	424a      	negs	r2, r1
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	dc06      	bgt.n	8000eac <FAC_mix_calculate_dead_zone+0x4c>
 8000e9e:	4299      	cmp	r1, r3
 8000ea0:	db08      	blt.n	8000eb4 <FAC_mix_calculate_dead_zone+0x54>
		return 0;	// the value is inside the center deadzone
 8000ea2:	2000      	movs	r0, #0
 8000ea4:	e002      	b.n	8000eac <FAC_mix_calculate_dead_zone+0x4c>
	if (value > maxValue)
 8000ea6:	1c28      	adds	r0, r5, #0
 8000ea8:	e7ee      	b.n	8000e88 <FAC_mix_calculate_dead_zone+0x28>
		return minValue;
 8000eaa:	0020      	movs	r0, r4
		return map_uint32(temp, 0 + deadzoneValue, maxValue - deadzoneValue, 0, maxValue);
	if (temp > 0)	// linearize the bottom value
		return map_uint32(temp, 0 - deadzoneValue, minValue + deadzoneValue, 0, minValue);

	return temp;	// if something go wrong (no case detected return the value without deadzone
}
 8000eac:	b003      	add	sp, #12
 8000eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return maxValue;
 8000eb0:	0028      	movs	r0, r5
 8000eb2:	e7fb      	b.n	8000eac <FAC_mix_calculate_dead_zone+0x4c>
		return map_uint32(temp, 0 + deadzoneValue, maxValue - deadzoneValue, 0, maxValue);
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	1a6a      	subs	r2, r5, r1
 8000eb8:	9500      	str	r5, [sp, #0]
 8000eba:	f7ff fc3b 	bl	8000734 <map_uint32>
 8000ebe:	b200      	sxth	r0, r0
 8000ec0:	e7f4      	b.n	8000eac <FAC_mix_calculate_dead_zone+0x4c>
 8000ec2:	46c0      	nop			@ (mov r8, r8)

08000ec4 <FAC_mix_init>:
/*
 * @brief		Initialize the correct mix according to the active one
 * @IMPORTANT	!! MUST BE CALLED IF NEW SETTINGS ARE LOADED !!
 * @note		Insert here a case for each new mix (import the mix file)
 */
void FAC_mix_init(uint8_t currentMix, uint8_t deadzonePerc) {
 8000ec4:	0003      	movs	r3, r0
 8000ec6:	b500      	push	{lr}
	mix.current_mix = currentMix;
 8000ec8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef8 <FAC_mix_init+0x34>)
void FAC_mix_init(uint8_t currentMix, uint8_t deadzonePerc) {
 8000eca:	b085      	sub	sp, #20
 8000ecc:	0008      	movs	r0, r1
	mix.current_mix = currentMix;
 8000ece:	7013      	strb	r3, [r2, #0]
	FAC_mix_SET_current_mix(currentMix);
	switch (currentMix) {
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d00e      	beq.n	8000ef2 <FAC_mix_init+0x2e>
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d001      	beq.n	8000edc <FAC_mix_init+0x18>
			break;
		case FAC_MIX_SIMPLE_TANK:
			FAC_tank_mix_init(2, 1, 1, 2, 0, 0, deadzonePerc);	//thch 1, stch 2, lmotor 1, rmotor 2, th no reversed, st no reversed, deadzone 1%
			break;
	}
}
 8000ed8:	b005      	add	sp, #20
 8000eda:	bd00      	pop	{pc}
			FAC_tank_mix_init(2, 1, 1, 2, 0, 0, deadzonePerc);	//thch 1, stch 2, lmotor 1, rmotor 2, th no reversed, st no reversed, deadzone 1%
 8000edc:	2300      	movs	r3, #0
 8000ede:	9102      	str	r1, [sp, #8]
 8000ee0:	9301      	str	r3, [sp, #4]
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	2002      	movs	r0, #2
 8000eea:	3302      	adds	r3, #2
 8000eec:	f000 f892 	bl	8001014 <FAC_tank_mix_init>
}
 8000ef0:	e7f2      	b.n	8000ed8 <FAC_mix_init+0x14>
			FAC_none_mix_init(deadzonePerc);
 8000ef2:	f000 f883 	bl	8000ffc <FAC_none_mix_init>
			break;
 8000ef6:	e7ef      	b.n	8000ed8 <FAC_mix_init+0x14>
 8000ef8:	20000294 	.word	0x20000294

08000efc <FAC_none_mix_update>:

/**
 * @biref	Update the motors/servos speeds/positions
 * @note	This function directly apply the settings on the motor/servos
 */
void FAC_none_mix_update() {
 8000efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000efe:	4646      	mov	r6, r8
 8000f00:	46d6      	mov	lr, sl
 8000f02:	464f      	mov	r7, r9
 8000f04:	b5c0      	push	{r6, r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	ae01      	add	r6, sp, #4
 8000f0a:	0035      	movs	r5, r6
	/* get receiver values */
	int16_t channels[6];
	for (int i = 1; i < 6; i++) {
 8000f0c:	2401      	movs	r4, #1
		channels[i] = FAC_std_receiver_GET_channel(i);
 8000f0e:	b2e0      	uxtb	r0, r4
 8000f10:	f7ff ff3c 	bl	8000d8c <FAC_std_receiver_GET_channel>
	for (int i = 1; i < 6; i++) {
 8000f14:	3401      	adds	r4, #1
		channels[i] = FAC_std_receiver_GET_channel(i);
 8000f16:	8068      	strh	r0, [r5, #2]
	for (int i = 1; i < 6; i++) {
 8000f18:	3502      	adds	r5, #2
 8000f1a:	2c06      	cmp	r4, #6
 8000f1c:	d1f7      	bne.n	8000f0e <FAC_none_mix_update+0x12>
//	int16_t ch3 = FAC_std_receiver_GET_channel(3);	// servo
//	int16_t ch4 = FAC_std_receiver_GET_channel(4);	// servo
//	int16_t ch5 = FAC_std_receiver_GET_channel(5);	// motor double direction

	/* center the value for motors */
	channels[1] = (channels[1] - (RECEIVER_CHANNEL_RESOLUTION - 1) / 2) * 2;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	5ef0      	ldrsh	r0, [r6, r3]
	channels[2] = (channels[2] - (RECEIVER_CHANNEL_RESOLUTION - 1) / 2) * 2;
	channels[5] = (channels[5] - (RECEIVER_CHANNEL_RESOLUTION - 1) / 2) * 2;
	/* Apply deadzone */
	channels[1] = FAC_mix_calculate_dead_zone(channels[1], noneMix.dead_zone, -(RECEIVER_CHANNEL_RESOLUTION - 1), RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f22:	4c33      	ldr	r4, [pc, #204]	@ (8000ff0 <FAC_none_mix_update+0xf4>)
	channels[1] = (channels[1] - (RECEIVER_CHANNEL_RESOLUTION - 1) / 2) * 2;
 8000f24:	38f4      	subs	r0, #244	@ 0xf4
 8000f26:	38ff      	subs	r0, #255	@ 0xff
 8000f28:	0040      	lsls	r0, r0, #1
	channels[2] = (channels[2] - (RECEIVER_CHANNEL_RESOLUTION - 1) / 2) * 2;
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	5ef7      	ldrsh	r7, [r6, r3]
	channels[5] = (channels[5] - (RECEIVER_CHANNEL_RESOLUTION - 1) / 2) * 2;
 8000f2e:	230a      	movs	r3, #10
 8000f30:	5ef5      	ldrsh	r5, [r6, r3]
	channels[1] = FAC_mix_calculate_dead_zone(channels[1], noneMix.dead_zone, -(RECEIVER_CHANNEL_RESOLUTION - 1), RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f32:	7961      	ldrb	r1, [r4, #5]
 8000f34:	4b2f      	ldr	r3, [pc, #188]	@ (8000ff4 <FAC_none_mix_update+0xf8>)
 8000f36:	4a30      	ldr	r2, [pc, #192]	@ (8000ff8 <FAC_none_mix_update+0xfc>)
 8000f38:	b200      	sxth	r0, r0
 8000f3a:	f7ff ff91 	bl	8000e60 <FAC_mix_calculate_dead_zone>
	channels[2] = (channels[2] - (RECEIVER_CHANNEL_RESOLUTION - 1) / 2) * 2;
 8000f3e:	3ff4      	subs	r7, #244	@ 0xf4
 8000f40:	3fff      	subs	r7, #255	@ 0xff
 8000f42:	007f      	lsls	r7, r7, #1
 8000f44:	b23f      	sxth	r7, r7
	channels[1] = FAC_mix_calculate_dead_zone(channels[1], noneMix.dead_zone, -(RECEIVER_CHANNEL_RESOLUTION - 1), RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f46:	4681      	mov	r9, r0
	channels[2] = FAC_mix_calculate_dead_zone(channels[2], noneMix.dead_zone, -(RECEIVER_CHANNEL_RESOLUTION - 1), RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f48:	7961      	ldrb	r1, [r4, #5]
 8000f4a:	0038      	movs	r0, r7
 8000f4c:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <FAC_none_mix_update+0xf8>)
 8000f4e:	4a2a      	ldr	r2, [pc, #168]	@ (8000ff8 <FAC_none_mix_update+0xfc>)
 8000f50:	f7ff ff86 	bl	8000e60 <FAC_mix_calculate_dead_zone>
	channels[5] = (channels[5] - (RECEIVER_CHANNEL_RESOLUTION - 1) / 2) * 2;
 8000f54:	3df4      	subs	r5, #244	@ 0xf4
 8000f56:	3dff      	subs	r5, #255	@ 0xff
 8000f58:	006d      	lsls	r5, r5, #1
 8000f5a:	b22d      	sxth	r5, r5
	channels[2] = FAC_mix_calculate_dead_zone(channels[2], noneMix.dead_zone, -(RECEIVER_CHANNEL_RESOLUTION - 1), RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f5c:	4682      	mov	sl, r0
	channels[5] = FAC_mix_calculate_dead_zone(channels[5], noneMix.dead_zone, -(RECEIVER_CHANNEL_RESOLUTION - 1), RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f5e:	7961      	ldrb	r1, [r4, #5]
 8000f60:	4b24      	ldr	r3, [pc, #144]	@ (8000ff4 <FAC_none_mix_update+0xf8>)
 8000f62:	0028      	movs	r0, r5
 8000f64:	4a24      	ldr	r2, [pc, #144]	@ (8000ff8 <FAC_none_mix_update+0xfc>)
 8000f66:	f7ff ff7b 	bl	8000e60 <FAC_mix_calculate_dead_zone>

	channels[3] = FAC_mix_calculate_dead_zone(channels[3], noneMix.dead_zone, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f6a:	7961      	ldrb	r1, [r4, #5]
	channels[5] = FAC_mix_calculate_dead_zone(channels[5], noneMix.dead_zone, -(RECEIVER_CHANNEL_RESOLUTION - 1), RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f6c:	4680      	mov	r8, r0
	channels[3] = FAC_mix_calculate_dead_zone(channels[3], noneMix.dead_zone, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2306      	movs	r3, #6
 8000f72:	5ef0      	ldrsh	r0, [r6, r3]
 8000f74:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff4 <FAC_none_mix_update+0xf8>)
 8000f76:	f7ff ff73 	bl	8000e60 <FAC_mix_calculate_dead_zone>
	channels[4] = FAC_mix_calculate_dead_zone(channels[4], noneMix.dead_zone, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f7a:	7961      	ldrb	r1, [r4, #5]
	channels[3] = FAC_mix_calculate_dead_zone(channels[3], noneMix.dead_zone, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f7c:	0007      	movs	r7, r0
	channels[4] = FAC_mix_calculate_dead_zone(channels[4], noneMix.dead_zone, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2308      	movs	r3, #8
 8000f82:	5ef0      	ldrsh	r0, [r6, r3]
 8000f84:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff4 <FAC_none_mix_update+0xf8>)
 8000f86:	f7ff ff6b 	bl	8000e60 <FAC_mix_calculate_dead_zone>
					m3dir = BACKWARD;
				break;
		}
	}
	/* Apply value to motors and servos */
	FAC_motor_set_speed_direction(noneMix.channel1_motor_number, m1dir, abs(channels[1]));
 8000f8a:	464a      	mov	r2, r9
 8000f8c:	17d3      	asrs	r3, r2, #31
 8000f8e:	18d2      	adds	r2, r2, r3
 8000f90:	405a      	eors	r2, r3
				if (channels[i] > 0)
 8000f92:	464b      	mov	r3, r9
 8000f94:	17d9      	asrs	r1, r3, #31
 8000f96:	1ac9      	subs	r1, r1, r3
	channels[4] = FAC_mix_calculate_dead_zone(channels[4], noneMix.dead_zone, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8000f98:	0005      	movs	r5, r0
	FAC_motor_set_speed_direction(noneMix.channel1_motor_number, m1dir, abs(channels[1]));
 8000f9a:	b292      	uxth	r2, r2
 8000f9c:	7820      	ldrb	r0, [r4, #0]
 8000f9e:	0fc9      	lsrs	r1, r1, #31
 8000fa0:	f7ff fbe8 	bl	8000774 <FAC_motor_set_speed_direction>
	FAC_motor_set_speed_direction(noneMix.channel2_motor_number, m2dir, abs(channels[2]));
 8000fa4:	4652      	mov	r2, sl
 8000fa6:	17d3      	asrs	r3, r2, #31
 8000fa8:	18d2      	adds	r2, r2, r3
 8000faa:	405a      	eors	r2, r3
				if (channels[i] > 0)
 8000fac:	4653      	mov	r3, sl
 8000fae:	17d9      	asrs	r1, r3, #31
 8000fb0:	1ac9      	subs	r1, r1, r3
	FAC_motor_set_speed_direction(noneMix.channel2_motor_number, m2dir, abs(channels[2]));
 8000fb2:	7860      	ldrb	r0, [r4, #1]
 8000fb4:	b292      	uxth	r2, r2
 8000fb6:	0fc9      	lsrs	r1, r1, #31
 8000fb8:	f7ff fbdc 	bl	8000774 <FAC_motor_set_speed_direction>
	FAC_motor_set_speed_direction(noneMix.channel5_motor_number, m3dir, abs(channels[5]));
 8000fbc:	4642      	mov	r2, r8
 8000fbe:	17d3      	asrs	r3, r2, #31
 8000fc0:	18d2      	adds	r2, r2, r3
 8000fc2:	405a      	eors	r2, r3
				if (channels[i] > 0)
 8000fc4:	4643      	mov	r3, r8
 8000fc6:	17d9      	asrs	r1, r3, #31
 8000fc8:	1ac9      	subs	r1, r1, r3
	FAC_motor_set_speed_direction(noneMix.channel5_motor_number, m3dir, abs(channels[5]));
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	7920      	ldrb	r0, [r4, #4]
 8000fce:	0fc9      	lsrs	r1, r1, #31
 8000fd0:	f7ff fbd0 	bl	8000774 <FAC_motor_set_speed_direction>

	FAC_servo_set_position(noneMix.channel3_servo_number, channels[3]);
 8000fd4:	78a0      	ldrb	r0, [r4, #2]
 8000fd6:	b2b9      	uxth	r1, r7
 8000fd8:	f7ff fe42 	bl	8000c60 <FAC_servo_set_position>
	FAC_servo_set_position(noneMix.channel4_servo_number, channels[4]);
 8000fdc:	78e0      	ldrb	r0, [r4, #3]
 8000fde:	b2a9      	uxth	r1, r5
 8000fe0:	f7ff fe3e 	bl	8000c60 <FAC_servo_set_position>
}
 8000fe4:	b004      	add	sp, #16
 8000fe6:	bce0      	pop	{r5, r6, r7}
 8000fe8:	46ba      	mov	sl, r7
 8000fea:	46b1      	mov	r9, r6
 8000fec:	46a8      	mov	r8, r5
 8000fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ff0:	20000298 	.word	0x20000298
 8000ff4:	000003e7 	.word	0x000003e7
 8000ff8:	fffffc19 	.word	0xfffffc19

08000ffc <FAC_none_mix_init>:
 */
void FAC_none_mix_init(uint8_t deadzone) {
	FAC_none_mix_SET_dead_zone(deadzone);
	noneMix.channel1_motor_number = 1;
	noneMix.channel2_motor_number = 2;
	noneMix.channel5_motor_number = 3;
 8000ffc:	2203      	movs	r2, #3
	noneMix.dead_zone = deadzone;
 8000ffe:	4b03      	ldr	r3, [pc, #12]	@ (800100c <FAC_none_mix_init+0x10>)
	noneMix.channel5_motor_number = 3;
 8001000:	711a      	strb	r2, [r3, #4]
	noneMix.channel1_motor_number = 1;
 8001002:	4a03      	ldr	r2, [pc, #12]	@ (8001010 <FAC_none_mix_init+0x14>)
	noneMix.dead_zone = deadzone;
 8001004:	7158      	strb	r0, [r3, #5]
	noneMix.channel1_motor_number = 1;
 8001006:	601a      	str	r2, [r3, #0]

	noneMix.channel3_servo_number = 1;
	noneMix.channel4_servo_number = 2;

}
 8001008:	4770      	bx	lr
 800100a:	46c0      	nop			@ (mov r8, r8)
 800100c:	20000298 	.word	0x20000298
 8001010:	02010201 	.word	0x02010201

08001014 <FAC_tank_mix_init>:
/**
 * @biref		Initialize all the Tankmix object and settings
 * @IMPORTANT	!! MUST BE CALLED IF NEW SETTINGS ARE LOADED !!
 * @param1		Deadzone for commands (th, st), expressed in percentage.
 */
void FAC_tank_mix_init(uint8_t mixChannel1Trhottle, int8_t mixChannel2Steering, uint8_t leftMotorNumber, uint8_t rightMotorNumber, uint8_t thReverse, uint8_t stReverse, uint8_t deadzone) {
 8001014:	b5f0      	push	{r4, r5, r6, r7, lr}
	tankmix.throttle_channel = mixChannel1Trhottle;
 8001016:	b2c9      	uxtb	r1, r1
void FAC_tank_mix_init(uint8_t mixChannel1Trhottle, int8_t mixChannel2Steering, uint8_t leftMotorNumber, uint8_t rightMotorNumber, uint8_t thReverse, uint8_t stReverse, uint8_t deadzone) {
 8001018:	ac05      	add	r4, sp, #20
 800101a:	7827      	ldrb	r7, [r4, #0]
	tankmix.throttle_channel = mixChannel1Trhottle;
 800101c:	0209      	lsls	r1, r1, #8
void FAC_tank_mix_init(uint8_t mixChannel1Trhottle, int8_t mixChannel2Steering, uint8_t leftMotorNumber, uint8_t rightMotorNumber, uint8_t thReverse, uint8_t stReverse, uint8_t deadzone) {
 800101e:	ac06      	add	r4, sp, #24
 8001020:	7826      	ldrb	r6, [r4, #0]
	tankmix.throttle_channel = mixChannel1Trhottle;
 8001022:	0412      	lsls	r2, r2, #16
void FAC_tank_mix_init(uint8_t mixChannel1Trhottle, int8_t mixChannel2Steering, uint8_t leftMotorNumber, uint8_t rightMotorNumber, uint8_t thReverse, uint8_t stReverse, uint8_t deadzone) {
 8001024:	ac07      	add	r4, sp, #28
	tankmix.throttle_channel = mixChannel1Trhottle;
 8001026:	4308      	orrs	r0, r1
void FAC_tank_mix_init(uint8_t mixChannel1Trhottle, int8_t mixChannel2Steering, uint8_t leftMotorNumber, uint8_t rightMotorNumber, uint8_t thReverse, uint8_t stReverse, uint8_t deadzone) {
 8001028:	7825      	ldrb	r5, [r4, #0]
	tankmix.throttle_channel = mixChannel1Trhottle;
 800102a:	061b      	lsls	r3, r3, #24
	tankmix.steering_channel = mixChannel2Steering;
	tankmix.throttle_reversed = thReverse;
 800102c:	4c03      	ldr	r4, [pc, #12]	@ (800103c <FAC_tank_mix_init+0x28>)
	tankmix.throttle_channel = mixChannel1Trhottle;
 800102e:	4310      	orrs	r0, r2
 8001030:	4318      	orrs	r0, r3
	tankmix.throttle_reversed = thReverse;
 8001032:	7127      	strb	r7, [r4, #4]
	tankmix.steering_reversed = stReverse;
 8001034:	7166      	strb	r6, [r4, #5]

	tankmix.left_motor = leftMotorNumber;
	tankmix.right_motor = rightMotorNumber;

	tankmix.dead_zone_th_st = deadzone;
 8001036:	7325      	strb	r5, [r4, #12]
	tankmix.throttle_channel = mixChannel1Trhottle;
 8001038:	6020      	str	r0, [r4, #0]
}
 800103a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800103c:	200002a0 	.word	0x200002a0

08001040 <initDMApwm>:
}

void initDMApwm() {
	// set the frequency
	htim1.Init.Period = TIMER_FREQ - 1;
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 8001040:	2217      	movs	r2, #23
void initDMApwm() {
 8001042:	b570      	push	{r4, r5, r6, lr}
	htim1.Init.Period = TIMER_FREQ - 1;
 8001044:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <initDMApwm+0x40>)
 8001046:	4c0f      	ldr	r4, [pc, #60]	@ (8001084 <initDMApwm+0x44>)
 8001048:	60e3      	str	r3, [r4, #12]
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 800104a:	6823      	ldr	r3, [r4, #0]
//	htim2.Init.Period = TIMER_FREQ - 1;
//	htim2.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
	// start timers
	HAL_TIM_Base_Start(&htim1);
 800104c:	0020      	movs	r0, r4
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 800104e:	62da      	str	r2, [r3, #44]	@ 0x2c
	HAL_TIM_Base_Start(&htim1);
 8001050:	f003 f9e0 	bl	8004414 <HAL_TIM_Base_Start>
//	HAL_TIM_Base_Start(&htim2);

	// configure DMAs
	HAL_DMA_Start(&hdma_tim1_up, (uint32_t) &(dataA[0]), (uint32_t) &(GPIOA->BSRR), sizeof(dataA) / sizeof(dataA[0]));
 8001054:	23fa      	movs	r3, #250	@ 0xfa
 8001056:	4d0c      	ldr	r5, [pc, #48]	@ (8001088 <initDMApwm+0x48>)
 8001058:	4a0c      	ldr	r2, [pc, #48]	@ (800108c <initDMApwm+0x4c>)
 800105a:	0029      	movs	r1, r5
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	480c      	ldr	r0, [pc, #48]	@ (8001090 <initDMApwm+0x50>)
 8001060:	f001 f864 	bl	800212c <HAL_DMA_Start>
//	HAL_DMA_Start(&hdma_tim2_up, (uint32_t) &(dataB[0]), (uint32_t) &(GPIOB->BSRR), sizeof(dataB) / sizeof(dataB[0]));

	// starts DMAs
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8001064:	2380      	movs	r3, #128	@ 0x80
 8001066:	6822      	ldr	r2, [r4, #0]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	68d1      	ldr	r1, [r2, #12]
		softpwmbuffer[i] = 0;
 800106c:	0028      	movs	r0, r5
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 800106e:	430b      	orrs	r3, r1
 8001070:	60d3      	str	r3, [r2, #12]
		softpwmbuffer[i] = 0;
 8001072:	22fa      	movs	r2, #250	@ 0xfa
 8001074:	2100      	movs	r1, #0
 8001076:	0112      	lsls	r2, r2, #4
 8001078:	f005 fdc8 	bl	8006c0c <memset>
//	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);

	// set the PWMs to 0
	zeroSoftPWM(dataA);
//	zeroSoftPWM(dataB);
}
 800107c:	bd70      	pop	{r4, r5, r6, pc}
 800107e:	46c0      	nop			@ (mov r8, r8)
 8001080:	02dc6bff 	.word	0x02dc6bff
 8001084:	20001470 	.word	0x20001470
 8001088:	200002b0 	.word	0x200002b0
 800108c:	48000018 	.word	0x48000018
 8001090:	2000139c 	.word	0x2000139c

08001094 <setDMApwmDuty>:

uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 8001094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001096:	46c6      	mov	lr, r8
	uint8_t r = 0;
	if (port == GPIOA) {
 8001098:	2490      	movs	r4, #144	@ 0x90
	uint8_t r = 0;
 800109a:	2300      	movs	r3, #0
uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 800109c:	b500      	push	{lr}
	if (port == GPIOA) {
 800109e:	05e4      	lsls	r4, r4, #23
 80010a0:	42a0      	cmp	r0, r4
 80010a2:	d003      	beq.n	80010ac <setDMApwmDuty+0x18>
//	if (port == GPIOB) {
//		setSoftPWM(pin, duty, (uint32_t*) &dataB);
//		r = 1;
//	}
	return r;	// 1 = ok, 0 = no compatible port found
}
 80010a4:	0018      	movs	r0, r3
 80010a6:	bc80      	pop	{r7}
 80010a8:	46b8      	mov	r8, r7
 80010aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 80010ac:	040e      	lsls	r6, r1, #16
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 80010ae:	43f3      	mvns	r3, r6
 80010b0:	469c      	mov	ip, r3
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 80010b2:	43cb      	mvns	r3, r1
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 80010b4:	25fa      	movs	r5, #250	@ 0xfa
 80010b6:	2000      	movs	r0, #0
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 80010b8:	4698      	mov	r8, r3
 80010ba:	4c0b      	ldr	r4, [pc, #44]	@ (80010e8 <setDMApwmDuty+0x54>)
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 80010bc:	00ad      	lsls	r5, r5, #2
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 80010be:	6823      	ldr	r3, [r4, #0]
		if (i < duty) { //set pin
 80010c0:	4282      	cmp	r2, r0
 80010c2:	d908      	bls.n	80010d6 <setDMApwmDuty+0x42>
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 80010c4:	4667      	mov	r7, ip
 80010c6:	403b      	ands	r3, r7
			softpwmbuffer[i] |= (uint32_t) pin;
 80010c8:	430b      	orrs	r3, r1
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 80010ca:	3001      	adds	r0, #1
			softpwmbuffer[i] |= (uint32_t) pin;
 80010cc:	c408      	stmia	r4!, {r3}
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 80010ce:	42a8      	cmp	r0, r5
 80010d0:	d1f5      	bne.n	80010be <setDMApwmDuty+0x2a>
		r = 1;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e7e6      	b.n	80010a4 <setDMApwmDuty+0x10>
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 80010d6:	4647      	mov	r7, r8
 80010d8:	403b      	ands	r3, r7
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 80010da:	4333      	orrs	r3, r6
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 80010dc:	3001      	adds	r0, #1
			softpwmbuffer[i] |= (uint32_t) pin;
 80010de:	c408      	stmia	r4!, {r3}
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 80010e0:	42a8      	cmp	r0, r5
 80010e2:	d1ec      	bne.n	80010be <setDMApwmDuty+0x2a>
		r = 1;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e7dd      	b.n	80010a4 <setDMApwmDuty+0x10>
 80010e8:	200002b0 	.word	0x200002b0

080010ec <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80010ec:	b510      	push	{r4, lr}
 80010ee:	b084      	sub	sp, #16

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010f0:	220c      	movs	r2, #12
 80010f2:	2100      	movs	r1, #0
 80010f4:	a801      	add	r0, sp, #4
 80010f6:	f005 fd89 	bl	8006c0c <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010fa:	2108      	movs	r1, #8
  hadc.Instance = ADC1;
 80010fc:	4c1c      	ldr	r4, [pc, #112]	@ (8001170 <MX_ADC_Init+0x84>)
 80010fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001174 <MX_ADC_Init+0x88>)
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001100:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001102:	2180      	movs	r1, #128	@ 0x80
 8001104:	0249      	lsls	r1, r1, #9
  hadc.Instance = ADC1;
 8001106:	6023      	str	r3, [r4, #0]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001108:	61a1      	str	r1, [r4, #24]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800110a:	2300      	movs	r3, #0
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800110c:	21c2      	movs	r1, #194	@ 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800110e:	2201      	movs	r2, #1
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001110:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001112:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001114:	60e3      	str	r3, [r4, #12]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001116:	31ff      	adds	r1, #255	@ 0xff
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001118:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800111a:	0020      	movs	r0, r4
  hadc.Init.DMAContinuousRequests = ENABLE;
 800111c:	3324      	adds	r3, #36	@ 0x24
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800111e:	6122      	str	r2, [r4, #16]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001120:	61e1      	str	r1, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8001122:	54e2      	strb	r2, [r4, r3]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001124:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001126:	f000 fd51 	bl	8001bcc <HAL_ADC_Init>
 800112a:	2800      	cmp	r0, #0
 800112c:	d116      	bne.n	800115c <MX_ADC_Init+0x70>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800112e:	2300      	movs	r3, #0
 8001130:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001132:	2380      	movs	r3, #128	@ 0x80
 8001134:	015b      	lsls	r3, r3, #5
 8001136:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001138:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800113a:	0020      	movs	r0, r4
 800113c:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800113e:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001140:	f000 fe84 	bl	8001e4c <HAL_ADC_ConfigChannel>
 8001144:	2800      	cmp	r0, #0
 8001146:	d10f      	bne.n	8001168 <MX_ADC_Init+0x7c>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001148:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800114a:	0020      	movs	r0, r4
 800114c:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_1;
 800114e:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001150:	f000 fe7c 	bl	8001e4c <HAL_ADC_ConfigChannel>
 8001154:	2800      	cmp	r0, #0
 8001156:	d104      	bne.n	8001162 <MX_ADC_Init+0x76>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001158:	b004      	add	sp, #16
 800115a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800115c:	f000 f9f6 	bl	800154c <Error_Handler>
 8001160:	e7e5      	b.n	800112e <MX_ADC_Init+0x42>
    Error_Handler();
 8001162:	f000 f9f3 	bl	800154c <Error_Handler>
}
 8001166:	e7f7      	b.n	8001158 <MX_ADC_Init+0x6c>
    Error_Handler();
 8001168:	f000 f9f0 	bl	800154c <Error_Handler>
 800116c:	e7ec      	b.n	8001148 <MX_ADC_Init+0x5c>
 800116e:	46c0      	nop			@ (mov r8, r8)
 8001170:	20001294 	.word	0x20001294
 8001174:	40012400 	.word	0x40012400

08001178 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001178:	b530      	push	{r4, r5, lr}
 800117a:	0004      	movs	r4, r0
 800117c:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117e:	2214      	movs	r2, #20
 8001180:	2100      	movs	r1, #0
 8001182:	a802      	add	r0, sp, #8
 8001184:	f005 fd42 	bl	8006c0c <memset>
  if(adcHandle->Instance==ADC1)
 8001188:	4b1e      	ldr	r3, [pc, #120]	@ (8001204 <HAL_ADC_MspInit+0x8c>)
 800118a:	6822      	ldr	r2, [r4, #0]
 800118c:	429a      	cmp	r2, r3
 800118e:	d001      	beq.n	8001194 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001190:	b009      	add	sp, #36	@ 0x24
 8001192:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001194:	2180      	movs	r1, #128	@ 0x80
 8001196:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <HAL_ADC_MspInit+0x90>)
 8001198:	0089      	lsls	r1, r1, #2
 800119a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119c:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 800119e:	430a      	orrs	r2, r1
 80011a0:	619a      	str	r2, [r3, #24]
 80011a2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a4:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011a6:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a8:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80011aa:	9200      	str	r2, [sp, #0]
 80011ac:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	695a      	ldr	r2, [r3, #20]
 80011b0:	0289      	lsls	r1, r1, #10
 80011b2:	430a      	orrs	r2, r1
 80011b4:	615a      	str	r2, [r3, #20]
 80011b6:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 80011b8:	2203      	movs	r2, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ba:	400b      	ands	r3, r1
 80011bc:	9301      	str	r3, [sp, #4]
 80011be:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 80011c0:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c2:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 80011c4:	9202      	str	r2, [sp, #8]
 80011c6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c8:	f001 f868 	bl	800229c <HAL_GPIO_Init>
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80011cc:	2280      	movs	r2, #128	@ 0x80
    hdma_adc.Instance = DMA1_Channel1;
 80011ce:	4d0f      	ldr	r5, [pc, #60]	@ (800120c <HAL_ADC_MspInit+0x94>)
 80011d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001210 <HAL_ADC_MspInit+0x98>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80011d2:	60ea      	str	r2, [r5, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011d4:	3280      	adds	r2, #128	@ 0x80
 80011d6:	612a      	str	r2, [r5, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011d8:	2280      	movs	r2, #128	@ 0x80
 80011da:	00d2      	lsls	r2, r2, #3
    hdma_adc.Instance = DMA1_Channel1;
 80011dc:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011de:	616a      	str	r2, [r5, #20]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011e0:	2300      	movs	r3, #0
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80011e2:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80011e4:	0028      	movs	r0, r5
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011e6:	606b      	str	r3, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80011e8:	60ab      	str	r3, [r5, #8]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80011ea:	61aa      	str	r2, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80011ec:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80011ee:	f000 ff69 	bl	80020c4 <HAL_DMA_Init>
 80011f2:	2800      	cmp	r0, #0
 80011f4:	d102      	bne.n	80011fc <HAL_ADC_MspInit+0x84>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 80011f6:	6325      	str	r5, [r4, #48]	@ 0x30
 80011f8:	626c      	str	r4, [r5, #36]	@ 0x24
}
 80011fa:	e7c9      	b.n	8001190 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 80011fc:	f000 f9a6 	bl	800154c <Error_Handler>
 8001200:	e7f9      	b.n	80011f6 <HAL_ADC_MspInit+0x7e>
 8001202:	46c0      	nop			@ (mov r8, r8)
 8001204:	40012400 	.word	0x40012400
 8001208:	40021000 	.word	0x40021000
 800120c:	20001250 	.word	0x20001250
 8001210:	40020008 	.word	0x40020008

08001214 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001214:	2301      	movs	r3, #1
{
 8001216:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001218:	4a0d      	ldr	r2, [pc, #52]	@ (8001250 <MX_DMA_Init+0x3c>)
{
 800121a:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 800121c:	6951      	ldr	r1, [r2, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800121e:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001220:	4319      	orrs	r1, r3
 8001222:	6151      	str	r1, [r2, #20]
 8001224:	6952      	ldr	r2, [r2, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001226:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001228:	4013      	ands	r3, r2
 800122a:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800122c:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800122e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001230:	f000 fef8 	bl	8002024 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001234:	2009      	movs	r0, #9
 8001236:	f000 ff1f 	bl	8002078 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 800123a:	2200      	movs	r2, #0
 800123c:	2100      	movs	r1, #0
 800123e:	200b      	movs	r0, #11
 8001240:	f000 fef0 	bl	8002024 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8001244:	200b      	movs	r0, #11
 8001246:	f000 ff17 	bl	8002078 <HAL_NVIC_EnableIRQ>

}
 800124a:	b003      	add	sp, #12
 800124c:	bd00      	pop	{pc}
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	40021000 	.word	0x40021000

08001254 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001256:	46c6      	mov	lr, r8
 8001258:	b500      	push	{lr}
 800125a:	b08a      	sub	sp, #40	@ 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125c:	2214      	movs	r2, #20
 800125e:	2100      	movs	r1, #0
 8001260:	a804      	add	r0, sp, #16
 8001262:	f005 fcd3 	bl	8006c0c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001266:	2180      	movs	r1, #128	@ 0x80
 8001268:	4b3d      	ldr	r3, [pc, #244]	@ (8001360 <MX_GPIO_Init+0x10c>)
 800126a:	0309      	lsls	r1, r1, #12
 800126c:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800126e:	2480      	movs	r4, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001270:	430a      	orrs	r2, r1
 8001272:	615a      	str	r2, [r3, #20]
 8001274:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8001276:	27fe      	movs	r7, #254	@ 0xfe
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001278:	400a      	ands	r2, r1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800127a:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800127c:	9200      	str	r2, [sp, #0]
 800127e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001280:	695a      	ldr	r2, [r3, #20]
 8001282:	03c9      	lsls	r1, r1, #15
 8001284:	430a      	orrs	r2, r1
 8001286:	615a      	str	r2, [r3, #20]
 8001288:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 800128a:	2590      	movs	r5, #144	@ 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800128c:	400a      	ands	r2, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001290:	9201      	str	r2, [sp, #4]
 8001292:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001294:	695a      	ldr	r2, [r3, #20]
 8001296:	0289      	lsls	r1, r1, #10
 8001298:	430a      	orrs	r2, r1
 800129a:	615a      	str	r2, [r3, #20]
 800129c:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800129e:	01e4      	lsls	r4, r4, #7
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a0:	400a      	ands	r2, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a2:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a4:	9202      	str	r2, [sp, #8]
 80012a6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a8:	695a      	ldr	r2, [r3, #20]
 80012aa:	02c9      	lsls	r1, r1, #11
 80012ac:	430a      	orrs	r2, r1
 80012ae:	615a      	str	r2, [r3, #20]
 80012b0:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 80012b2:	05ed      	lsls	r5, r5, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b4:	400b      	ands	r3, r1
 80012b6:	9303      	str	r3, [sp, #12]
 80012b8:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80012ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001364 <MX_GPIO_Init+0x110>)
 80012bc:	0021      	movs	r1, r4
 80012be:	0018      	movs	r0, r3
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 80012c0:	007f      	lsls	r7, r7, #1
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80012c2:	2200      	movs	r2, #0
 80012c4:	4698      	mov	r8, r3
 80012c6:	f001 f9c9 	bl	800265c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 80012ca:	2200      	movs	r2, #0
 80012cc:	0039      	movs	r1, r7
 80012ce:	0028      	movs	r0, r5
 80012d0:	f001 f9c4 	bl	800265c <HAL_GPIO_WritePin>
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d4:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = LED_Pin;
 80012d6:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012da:	4640      	mov	r0, r8
 80012dc:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012de:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012e4:	f000 ffda 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGITAL_AUX1_Pin DIGITAL_AUX2_Pin */
  GPIO_InitStruct.Pin = DIGITAL_AUX1_Pin|DIGITAL_AUX2_Pin;
 80012e8:	2388      	movs	r3, #136	@ 0x88
 80012ea:	2203      	movs	r2, #3
 80012ec:	035b      	lsls	r3, r3, #13
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012ee:	a904      	add	r1, sp, #16
 80012f0:	481d      	ldr	r0, [pc, #116]	@ (8001368 <MX_GPIO_Init+0x114>)
  GPIO_InitStruct.Pin = DIGITAL_AUX1_Pin|DIGITAL_AUX2_Pin;
 80012f2:	9204      	str	r2, [sp, #16]
 80012f4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f6:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012f8:	f000 ffd0 	bl	800229c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fc:	0028      	movs	r0, r5
 80012fe:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8001300:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001302:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001308:	f000 ffc8 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : CH4_Pin */
  GPIO_InitStruct.Pin = CH4_Pin;
 800130c:	2280      	movs	r2, #128	@ 0x80
 800130e:	23c4      	movs	r3, #196	@ 0xc4
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8001310:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = CH4_Pin;
 8001312:	0212      	lsls	r2, r2, #8
 8001314:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8001316:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = CH4_Pin;
 8001318:	9204      	str	r2, [sp, #16]
 800131a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 800131e:	f000 ffbd 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : CH3_Pin CH2_Pin CH1_Pin */
  GPIO_InitStruct.Pin = CH3_Pin|CH2_Pin|CH1_Pin;
 8001322:	23c4      	movs	r3, #196	@ 0xc4
 8001324:	2238      	movs	r2, #56	@ 0x38
 8001326:	039b      	lsls	r3, r3, #14
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001328:	a904      	add	r1, sp, #16
 800132a:	4810      	ldr	r0, [pc, #64]	@ (800136c <MX_GPIO_Init+0x118>)
  GPIO_InitStruct.Pin = CH3_Pin|CH2_Pin|CH1_Pin;
 800132c:	9204      	str	r2, [sp, #16]
 800132e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001332:	f000 ffb3 	bl	800229c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8001336:	2200      	movs	r2, #0
 8001338:	2100      	movs	r1, #0
 800133a:	2006      	movs	r0, #6
 800133c:	f000 fe72 	bl	8002024 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8001340:	2006      	movs	r0, #6
 8001342:	f000 fe99 	bl	8002078 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001346:	2200      	movs	r2, #0
 8001348:	2100      	movs	r1, #0
 800134a:	2007      	movs	r0, #7
 800134c:	f000 fe6a 	bl	8002024 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001350:	2007      	movs	r0, #7
 8001352:	f000 fe91 	bl	8002078 <HAL_NVIC_EnableIRQ>

}
 8001356:	b00a      	add	sp, #40	@ 0x28
 8001358:	bc80      	pop	{r7}
 800135a:	46b8      	mov	r8, r7
 800135c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800135e:	46c0      	nop			@ (mov r8, r8)
 8001360:	40021000 	.word	0x40021000
 8001364:	48000800 	.word	0x48000800
 8001368:	48001400 	.word	0x48001400
 800136c:	48000400 	.word	0x48000400

08001370 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001370:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001372:	4b19      	ldr	r3, [pc, #100]	@ (80013d8 <MX_I2C1_Init+0x68>)
 8001374:	4c19      	ldr	r4, [pc, #100]	@ (80013dc <MX_I2C1_Init+0x6c>)
  hi2c1.Init.Timing = 0x00201D2B;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001376:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 8001378:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 800137a:	4b19      	ldr	r3, [pc, #100]	@ (80013e0 <MX_I2C1_Init+0x70>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800137c:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x00201D2B;
 800137e:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001380:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001382:	60e2      	str	r2, [r4, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8001384:	60a3      	str	r3, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001386:	6123      	str	r3, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001388:	6163      	str	r3, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800138a:	61a3      	str	r3, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800138c:	61e3      	str	r3, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800138e:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001390:	f001 f97e 	bl	8002690 <HAL_I2C_Init>
 8001394:	2800      	cmp	r0, #0
 8001396:	d10c      	bne.n	80013b2 <MX_I2C1_Init+0x42>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001398:	2100      	movs	r1, #0
 800139a:	0020      	movs	r0, r4
 800139c:	f001 f9d8 	bl	8002750 <HAL_I2CEx_ConfigAnalogFilter>
 80013a0:	2800      	cmp	r0, #0
 80013a2:	d10e      	bne.n	80013c2 <MX_I2C1_Init+0x52>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013a4:	2100      	movs	r1, #0
 80013a6:	0020      	movs	r0, r4
 80013a8:	f001 f9f8 	bl	800279c <HAL_I2CEx_ConfigDigitalFilter>
 80013ac:	2800      	cmp	r0, #0
 80013ae:	d110      	bne.n	80013d2 <MX_I2C1_Init+0x62>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013b0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80013b2:	f000 f8cb 	bl	800154c <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013b6:	2100      	movs	r1, #0
 80013b8:	0020      	movs	r0, r4
 80013ba:	f001 f9c9 	bl	8002750 <HAL_I2CEx_ConfigAnalogFilter>
 80013be:	2800      	cmp	r0, #0
 80013c0:	d0f0      	beq.n	80013a4 <MX_I2C1_Init+0x34>
    Error_Handler();
 80013c2:	f000 f8c3 	bl	800154c <Error_Handler>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013c6:	2100      	movs	r1, #0
 80013c8:	0020      	movs	r0, r4
 80013ca:	f001 f9e7 	bl	800279c <HAL_I2CEx_ConfigDigitalFilter>
 80013ce:	2800      	cmp	r0, #0
 80013d0:	d0ee      	beq.n	80013b0 <MX_I2C1_Init+0x40>
    Error_Handler();
 80013d2:	f000 f8bb 	bl	800154c <Error_Handler>
}
 80013d6:	e7eb      	b.n	80013b0 <MX_I2C1_Init+0x40>
 80013d8:	40005400 	.word	0x40005400
 80013dc:	200012d4 	.word	0x200012d4
 80013e0:	00201d2b 	.word	0x00201d2b

080013e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013e4:	b510      	push	{r4, lr}
 80013e6:	0004      	movs	r4, r0
 80013e8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ea:	2214      	movs	r2, #20
 80013ec:	2100      	movs	r1, #0
 80013ee:	a802      	add	r0, sp, #8
 80013f0:	f005 fc0c 	bl	8006c0c <memset>
  if(i2cHandle->Instance==I2C1)
 80013f4:	4b13      	ldr	r3, [pc, #76]	@ (8001444 <HAL_I2C_MspInit+0x60>)
 80013f6:	6822      	ldr	r2, [r4, #0]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d001      	beq.n	8001400 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013fc:	b008      	add	sp, #32
 80013fe:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001400:	2280      	movs	r2, #128	@ 0x80
 8001402:	4c11      	ldr	r4, [pc, #68]	@ (8001448 <HAL_I2C_MspInit+0x64>)
 8001404:	02d2      	lsls	r2, r2, #11
 8001406:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001408:	4810      	ldr	r0, [pc, #64]	@ (800144c <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140a:	4313      	orrs	r3, r2
 800140c:	6163      	str	r3, [r4, #20]
 800140e:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001410:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001412:	4013      	ands	r3, r2
 8001414:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001416:	22c0      	movs	r2, #192	@ 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001418:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800141a:	2312      	movs	r3, #18
 800141c:	0092      	lsls	r2, r2, #2
 800141e:	9202      	str	r2, [sp, #8]
 8001420:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001422:	2303      	movs	r3, #3
 8001424:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001426:	3b02      	subs	r3, #2
 8001428:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142a:	f000 ff37 	bl	800229c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800142e:	2280      	movs	r2, #128	@ 0x80
 8001430:	69e3      	ldr	r3, [r4, #28]
 8001432:	0392      	lsls	r2, r2, #14
 8001434:	4313      	orrs	r3, r2
 8001436:	61e3      	str	r3, [r4, #28]
 8001438:	69e3      	ldr	r3, [r4, #28]
 800143a:	4013      	ands	r3, r2
 800143c:	9301      	str	r3, [sp, #4]
 800143e:	9b01      	ldr	r3, [sp, #4]
}
 8001440:	e7dc      	b.n	80013fc <HAL_I2C_MspInit+0x18>
 8001442:	46c0      	nop			@ (mov r8, r8)
 8001444:	40005400 	.word	0x40005400
 8001448:	40021000 	.word	0x40021000
 800144c:	48000400 	.word	0x48000400

08001450 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001450:	b510      	push	{r4, lr}
 8001452:	b098      	sub	sp, #96	@ 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001454:	2230      	movs	r2, #48	@ 0x30
 8001456:	2100      	movs	r1, #0
 8001458:	a80c      	add	r0, sp, #48	@ 0x30
 800145a:	f005 fbd7 	bl	8006c0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800145e:	2210      	movs	r2, #16
 8001460:	2100      	movs	r1, #0
 8001462:	4668      	mov	r0, sp
 8001464:	f005 fbd2 	bl	8006c0c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001468:	221c      	movs	r2, #28
 800146a:	2100      	movs	r1, #0
 800146c:	a804      	add	r0, sp, #16
 800146e:	f005 fbcd 	bl	8006c0c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8001472:	2332      	movs	r3, #50	@ 0x32
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001474:	2410      	movs	r4, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8001476:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001478:	a80b      	add	r0, sp, #44	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800147a:	3b31      	subs	r3, #49	@ 0x31
 800147c:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800147e:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001480:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001482:	940f      	str	r4, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8001484:	9411      	str	r4, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001486:	f002 f9db 	bl	8003840 <HAL_RCC_OscConfig>
 800148a:	2800      	cmp	r0, #0
 800148c:	d001      	beq.n	8001492 <SystemClock_Config+0x42>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800148e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001490:	e7fe      	b.n	8001490 <SystemClock_Config+0x40>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001492:	2207      	movs	r2, #7
 8001494:	2303      	movs	r3, #3
 8001496:	9200      	str	r2, [sp, #0]
 8001498:	9301      	str	r3, [sp, #4]
 800149a:	2200      	movs	r2, #0
 800149c:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800149e:	2101      	movs	r1, #1
 80014a0:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a2:	9202      	str	r2, [sp, #8]
 80014a4:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80014a6:	f002 fc81 	bl	8003dac <HAL_RCC_ClockConfig>
 80014aa:	2800      	cmp	r0, #0
 80014ac:	d001      	beq.n	80014b2 <SystemClock_Config+0x62>
 80014ae:	b672      	cpsid	i
	while (1) {
 80014b0:	e7fe      	b.n	80014b0 <SystemClock_Config+0x60>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 80014b2:	4b07      	ldr	r3, [pc, #28]	@ (80014d0 <SystemClock_Config+0x80>)
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80014b4:	9006      	str	r0, [sp, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80014b6:	9008      	str	r0, [sp, #32]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80014b8:	900a      	str	r0, [sp, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ba:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 80014bc:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014be:	f002 fd8d 	bl	8003fdc <HAL_RCCEx_PeriphCLKConfig>
 80014c2:	2800      	cmp	r0, #0
 80014c4:	d001      	beq.n	80014ca <SystemClock_Config+0x7a>
 80014c6:	b672      	cpsid	i
	while (1) {
 80014c8:	e7fe      	b.n	80014c8 <SystemClock_Config+0x78>
}
 80014ca:	b018      	add	sp, #96	@ 0x60
 80014cc:	bd10      	pop	{r4, pc}
 80014ce:	46c0      	nop			@ (mov r8, r8)
 80014d0:	00020021 	.word	0x00020021

080014d4 <main>:
{
 80014d4:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 80014d6:	f000 faeb 	bl	8001ab0 <HAL_Init>
  SystemClock_Config();
 80014da:	f7ff ffb9 	bl	8001450 <SystemClock_Config>
  MX_GPIO_Init();
 80014de:	f7ff feb9 	bl	8001254 <MX_GPIO_Init>
  MX_DMA_Init();
 80014e2:	f7ff fe97 	bl	8001214 <MX_DMA_Init>
  MX_ADC_Init();
 80014e6:	f7ff fe01 	bl	80010ec <MX_ADC_Init>
  MX_I2C1_Init();
 80014ea:	f7ff ff41 	bl	8001370 <MX_I2C1_Init>
  MX_SPI2_Init();
 80014ee:	f000 f82f 	bl	8001550 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80014f2:	f000 fa3d 	bl	8001970 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80014f6:	f000 f8d7 	bl	80016a8 <MX_TIM1_Init>
  MX_TIM3_Init();
 80014fa:	f000 f953 	bl	80017a4 <MX_TIM3_Init>
  MX_TIM2_Init();
 80014fe:	f000 f913 	bl	8001728 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8001502:	f005 f8b3 	bl	800666c <MX_USB_DEVICE_Init>
	FAC_app_init();
 8001506:	f7ff f903 	bl	8000710 <FAC_app_init>
 800150a:	4e0e      	ldr	r6, [pc, #56]	@ (8001544 <main+0x70>)
		FAC_app_main_loop();
 800150c:	f7ff f8f4 	bl	80006f8 <FAC_app_main_loop>
		for (int i = 0; i < 4; i++) {
 8001510:	0035      	movs	r5, r6
		FAC_app_main_loop();
 8001512:	2401      	movs	r4, #1
			chs[i] = FAC_std_receiver_GET_channel(i + 1);
 8001514:	b2e0      	uxtb	r0, r4
 8001516:	f7ff fc39 	bl	8000d8c <FAC_std_receiver_GET_channel>
		for (int i = 0; i < 4; i++) {
 800151a:	3401      	adds	r4, #1
			chs[i] = FAC_std_receiver_GET_channel(i + 1);
 800151c:	8028      	strh	r0, [r5, #0]
		for (int i = 0; i < 4; i++) {
 800151e:	3502      	adds	r5, #2
 8001520:	2c05      	cmp	r4, #5
 8001522:	d1f7      	bne.n	8001514 <main+0x40>
		FAC_servo_enable(1);
 8001524:	2001      	movs	r0, #1
 8001526:	f7ff fbdf 	bl	8000ce8 <FAC_servo_enable>
		FAC_servo_enable(2);
 800152a:	2002      	movs	r0, #2
 800152c:	f7ff fbdc 	bl	8000ce8 <FAC_servo_enable>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001530:	2180      	movs	r1, #128	@ 0x80
 8001532:	4805      	ldr	r0, [pc, #20]	@ (8001548 <main+0x74>)
 8001534:	01c9      	lsls	r1, r1, #7
 8001536:	f001 f897 	bl	8002668 <HAL_GPIO_TogglePin>
		HAL_Delay(50);
 800153a:	2032      	movs	r0, #50	@ 0x32
 800153c:	f000 fada 	bl	8001af4 <HAL_Delay>
	while (1) {
 8001540:	e7e4      	b.n	800150c <main+0x38>
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	20001328 	.word	0x20001328
 8001548:	48000800 	.word	0x48000800

0800154c <Error_Handler>:
 800154c:	b672      	cpsid	i
	while (1) {
 800154e:	e7fe      	b.n	800154e <Error_Handler+0x2>

08001550 <MX_SPI2_Init>:

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001550:	22c0      	movs	r2, #192	@ 0xc0
  hspi2.Instance = SPI2;
 8001552:	4811      	ldr	r0, [pc, #68]	@ (8001598 <MX_SPI2_Init+0x48>)
 8001554:	4b11      	ldr	r3, [pc, #68]	@ (800159c <MX_SPI2_Init+0x4c>)
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001556:	0092      	lsls	r2, r2, #2
{
 8001558:	b510      	push	{r4, lr}
  hspi2.Instance = SPI2;
 800155a:	6003      	str	r3, [r0, #0]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800155c:	60c2      	str	r2, [r0, #12]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800155e:	2382      	movs	r3, #130	@ 0x82
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001560:	2280      	movs	r2, #128	@ 0x80
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001562:	005b      	lsls	r3, r3, #1
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001564:	02d2      	lsls	r2, r2, #11
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001566:	6043      	str	r3, [r0, #4]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001568:	6182      	str	r2, [r0, #24]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800156a:	2300      	movs	r3, #0
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800156c:	2228      	movs	r2, #40	@ 0x28
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800156e:	6083      	str	r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001570:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001572:	6143      	str	r3, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001574:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001576:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001578:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800157a:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800157c:	3a21      	subs	r2, #33	@ 0x21
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800157e:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001580:	3308      	adds	r3, #8
  hspi2.Init.CRCPolynomial = 7;
 8001582:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001584:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001586:	f002 fddf 	bl	8004148 <HAL_SPI_Init>
 800158a:	2800      	cmp	r0, #0
 800158c:	d100      	bne.n	8001590 <MX_SPI2_Init+0x40>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800158e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001590:	f7ff ffdc 	bl	800154c <Error_Handler>
}
 8001594:	e7fb      	b.n	800158e <MX_SPI2_Init+0x3e>
 8001596:	46c0      	nop			@ (mov r8, r8)
 8001598:	20001338 	.word	0x20001338
 800159c:	40003800 	.word	0x40003800

080015a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015a0:	b510      	push	{r4, lr}
 80015a2:	0004      	movs	r4, r0
 80015a4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a6:	2214      	movs	r2, #20
 80015a8:	2100      	movs	r1, #0
 80015aa:	a802      	add	r0, sp, #8
 80015ac:	f005 fb2e 	bl	8006c0c <memset>
  if(spiHandle->Instance==SPI2)
 80015b0:	4b12      	ldr	r3, [pc, #72]	@ (80015fc <HAL_SPI_MspInit+0x5c>)
 80015b2:	6822      	ldr	r2, [r4, #0]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d001      	beq.n	80015bc <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80015b8:	b008      	add	sp, #32
 80015ba:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015bc:	2180      	movs	r1, #128	@ 0x80
 80015be:	4b10      	ldr	r3, [pc, #64]	@ (8001600 <HAL_SPI_MspInit+0x60>)
 80015c0:	01c9      	lsls	r1, r1, #7
 80015c2:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c4:	480f      	ldr	r0, [pc, #60]	@ (8001604 <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015c6:	430a      	orrs	r2, r1
 80015c8:	61da      	str	r2, [r3, #28]
 80015ca:	69da      	ldr	r2, [r3, #28]
 80015cc:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ce:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015d0:	9200      	str	r2, [sp, #0]
 80015d2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d4:	695a      	ldr	r2, [r3, #20]
 80015d6:	02c9      	lsls	r1, r1, #11
 80015d8:	430a      	orrs	r2, r1
 80015da:	615a      	str	r2, [r3, #20]
 80015dc:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80015de:	22f0      	movs	r2, #240	@ 0xf0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e0:	400b      	ands	r3, r1
 80015e2:	9301      	str	r3, [sp, #4]
 80015e4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80015e6:	2302      	movs	r3, #2
 80015e8:	0212      	lsls	r2, r2, #8
 80015ea:	9202      	str	r2, [sp, #8]
 80015ec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ee:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015f2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f4:	f000 fe52 	bl	800229c <HAL_GPIO_Init>
}
 80015f8:	e7de      	b.n	80015b8 <HAL_SPI_MspInit+0x18>
 80015fa:	46c0      	nop			@ (mov r8, r8)
 80015fc:	40003800 	.word	0x40003800
 8001600:	40021000 	.word	0x40021000
 8001604:	48000400 	.word	0x48000400

08001608 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001608:	2201      	movs	r2, #1
 800160a:	4b0a      	ldr	r3, [pc, #40]	@ (8001634 <HAL_MspInit+0x2c>)
{
 800160c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800160e:	6999      	ldr	r1, [r3, #24]
 8001610:	4311      	orrs	r1, r2
 8001612:	6199      	str	r1, [r3, #24]
 8001614:	6999      	ldr	r1, [r3, #24]
 8001616:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8001618:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161a:	9200      	str	r2, [sp, #0]
 800161c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800161e:	69da      	ldr	r2, [r3, #28]
 8001620:	0549      	lsls	r1, r1, #21
 8001622:	430a      	orrs	r2, r1
 8001624:	61da      	str	r2, [r3, #28]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	400b      	ands	r3, r1
 800162a:	9301      	str	r3, [sp, #4]
 800162c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800162e:	b002      	add	sp, #8
 8001630:	4770      	bx	lr
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	40021000 	.word	0x40021000

08001638 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001638:	e7fe      	b.n	8001638 <NMI_Handler>
 800163a:	46c0      	nop			@ (mov r8, r8)

0800163c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800163c:	e7fe      	b.n	800163c <HardFault_Handler>
 800163e:	46c0      	nop			@ (mov r8, r8)

08001640 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001640:	4770      	bx	lr
 8001642:	46c0      	nop			@ (mov r8, r8)

08001644 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001644:	4770      	bx	lr
 8001646:	46c0      	nop			@ (mov r8, r8)

08001648 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001648:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164a:	f000 fa41 	bl	8001ad0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164e:	bd10      	pop	{r4, pc}

08001650 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001650:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH3_Pin);
 8001652:	2008      	movs	r0, #8
 8001654:	f001 f810 	bl	8002678 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001658:	bd10      	pop	{r4, pc}
 800165a:	46c0      	nop			@ (mov r8, r8)

0800165c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800165c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH2_Pin);
 800165e:	2010      	movs	r0, #16
 8001660:	f001 f80a 	bl	8002678 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH1_Pin);
 8001664:	2020      	movs	r0, #32
 8001666:	f001 f807 	bl	8002678 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH4_Pin);
 800166a:	2080      	movs	r0, #128	@ 0x80
 800166c:	0200      	lsls	r0, r0, #8
 800166e:	f001 f803 	bl	8002678 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001672:	bd10      	pop	{r4, pc}

08001674 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001674:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001676:	4802      	ldr	r0, [pc, #8]	@ (8001680 <DMA1_Channel1_IRQHandler+0xc>)
 8001678:	f000 fdc2 	bl	8002200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800167c:	bd10      	pop	{r4, pc}
 800167e:	46c0      	nop			@ (mov r8, r8)
 8001680:	20001250 	.word	0x20001250

08001684 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8001684:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8001686:	4802      	ldr	r0, [pc, #8]	@ (8001690 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 8001688:	f000 fdba 	bl	8002200 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 800168c:	bd10      	pop	{r4, pc}
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	2000139c 	.word	0x2000139c

08001694 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8001694:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001696:	4802      	ldr	r0, [pc, #8]	@ (80016a0 <USB_IRQHandler+0xc>)
 8001698:	f001 f9d0 	bl	8002a3c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 800169c:	bd10      	pop	{r4, pc}
 800169e:	46c0      	nop			@ (mov r8, r8)
 80016a0:	2000242c 	.word	0x2000242c

080016a4 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80016a4:	4770      	bx	lr
 80016a6:	46c0      	nop			@ (mov r8, r8)

080016a8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80016a8:	b510      	push	{r4, lr}
 80016aa:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ac:	2210      	movs	r2, #16
 80016ae:	2100      	movs	r1, #0
 80016b0:	a802      	add	r0, sp, #8
 80016b2:	f005 faab 	bl	8006c0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b6:	2208      	movs	r2, #8
 80016b8:	2100      	movs	r1, #0
 80016ba:	4668      	mov	r0, sp
 80016bc:	f005 faa6 	bl	8006c0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016c0:	4c16      	ldr	r4, [pc, #88]	@ (800171c <MX_TIM1_Init+0x74>)
 80016c2:	4b17      	ldr	r3, [pc, #92]	@ (8001720 <MX_TIM1_Init+0x78>)
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
 80016c4:	4a17      	ldr	r2, [pc, #92]	@ (8001724 <MX_TIM1_Init+0x7c>)
  htim1.Instance = TIM1;
 80016c6:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 80016c8:	2300      	movs	r3, #0
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016ca:	0020      	movs	r0, r4
  htim1.Init.Prescaler = 0;
 80016cc:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ce:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 65535;
 80016d0:	60e2      	str	r2, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d2:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 80016d4:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d6:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016d8:	f002 fe14 	bl	8004304 <HAL_TIM_Base_Init>
 80016dc:	2800      	cmp	r0, #0
 80016de:	d114      	bne.n	800170a <MX_TIM1_Init+0x62>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e0:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016e2:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e4:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016e6:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e8:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016ea:	f003 f8ad 	bl	8004848 <HAL_TIM_ConfigClockSource>
 80016ee:	2800      	cmp	r0, #0
 80016f0:	d111      	bne.n	8001716 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016f2:	2220      	movs	r2, #32
 80016f4:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016f6:	4669      	mov	r1, sp
 80016f8:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016fa:	9200      	str	r2, [sp, #0]
 80016fc:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016fe:	f003 f953 	bl	80049a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001702:	2800      	cmp	r0, #0
 8001704:	d104      	bne.n	8001710 <MX_TIM1_Init+0x68>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001706:	b006      	add	sp, #24
 8001708:	bd10      	pop	{r4, pc}
    Error_Handler();
 800170a:	f7ff ff1f 	bl	800154c <Error_Handler>
 800170e:	e7e7      	b.n	80016e0 <MX_TIM1_Init+0x38>
    Error_Handler();
 8001710:	f7ff ff1c 	bl	800154c <Error_Handler>
}
 8001714:	e7f7      	b.n	8001706 <MX_TIM1_Init+0x5e>
    Error_Handler();
 8001716:	f7ff ff19 	bl	800154c <Error_Handler>
 800171a:	e7ea      	b.n	80016f2 <MX_TIM1_Init+0x4a>
 800171c:	20001470 	.word	0x20001470
 8001720:	40012c00 	.word	0x40012c00
 8001724:	0000ffff 	.word	0x0000ffff

08001728 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001728:	b510      	push	{r4, lr}
 800172a:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800172c:	2210      	movs	r2, #16
 800172e:	2100      	movs	r1, #0
 8001730:	a802      	add	r0, sp, #8
 8001732:	f005 fa6b 	bl	8006c0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001736:	2208      	movs	r2, #8
 8001738:	2100      	movs	r1, #0
 800173a:	4668      	mov	r0, sp
 800173c:	f005 fa66 	bl	8006c0c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001740:	2380      	movs	r3, #128	@ 0x80
 8001742:	4c17      	ldr	r4, [pc, #92]	@ (80017a0 <MX_TIM2_Init+0x78>)
 8001744:	05db      	lsls	r3, r3, #23
 8001746:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 24-1;
 8001748:	2317      	movs	r3, #23
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4294967295;
 800174a:	2201      	movs	r2, #1
  htim2.Init.Prescaler = 24-1;
 800174c:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800174e:	2300      	movs	r3, #0
  htim2.Init.Period = 4294967295;
 8001750:	4252      	negs	r2, r2
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001752:	0020      	movs	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001754:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 4294967295;
 8001756:	60e2      	str	r2, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001758:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800175a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800175c:	f002 fdd2 	bl	8004304 <HAL_TIM_Base_Init>
 8001760:	2800      	cmp	r0, #0
 8001762:	d114      	bne.n	800178e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001764:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001766:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001768:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800176a:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176c:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800176e:	f003 f86b 	bl	8004848 <HAL_TIM_ConfigClockSource>
 8001772:	2800      	cmp	r0, #0
 8001774:	d111      	bne.n	800179a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001776:	2200      	movs	r2, #0
 8001778:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800177a:	4669      	mov	r1, sp
 800177c:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177e:	9200      	str	r2, [sp, #0]
 8001780:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001782:	f003 f911 	bl	80049a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001786:	2800      	cmp	r0, #0
 8001788:	d104      	bne.n	8001794 <MX_TIM2_Init+0x6c>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800178a:	b006      	add	sp, #24
 800178c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800178e:	f7ff fedd 	bl	800154c <Error_Handler>
 8001792:	e7e7      	b.n	8001764 <MX_TIM2_Init+0x3c>
    Error_Handler();
 8001794:	f7ff feda 	bl	800154c <Error_Handler>
}
 8001798:	e7f7      	b.n	800178a <MX_TIM2_Init+0x62>
    Error_Handler();
 800179a:	f7ff fed7 	bl	800154c <Error_Handler>
 800179e:	e7ea      	b.n	8001776 <MX_TIM2_Init+0x4e>
 80017a0:	20001428 	.word	0x20001428

080017a4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80017a4:	b510      	push	{r4, lr}
 80017a6:	b096      	sub	sp, #88	@ 0x58

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017a8:	2210      	movs	r2, #16
 80017aa:	2100      	movs	r1, #0
 80017ac:	a804      	add	r0, sp, #16
 80017ae:	f005 fa2d 	bl	8006c0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b2:	2208      	movs	r2, #8
 80017b4:	2100      	movs	r1, #0
 80017b6:	a802      	add	r0, sp, #8
 80017b8:	f005 fa28 	bl	8006c0c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017bc:	221c      	movs	r2, #28
 80017be:	2100      	movs	r1, #0
 80017c0:	a80e      	add	r0, sp, #56	@ 0x38
 80017c2:	f005 fa23 	bl	8006c0c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017c6:	4c37      	ldr	r4, [pc, #220]	@ (80018a4 <MX_TIM3_Init+0x100>)
 80017c8:	4b37      	ldr	r3, [pc, #220]	@ (80018a8 <MX_TIM3_Init+0x104>)
  htim3.Init.Prescaler = 48-1;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 20000-1;
 80017ca:	4a38      	ldr	r2, [pc, #224]	@ (80018ac <MX_TIM3_Init+0x108>)
  htim3.Instance = TIM3;
 80017cc:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 48-1;
 80017ce:	232f      	movs	r3, #47	@ 0x2f
 80017d0:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d2:	2300      	movs	r3, #0
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017d4:	0020      	movs	r0, r4
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d6:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 20000-1;
 80017d8:	60e2      	str	r2, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017da:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017dc:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017de:	f002 fd91 	bl	8004304 <HAL_TIM_Base_Init>
 80017e2:	2800      	cmp	r0, #0
 80017e4:	d137      	bne.n	8001856 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e6:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017e8:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ea:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017ec:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ee:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017f0:	f003 f82a 	bl	8004848 <HAL_TIM_ConfigClockSource>
 80017f4:	2800      	cmp	r0, #0
 80017f6:	d13d      	bne.n	8001874 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017f8:	0020      	movs	r0, r4
 80017fa:	f002 fe3b 	bl	8004474 <HAL_TIM_PWM_Init>
 80017fe:	2800      	cmp	r0, #0
 8001800:	d135      	bne.n	800186e <MX_TIM3_Init+0xca>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001802:	2200      	movs	r2, #0
 8001804:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001806:	0020      	movs	r0, r4
 8001808:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800180a:	9202      	str	r2, [sp, #8]
 800180c:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800180e:	f003 f8cb 	bl	80049a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001812:	2800      	cmp	r0, #0
 8001814:	d128      	bne.n	8001868 <MX_TIM3_Init+0xc4>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001816:	2260      	movs	r2, #96	@ 0x60
 8001818:	2300      	movs	r3, #0
 800181a:	920e      	str	r2, [sp, #56]	@ 0x38
 800181c:	930f      	str	r3, [sp, #60]	@ 0x3c
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800181e:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001820:	0020      	movs	r0, r4
 8001822:	3a58      	subs	r2, #88	@ 0x58
 8001824:	a90e      	add	r1, sp, #56	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001826:	9310      	str	r3, [sp, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001828:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800182a:	f002 ff07 	bl	800463c <HAL_TIM_PWM_ConfigChannel>
 800182e:	2800      	cmp	r0, #0
 8001830:	d117      	bne.n	8001862 <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001832:	220c      	movs	r2, #12
 8001834:	0020      	movs	r0, r4
 8001836:	a90e      	add	r1, sp, #56	@ 0x38
 8001838:	f002 ff00 	bl	800463c <HAL_TIM_PWM_ConfigChannel>
 800183c:	2800      	cmp	r0, #0
 800183e:	d10d      	bne.n	800185c <MX_TIM3_Init+0xb8>
  }
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	2214      	movs	r2, #20
 8001842:	2100      	movs	r1, #0
 8001844:	a808      	add	r0, sp, #32
 8001846:	f005 f9e1 	bl	8006c0c <memset>
  if(timHandle->Instance==TIM3)
 800184a:	4b17      	ldr	r3, [pc, #92]	@ (80018a8 <MX_TIM3_Init+0x104>)
 800184c:	6822      	ldr	r2, [r4, #0]
 800184e:	429a      	cmp	r2, r3
 8001850:	d013      	beq.n	800187a <MX_TIM3_Init+0xd6>
}
 8001852:	b016      	add	sp, #88	@ 0x58
 8001854:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001856:	f7ff fe79 	bl	800154c <Error_Handler>
 800185a:	e7c4      	b.n	80017e6 <MX_TIM3_Init+0x42>
    Error_Handler();
 800185c:	f7ff fe76 	bl	800154c <Error_Handler>
 8001860:	e7ee      	b.n	8001840 <MX_TIM3_Init+0x9c>
    Error_Handler();
 8001862:	f7ff fe73 	bl	800154c <Error_Handler>
 8001866:	e7e4      	b.n	8001832 <MX_TIM3_Init+0x8e>
    Error_Handler();
 8001868:	f7ff fe70 	bl	800154c <Error_Handler>
 800186c:	e7d3      	b.n	8001816 <MX_TIM3_Init+0x72>
    Error_Handler();
 800186e:	f7ff fe6d 	bl	800154c <Error_Handler>
 8001872:	e7c6      	b.n	8001802 <MX_TIM3_Init+0x5e>
    Error_Handler();
 8001874:	f7ff fe6a 	bl	800154c <Error_Handler>
 8001878:	e7be      	b.n	80017f8 <MX_TIM3_Init+0x54>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800187a:	2180      	movs	r1, #128	@ 0x80
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <MX_TIM3_Init+0x10c>)
 800187e:	02c9      	lsls	r1, r1, #11
 8001880:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001882:	480c      	ldr	r0, [pc, #48]	@ (80018b4 <MX_TIM3_Init+0x110>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001884:	430a      	orrs	r2, r1
 8001886:	615a      	str	r2, [r3, #20]
 8001888:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
 800188a:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188c:	400b      	ands	r3, r1
 800188e:	9301      	str	r3, [sp, #4]
 8001890:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
 8001892:	2302      	movs	r3, #2
 8001894:	9208      	str	r2, [sp, #32]
 8001896:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001898:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189a:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800189c:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189e:	f000 fcfd 	bl	800229c <HAL_GPIO_Init>
}
 80018a2:	e7d6      	b.n	8001852 <MX_TIM3_Init+0xae>
 80018a4:	200013e0 	.word	0x200013e0
 80018a8:	40000400 	.word	0x40000400
 80018ac:	00004e1f 	.word	0x00004e1f
 80018b0:	40021000 	.word	0x40021000
 80018b4:	48000400 	.word	0x48000400

080018b8 <HAL_TIM_Base_MspInit>:
{
 80018b8:	b530      	push	{r4, r5, lr}
  if(tim_baseHandle->Instance==TIM1)
 80018ba:	6803      	ldr	r3, [r0, #0]
 80018bc:	4a26      	ldr	r2, [pc, #152]	@ (8001958 <HAL_TIM_Base_MspInit+0xa0>)
{
 80018be:	0004      	movs	r4, r0
 80018c0:	b085      	sub	sp, #20
  if(tim_baseHandle->Instance==TIM1)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d01c      	beq.n	8001900 <HAL_TIM_Base_MspInit+0x48>
  else if(tim_baseHandle->Instance==TIM2)
 80018c6:	2280      	movs	r2, #128	@ 0x80
 80018c8:	05d2      	lsls	r2, r2, #23
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d004      	beq.n	80018d8 <HAL_TIM_Base_MspInit+0x20>
  else if(tim_baseHandle->Instance==TIM3)
 80018ce:	4a23      	ldr	r2, [pc, #140]	@ (800195c <HAL_TIM_Base_MspInit+0xa4>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d00b      	beq.n	80018ec <HAL_TIM_Base_MspInit+0x34>
}
 80018d4:	b005      	add	sp, #20
 80018d6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018d8:	2301      	movs	r3, #1
 80018da:	4a21      	ldr	r2, [pc, #132]	@ (8001960 <HAL_TIM_Base_MspInit+0xa8>)
 80018dc:	69d1      	ldr	r1, [r2, #28]
 80018de:	4319      	orrs	r1, r3
 80018e0:	61d1      	str	r1, [r2, #28]
 80018e2:	69d2      	ldr	r2, [r2, #28]
 80018e4:	4013      	ands	r3, r2
 80018e6:	9302      	str	r3, [sp, #8]
 80018e8:	9b02      	ldr	r3, [sp, #8]
 80018ea:	e7f3      	b.n	80018d4 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018ec:	2302      	movs	r3, #2
 80018ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001960 <HAL_TIM_Base_MspInit+0xa8>)
 80018f0:	69d1      	ldr	r1, [r2, #28]
 80018f2:	4319      	orrs	r1, r3
 80018f4:	61d1      	str	r1, [r2, #28]
 80018f6:	69d2      	ldr	r2, [r2, #28]
 80018f8:	4013      	ands	r3, r2
 80018fa:	9303      	str	r3, [sp, #12]
 80018fc:	9b03      	ldr	r3, [sp, #12]
}
 80018fe:	e7e9      	b.n	80018d4 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001900:	2380      	movs	r3, #128	@ 0x80
 8001902:	4a17      	ldr	r2, [pc, #92]	@ (8001960 <HAL_TIM_Base_MspInit+0xa8>)
 8001904:	011b      	lsls	r3, r3, #4
 8001906:	6991      	ldr	r1, [r2, #24]
    hdma_tim1_up.Instance = DMA1_Channel5;
 8001908:	4d16      	ldr	r5, [pc, #88]	@ (8001964 <HAL_TIM_Base_MspInit+0xac>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 800190a:	4319      	orrs	r1, r3
 800190c:	6191      	str	r1, [r2, #24]
 800190e:	6992      	ldr	r2, [r2, #24]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001910:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001912:	401a      	ands	r2, r3
 8001914:	9201      	str	r2, [sp, #4]
 8001916:	9a01      	ldr	r2, [sp, #4]
    hdma_tim1_up.Instance = DMA1_Channel5;
 8001918:	4a13      	ldr	r2, [pc, #76]	@ (8001968 <HAL_TIM_Base_MspInit+0xb0>)
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800191a:	616b      	str	r3, [r5, #20]
    hdma_tim1_up.Instance = DMA1_Channel5;
 800191c:	602a      	str	r2, [r5, #0]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800191e:	2210      	movs	r2, #16
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 8001920:	2320      	movs	r3, #32
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001922:	606a      	str	r2, [r5, #4]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001924:	2200      	movs	r2, #0
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001926:	60e9      	str	r1, [r5, #12]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001928:	3181      	adds	r1, #129	@ 0x81
 800192a:	31ff      	adds	r1, #255	@ 0xff
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 800192c:	0028      	movs	r0, r5
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800192e:	60aa      	str	r2, [r5, #8]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001930:	6129      	str	r1, [r5, #16]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 8001932:	61ab      	str	r3, [r5, #24]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_LOW;
 8001934:	61ea      	str	r2, [r5, #28]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8001936:	f000 fbc5 	bl	80020c4 <HAL_DMA_Init>
 800193a:	2800      	cmp	r0, #0
 800193c:	d108      	bne.n	8001950 <HAL_TIM_Base_MspInit+0x98>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_TIM1_DMA_CH6);
 800193e:	2380      	movs	r3, #128	@ 0x80
 8001940:	4a0a      	ldr	r2, [pc, #40]	@ (800196c <HAL_TIM_Base_MspInit+0xb4>)
 8001942:	055b      	lsls	r3, r3, #21
 8001944:	6811      	ldr	r1, [r2, #0]
 8001946:	430b      	orrs	r3, r1
 8001948:	6013      	str	r3, [r2, #0]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 800194a:	6225      	str	r5, [r4, #32]
 800194c:	626c      	str	r4, [r5, #36]	@ 0x24
 800194e:	e7c1      	b.n	80018d4 <HAL_TIM_Base_MspInit+0x1c>
      Error_Handler();
 8001950:	f7ff fdfc 	bl	800154c <Error_Handler>
 8001954:	e7f3      	b.n	800193e <HAL_TIM_Base_MspInit+0x86>
 8001956:	46c0      	nop			@ (mov r8, r8)
 8001958:	40012c00 	.word	0x40012c00
 800195c:	40000400 	.word	0x40000400
 8001960:	40021000 	.word	0x40021000
 8001964:	2000139c 	.word	0x2000139c
 8001968:	40020058 	.word	0x40020058
 800196c:	40010000 	.word	0x40010000

08001970 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001970:	480c      	ldr	r0, [pc, #48]	@ (80019a4 <MX_USART1_UART_Init+0x34>)
 8001972:	4b0d      	ldr	r3, [pc, #52]	@ (80019a8 <MX_USART1_UART_Init+0x38>)
{
 8001974:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8001976:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 38400;
 8001978:	2396      	movs	r3, #150	@ 0x96
 800197a:	021b      	lsls	r3, r3, #8
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800197c:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 38400;
 800197e:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001980:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001982:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001984:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001986:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001988:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800198a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800198c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800198e:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001990:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001992:	f003 f9f1 	bl	8004d78 <HAL_UART_Init>
 8001996:	2800      	cmp	r0, #0
 8001998:	d100      	bne.n	800199c <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800199a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800199c:	f7ff fdd6 	bl	800154c <Error_Handler>
}
 80019a0:	e7fb      	b.n	800199a <MX_USART1_UART_Init+0x2a>
 80019a2:	46c0      	nop			@ (mov r8, r8)
 80019a4:	200014b8 	.word	0x200014b8
 80019a8:	40013800 	.word	0x40013800

080019ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019ac:	b510      	push	{r4, lr}
 80019ae:	0004      	movs	r4, r0
 80019b0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b2:	2214      	movs	r2, #20
 80019b4:	2100      	movs	r1, #0
 80019b6:	a802      	add	r0, sp, #8
 80019b8:	f005 f928 	bl	8006c0c <memset>
  if(uartHandle->Instance==USART1)
 80019bc:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <HAL_UART_MspInit+0x58>)
 80019be:	6822      	ldr	r2, [r4, #0]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d001      	beq.n	80019c8 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80019c4:	b008      	add	sp, #32
 80019c6:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80019c8:	2180      	movs	r1, #128	@ 0x80
 80019ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001a08 <HAL_UART_MspInit+0x5c>)
 80019cc:	01c9      	lsls	r1, r1, #7
 80019ce:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d0:	480e      	ldr	r0, [pc, #56]	@ (8001a0c <HAL_UART_MspInit+0x60>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80019d2:	430a      	orrs	r2, r1
 80019d4:	619a      	str	r2, [r3, #24]
 80019d6:	699a      	ldr	r2, [r3, #24]
 80019d8:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019da:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80019dc:	9200      	str	r2, [sp, #0]
 80019de:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e0:	695a      	ldr	r2, [r3, #20]
 80019e2:	02c9      	lsls	r1, r1, #11
 80019e4:	430a      	orrs	r2, r1
 80019e6:	615a      	str	r2, [r3, #20]
 80019e8:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019ea:	22c0      	movs	r2, #192	@ 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ec:	400b      	ands	r3, r1
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019f2:	2302      	movs	r3, #2
 80019f4:	9202      	str	r2, [sp, #8]
 80019f6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019f8:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fa:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019fc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fe:	f000 fc4d 	bl	800229c <HAL_GPIO_Init>
}
 8001a02:	e7df      	b.n	80019c4 <HAL_UART_MspInit+0x18>
 8001a04:	40013800 	.word	0x40013800
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	48000400 	.word	0x48000400

08001a10 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a10:	480d      	ldr	r0, [pc, #52]	@ (8001a48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a12:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a14:	f7ff fe46 	bl	80016a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a18:	480c      	ldr	r0, [pc, #48]	@ (8001a4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a1a:	490d      	ldr	r1, [pc, #52]	@ (8001a50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a54 <LoopForever+0xe>)
  movs r3, #0
 8001a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a20:	e002      	b.n	8001a28 <LoopCopyDataInit>

08001a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a26:	3304      	adds	r3, #4

08001a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a2c:	d3f9      	bcc.n	8001a22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a30:	4c0a      	ldr	r4, [pc, #40]	@ (8001a5c <LoopForever+0x16>)
  movs r3, #0
 8001a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a34:	e001      	b.n	8001a3a <LoopFillZerobss>

08001a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a38:	3204      	adds	r2, #4

08001a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a3c:	d3fb      	bcc.n	8001a36 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001a3e:	f005 f8ed 	bl	8006c1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a42:	f7ff fd47 	bl	80014d4 <main>

08001a46 <LoopForever>:

LoopForever:
    b LoopForever
 8001a46:	e7fe      	b.n	8001a46 <LoopForever>
  ldr   r0, =_estack
 8001a48:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001a4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a50:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8001a54:	08006d68 	.word	0x08006d68
  ldr r2, =_sbss
 8001a58:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 8001a5c:	20002708 	.word	0x20002708

08001a60 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a60:	e7fe      	b.n	8001a60 <ADC1_COMP_IRQHandler>
	...

08001a64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a64:	b570      	push	{r4, r5, r6, lr}
 8001a66:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a68:	20fa      	movs	r0, #250	@ 0xfa
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <HAL_InitTick+0x40>)
 8001a6c:	0080      	lsls	r0, r0, #2
 8001a6e:	7819      	ldrb	r1, [r3, #0]
 8001a70:	f7fe fb52 	bl	8000118 <__udivsi3>
 8001a74:	4d0c      	ldr	r5, [pc, #48]	@ (8001aa8 <HAL_InitTick+0x44>)
 8001a76:	0001      	movs	r1, r0
 8001a78:	6828      	ldr	r0, [r5, #0]
 8001a7a:	f7fe fb4d 	bl	8000118 <__udivsi3>
 8001a7e:	f000 fb07 	bl	8002090 <HAL_SYSTICK_Config>
 8001a82:	2800      	cmp	r0, #0
 8001a84:	d10c      	bne.n	8001aa0 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 8001a86:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a88:	2c03      	cmp	r4, #3
 8001a8a:	d900      	bls.n	8001a8e <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8001a8c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a8e:	3802      	subs	r0, #2
 8001a90:	2200      	movs	r2, #0
 8001a92:	0021      	movs	r1, r4
 8001a94:	f000 fac6 	bl	8002024 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a98:	4b04      	ldr	r3, [pc, #16]	@ (8001aac <HAL_InitTick+0x48>)
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8001a9e:	e7f5      	b.n	8001a8c <HAL_InitTick+0x28>
    return HAL_ERROR;
 8001aa0:	2001      	movs	r0, #1
 8001aa2:	e7f3      	b.n	8001a8c <HAL_InitTick+0x28>
 8001aa4:	20000004 	.word	0x20000004
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	20000008 	.word	0x20000008

08001ab0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ab0:	2110      	movs	r1, #16
 8001ab2:	4a06      	ldr	r2, [pc, #24]	@ (8001acc <HAL_Init+0x1c>)
{
 8001ab4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ab6:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ab8:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aba:	430b      	orrs	r3, r1
 8001abc:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8001abe:	f7ff ffd1 	bl	8001a64 <HAL_InitTick>
  HAL_MspInit();
 8001ac2:	f7ff fda1 	bl	8001608 <HAL_MspInit>
}
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	bd10      	pop	{r4, pc}
 8001aca:	46c0      	nop			@ (mov r8, r8)
 8001acc:	40022000 	.word	0x40022000

08001ad0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001ad0:	4a03      	ldr	r2, [pc, #12]	@ (8001ae0 <HAL_IncTick+0x10>)
 8001ad2:	4b04      	ldr	r3, [pc, #16]	@ (8001ae4 <HAL_IncTick+0x14>)
 8001ad4:	6811      	ldr	r1, [r2, #0]
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	185b      	adds	r3, r3, r1
 8001ada:	6013      	str	r3, [r2, #0]
}
 8001adc:	4770      	bx	lr
 8001ade:	46c0      	nop			@ (mov r8, r8)
 8001ae0:	20001540 	.word	0x20001540
 8001ae4:	20000004 	.word	0x20000004

08001ae8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001ae8:	4b01      	ldr	r3, [pc, #4]	@ (8001af0 <HAL_GetTick+0x8>)
 8001aea:	6818      	ldr	r0, [r3, #0]
}
 8001aec:	4770      	bx	lr
 8001aee:	46c0      	nop			@ (mov r8, r8)
 8001af0:	20001540 	.word	0x20001540

08001af4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001af4:	b570      	push	{r4, r5, r6, lr}
 8001af6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001af8:	f7ff fff6 	bl	8001ae8 <HAL_GetTick>
 8001afc:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001afe:	1c63      	adds	r3, r4, #1
 8001b00:	d002      	beq.n	8001b08 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b02:	4b04      	ldr	r3, [pc, #16]	@ (8001b14 <HAL_Delay+0x20>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001b08:	f7ff ffee 	bl	8001ae8 <HAL_GetTick>
 8001b0c:	1b40      	subs	r0, r0, r5
 8001b0e:	42a0      	cmp	r0, r4
 8001b10:	d3fa      	bcc.n	8001b08 <HAL_Delay+0x14>
  {
  }
}
 8001b12:	bd70      	pop	{r4, r5, r6, pc}
 8001b14:	20000004 	.word	0x20000004

08001b18 <ADC_Enable.constprop.0>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8001b18:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8001b1a:	b570      	push	{r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b1c:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8001b1e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001b20:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b22:	6891      	ldr	r1, [r2, #8]
 8001b24:	3303      	adds	r3, #3
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8001b26:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b28:	400b      	ands	r3, r1
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d037      	beq.n	8001b9e <ADC_Enable.constprop.0+0x86>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001b2e:	6891      	ldr	r1, [r2, #8]
 8001b30:	4b23      	ldr	r3, [pc, #140]	@ (8001bc0 <ADC_Enable.constprop.0+0xa8>)
 8001b32:	4219      	tst	r1, r3
 8001b34:	d129      	bne.n	8001b8a <ADC_Enable.constprop.0+0x72>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b36:	2101      	movs	r1, #1
 8001b38:	6893      	ldr	r3, [r2, #8]
 8001b3a:	430b      	orrs	r3, r1
 8001b3c:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b3e:	4b21      	ldr	r3, [pc, #132]	@ (8001bc4 <ADC_Enable.constprop.0+0xac>)
 8001b40:	4921      	ldr	r1, [pc, #132]	@ (8001bc8 <ADC_Enable.constprop.0+0xb0>)
 8001b42:	6818      	ldr	r0, [r3, #0]
 8001b44:	f7fe fae8 	bl	8000118 <__udivsi3>
 8001b48:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8001b4a:	9b01      	ldr	r3, [sp, #4]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <ADC_Enable.constprop.0+0x44>
    {
      wait_loop_index--;
 8001b50:	9b01      	ldr	r3, [sp, #4]
 8001b52:	3b01      	subs	r3, #1
 8001b54:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001b56:	9b01      	ldr	r3, [sp, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d1f9      	bne.n	8001b50 <ADC_Enable.constprop.0+0x38>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b5c:	f7ff ffc4 	bl	8001ae8 <HAL_GetTick>
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b60:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001b62:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b64:	681b      	ldr	r3, [r3, #0]
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b66:	2501      	movs	r5, #1
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b68:	07db      	lsls	r3, r3, #31
 8001b6a:	d40b      	bmi.n	8001b84 <ADC_Enable.constprop.0+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b6c:	f7ff ffbc 	bl	8001ae8 <HAL_GetTick>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b70:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b72:	1b80      	subs	r0, r0, r6
 8001b74:	2802      	cmp	r0, #2
 8001b76:	d902      	bls.n	8001b7e <ADC_Enable.constprop.0+0x66>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	4215      	tst	r5, r2
 8001b7c:	d016      	beq.n	8001bac <ADC_Enable.constprop.0+0x94>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	421d      	tst	r5, r3
 8001b82:	d0f3      	beq.n	8001b6c <ADC_Enable.constprop.0+0x54>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b84:	2000      	movs	r0, #0
}
 8001b86:	b002      	add	sp, #8
 8001b88:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b8a:	2210      	movs	r2, #16
 8001b8c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      return HAL_ERROR;
 8001b8e:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b90:	4313      	orrs	r3, r2
 8001b92:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b94:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001b96:	3a0f      	subs	r2, #15
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	63e3      	str	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8001b9c:	e7f3      	b.n	8001b86 <ADC_Enable.constprop.0+0x6e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b9e:	6811      	ldr	r1, [r2, #0]
 8001ba0:	420b      	tst	r3, r1
 8001ba2:	d1ef      	bne.n	8001b84 <ADC_Enable.constprop.0+0x6c>
 8001ba4:	68d3      	ldr	r3, [r2, #12]
 8001ba6:	041b      	lsls	r3, r3, #16
 8001ba8:	d4ec      	bmi.n	8001b84 <ADC_Enable.constprop.0+0x6c>
 8001baa:	e7c0      	b.n	8001b2e <ADC_Enable.constprop.0+0x16>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bac:	2210      	movs	r2, #16
 8001bae:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      return HAL_ERROR;
 8001bb0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001bb8:	432b      	orrs	r3, r5
 8001bba:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8001bbc:	e7e3      	b.n	8001b86 <ADC_Enable.constprop.0+0x6e>
 8001bbe:	46c0      	nop			@ (mov r8, r8)
 8001bc0:	80000017 	.word	0x80000017
 8001bc4:	20000000 	.word	0x20000000
 8001bc8:	000f4240 	.word	0x000f4240

08001bcc <HAL_ADC_Init>:
{
 8001bcc:	b570      	push	{r4, r5, r6, lr}
 8001bce:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8001bd0:	d064      	beq.n	8001c9c <HAL_ADC_Init+0xd0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bd2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d068      	beq.n	8001caa <HAL_ADC_Init+0xde>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001bd8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001bda:	06db      	lsls	r3, r3, #27
 8001bdc:	d460      	bmi.n	8001ca0 <HAL_ADC_Init+0xd4>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001bde:	6822      	ldr	r2, [r4, #0]
 8001be0:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8001be2:	075b      	lsls	r3, r3, #29
 8001be4:	d45c      	bmi.n	8001ca0 <HAL_ADC_Init+0xd4>
    ADC_STATE_CLR_SET(hadc->State,
 8001be6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001be8:	4947      	ldr	r1, [pc, #284]	@ (8001d08 <HAL_ADC_Init+0x13c>)
 8001bea:	400b      	ands	r3, r1
 8001bec:	3106      	adds	r1, #6
 8001bee:	31ff      	adds	r1, #255	@ 0xff
 8001bf0:	430b      	orrs	r3, r1
 8001bf2:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	6891      	ldr	r1, [r2, #8]
 8001bf8:	400b      	ands	r3, r1
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d05b      	beq.n	8001cb6 <HAL_ADC_Init+0xea>
      MODIFY_REG(hadc->Instance->CFGR1,
 8001bfe:	2118      	movs	r1, #24
 8001c00:	68d3      	ldr	r3, [r2, #12]
 8001c02:	438b      	bics	r3, r1
 8001c04:	68a1      	ldr	r1, [r4, #8]
 8001c06:	430b      	orrs	r3, r1
 8001c08:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001c0a:	6913      	ldr	r3, [r2, #16]
 8001c0c:	6861      	ldr	r1, [r4, #4]
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	089b      	lsrs	r3, r3, #2
 8001c12:	430b      	orrs	r3, r1
 8001c14:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001c16:	68d3      	ldr	r3, [r2, #12]
 8001c18:	493c      	ldr	r1, [pc, #240]	@ (8001d0c <HAL_ADC_Init+0x140>)
 8001c1a:	400b      	ands	r3, r1
 8001c1c:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c1e:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001c20:	7e61      	ldrb	r1, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c22:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001c24:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c26:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001c28:	7ea0      	ldrb	r0, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001c2a:	68e1      	ldr	r1, [r4, #12]
 8001c2c:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001c2e:	0341      	lsls	r1, r0, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001c30:	430b      	orrs	r3, r1
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001c32:	2124      	movs	r1, #36	@ 0x24
 8001c34:	5c61      	ldrb	r1, [r4, r1]
 8001c36:	0049      	lsls	r1, r1, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001c38:	430b      	orrs	r3, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001c3a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001c3c:	3901      	subs	r1, #1
 8001c3e:	1e4d      	subs	r5, r1, #1
 8001c40:	41a9      	sbcs	r1, r5
 8001c42:	0309      	lsls	r1, r1, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001c44:	430b      	orrs	r3, r1
 8001c46:	6921      	ldr	r1, [r4, #16]
 8001c48:	3902      	subs	r1, #2
 8001c4a:	424d      	negs	r5, r1
 8001c4c:	4169      	adcs	r1, r5
 8001c4e:	0089      	lsls	r1, r1, #2
 8001c50:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c52:	7ee1      	ldrb	r1, [r4, #27]
 8001c54:	2901      	cmp	r1, #1
 8001c56:	d03e      	beq.n	8001cd6 <HAL_ADC_Init+0x10a>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c58:	20c2      	movs	r0, #194	@ 0xc2
 8001c5a:	69e1      	ldr	r1, [r4, #28]
 8001c5c:	30ff      	adds	r0, #255	@ 0xff
 8001c5e:	4281      	cmp	r1, r0
 8001c60:	d002      	beq.n	8001c68 <HAL_ADC_Init+0x9c>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001c62:	6a20      	ldr	r0, [r4, #32]
 8001c64:	4301      	orrs	r1, r0
 8001c66:	430b      	orrs	r3, r1
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001c68:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001c6a:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001c6c:	4319      	orrs	r1, r3
 8001c6e:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001c70:	2180      	movs	r1, #128	@ 0x80
 8001c72:	0549      	lsls	r1, r1, #21
 8001c74:	428d      	cmp	r5, r1
 8001c76:	d025      	beq.n	8001cc4 <HAL_ADC_Init+0xf8>
 8001c78:	1e69      	subs	r1, r5, #1
 8001c7a:	2906      	cmp	r1, #6
 8001c7c:	d922      	bls.n	8001cc4 <HAL_ADC_Init+0xf8>
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001c7e:	68d2      	ldr	r2, [r2, #12]
 8001c80:	4923      	ldr	r1, [pc, #140]	@ (8001d10 <HAL_ADC_Init+0x144>)
 8001c82:	400a      	ands	r2, r1
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d02c      	beq.n	8001ce2 <HAL_ADC_Init+0x116>
      ADC_STATE_CLR_SET(hadc->State,
 8001c88:	2212      	movs	r2, #18
 8001c8a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001c8c:	4393      	bics	r3, r2
 8001c8e:	3a02      	subs	r2, #2
 8001c90:	4313      	orrs	r3, r2
 8001c92:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c94:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001c96:	3a0f      	subs	r2, #15
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8001c9c:	2001      	movs	r0, #1
}
 8001c9e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ca0:	2210      	movs	r2, #16
 8001ca2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8001ca8:	e7f8      	b.n	8001c9c <HAL_ADC_Init+0xd0>
    hadc->Lock = HAL_UNLOCKED;
 8001caa:	2234      	movs	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8001cac:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8001cae:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8001cb0:	f7ff fa62 	bl	8001178 <HAL_ADC_MspInit>
 8001cb4:	e790      	b.n	8001bd8 <HAL_ADC_Init+0xc>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001cb6:	6811      	ldr	r1, [r2, #0]
 8001cb8:	420b      	tst	r3, r1
 8001cba:	d1ac      	bne.n	8001c16 <HAL_ADC_Init+0x4a>
 8001cbc:	68d3      	ldr	r3, [r2, #12]
 8001cbe:	041b      	lsls	r3, r3, #16
 8001cc0:	d4a9      	bmi.n	8001c16 <HAL_ADC_Init+0x4a>
 8001cc2:	e79c      	b.n	8001bfe <HAL_ADC_Init+0x32>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001cc4:	2107      	movs	r1, #7
 8001cc6:	6950      	ldr	r0, [r2, #20]
 8001cc8:	4388      	bics	r0, r1
 8001cca:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001ccc:	6950      	ldr	r0, [r2, #20]
 8001cce:	4029      	ands	r1, r5
 8001cd0:	4301      	orrs	r1, r0
 8001cd2:	6151      	str	r1, [r2, #20]
 8001cd4:	e7d3      	b.n	8001c7e <HAL_ADC_Init+0xb2>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cd6:	2800      	cmp	r0, #0
 8001cd8:	d10d      	bne.n	8001cf6 <HAL_ADC_Init+0x12a>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001cda:	2180      	movs	r1, #128	@ 0x80
 8001cdc:	0249      	lsls	r1, r1, #9
 8001cde:	430b      	orrs	r3, r1
 8001ce0:	e7ba      	b.n	8001c58 <HAL_ADC_Init+0x8c>
      ADC_CLEAR_ERRORCODE(hadc);
 8001ce2:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8001ce4:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8001ce6:	63e3      	str	r3, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8001ce8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cea:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8001cec:	4393      	bics	r3, r2
 8001cee:	3a02      	subs	r2, #2
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001cf4:	e7d3      	b.n	8001c9e <HAL_ADC_Init+0xd2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cf6:	2520      	movs	r5, #32
 8001cf8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001cfa:	4328      	orrs	r0, r5
 8001cfc:	63a0      	str	r0, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cfe:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8001d00:	4301      	orrs	r1, r0
 8001d02:	63e1      	str	r1, [r4, #60]	@ 0x3c
 8001d04:	e7a8      	b.n	8001c58 <HAL_ADC_Init+0x8c>
 8001d06:	46c0      	nop			@ (mov r8, r8)
 8001d08:	fffffefd 	.word	0xfffffefd
 8001d0c:	fffe0219 	.word	0xfffe0219
 8001d10:	833fffe7 	.word	0x833fffe7

08001d14 <HAL_ADC_Start_DMA>:
{
 8001d14:	b5d0      	push	{r4, r6, r7, lr}
 8001d16:	000e      	movs	r6, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d18:	6801      	ldr	r1, [r0, #0]
{
 8001d1a:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d1c:	688b      	ldr	r3, [r1, #8]
{
 8001d1e:	0017      	movs	r7, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d20:	075b      	lsls	r3, r3, #29
 8001d22:	d435      	bmi.n	8001d90 <HAL_ADC_Start_DMA+0x7c>
    __HAL_LOCK(hadc);
 8001d24:	2334      	movs	r3, #52	@ 0x34
 8001d26:	5cc2      	ldrb	r2, [r0, r3]
 8001d28:	2a01      	cmp	r2, #1
 8001d2a:	d031      	beq.n	8001d90 <HAL_ADC_Start_DMA+0x7c>
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001d30:	7e43      	ldrb	r3, [r0, #25]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d004      	beq.n	8001d40 <HAL_ADC_Start_DMA+0x2c>
      tmp_hal_status = ADC_Enable(hadc);
 8001d36:	f7ff feef 	bl	8001b18 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 8001d3a:	2800      	cmp	r0, #0
 8001d3c:	d127      	bne.n	8001d8e <HAL_ADC_Start_DMA+0x7a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d3e:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8001d40:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001d42:	4b14      	ldr	r3, [pc, #80]	@ (8001d94 <HAL_ADC_Start_DMA+0x80>)
 8001d44:	401a      	ands	r2, r3
 8001d46:	2380      	movs	r3, #128	@ 0x80
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	63a3      	str	r3, [r4, #56]	@ 0x38
      __HAL_UNLOCK(hadc);
 8001d4e:	2234      	movs	r2, #52	@ 0x34
      ADC_CLEAR_ERRORCODE(hadc);
 8001d50:	2300      	movs	r3, #0
 8001d52:	63e3      	str	r3, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 8001d54:	54a3      	strb	r3, [r4, r2]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d56:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001d58:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <HAL_ADC_Start_DMA+0x84>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d5a:	3a24      	subs	r2, #36	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001d5c:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d9c <HAL_ADC_Start_DMA+0x88>)
 8001d60:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d62:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <HAL_ADC_Start_DMA+0x8c>)
 8001d64:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d66:	231c      	movs	r3, #28
 8001d68:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d6a:	684b      	ldr	r3, [r1, #4]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001d70:	68cb      	ldr	r3, [r1, #12]
 8001d72:	3a0f      	subs	r2, #15
 8001d74:	4313      	orrs	r3, r2
 8001d76:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d78:	0032      	movs	r2, r6
 8001d7a:	003b      	movs	r3, r7
 8001d7c:	3140      	adds	r1, #64	@ 0x40
 8001d7e:	f000 fa01 	bl	8002184 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001d82:	2104      	movs	r1, #4
 8001d84:	2000      	movs	r0, #0
 8001d86:	6822      	ldr	r2, [r4, #0]
 8001d88:	6893      	ldr	r3, [r2, #8]
 8001d8a:	430b      	orrs	r3, r1
 8001d8c:	6093      	str	r3, [r2, #8]
}
 8001d8e:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_LOCK(hadc);
 8001d90:	2002      	movs	r0, #2
 8001d92:	e7fc      	b.n	8001d8e <HAL_ADC_Start_DMA+0x7a>
 8001d94:	fffff0fe 	.word	0xfffff0fe
 8001d98:	08001da9 	.word	0x08001da9
 8001d9c:	08001e21 	.word	0x08001e21
 8001da0:	08001e31 	.word	0x08001e31

08001da4 <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 8001da4:	4770      	bx	lr
 8001da6:	46c0      	nop			@ (mov r8, r8)

08001da8 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001da8:	2150      	movs	r1, #80	@ 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001daa:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8001dac:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001dae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001db0:	4211      	tst	r1, r2
 8001db2:	d10e      	bne.n	8001dd2 <ADC_DMAConvCplt+0x2a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001db4:	2280      	movs	r2, #128	@ 0x80
 8001db6:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001db8:	0092      	lsls	r2, r2, #2
 8001dba:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001dbc:	21c0      	movs	r1, #192	@ 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001dbe:	639a      	str	r2, [r3, #56]	@ 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	0109      	lsls	r1, r1, #4
 8001dc4:	68d0      	ldr	r0, [r2, #12]
 8001dc6:	4208      	tst	r0, r1
 8001dc8:	d007      	beq.n	8001dda <ADC_DMAConvCplt+0x32>

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001dca:	0018      	movs	r0, r3
 8001dcc:	f7ff ffea 	bl	8001da4 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001dd0:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	4798      	blx	r3
}
 8001dd8:	e7fa      	b.n	8001dd0 <ADC_DMAConvCplt+0x28>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001dda:	7e99      	ldrb	r1, [r3, #26]
 8001ddc:	2900      	cmp	r1, #0
 8001dde:	d1f4      	bne.n	8001dca <ADC_DMAConvCplt+0x22>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001de0:	6811      	ldr	r1, [r2, #0]
 8001de2:	0709      	lsls	r1, r1, #28
 8001de4:	d5f1      	bpl.n	8001dca <ADC_DMAConvCplt+0x22>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001de6:	6891      	ldr	r1, [r2, #8]
 8001de8:	0749      	lsls	r1, r1, #29
 8001dea:	d40b      	bmi.n	8001e04 <ADC_DMAConvCplt+0x5c>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001dec:	200c      	movs	r0, #12
 8001dee:	6851      	ldr	r1, [r2, #4]
 8001df0:	4381      	bics	r1, r0
 8001df2:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8001df4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001df6:	4908      	ldr	r1, [pc, #32]	@ (8001e18 <ADC_DMAConvCplt+0x70>)
 8001df8:	400a      	ands	r2, r1
 8001dfa:	3104      	adds	r1, #4
 8001dfc:	31ff      	adds	r1, #255	@ 0xff
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e02:	e7e2      	b.n	8001dca <ADC_DMAConvCplt+0x22>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e04:	2120      	movs	r1, #32
 8001e06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	639a      	str	r2, [r3, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e0e:	391f      	subs	r1, #31
 8001e10:	430a      	orrs	r2, r1
 8001e12:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e14:	e7d9      	b.n	8001dca <ADC_DMAConvCplt+0x22>
 8001e16:	46c0      	nop			@ (mov r8, r8)
 8001e18:	fffffefe 	.word	0xfffffefe

08001e1c <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 8001e1c:	4770      	bx	lr
 8001e1e:	46c0      	nop			@ (mov r8, r8)

08001e20 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001e20:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001e22:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8001e24:	f7ff fffa 	bl	8001e1c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e28:	bd10      	pop	{r4, pc}
 8001e2a:	46c0      	nop			@ (mov r8, r8)

08001e2c <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8001e2c:	4770      	bx	lr
 8001e2e:	46c0      	nop			@ (mov r8, r8)

08001e30 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e30:	2240      	movs	r2, #64	@ 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e32:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8001e34:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e36:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	6383      	str	r3, [r0, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001e3c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8001e3e:	3a3c      	subs	r2, #60	@ 0x3c
 8001e40:	4313      	orrs	r3, r2
 8001e42:	63c3      	str	r3, [r0, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001e44:	f7ff fff2 	bl	8001e2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e48:	bd10      	pop	{r4, pc}
 8001e4a:	46c0      	nop			@ (mov r8, r8)

08001e4c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8001e4c:	2300      	movs	r3, #0
{
 8001e4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e50:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8001e52:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001e54:	3334      	adds	r3, #52	@ 0x34
 8001e56:	5cc2      	ldrb	r2, [r0, r3]
{
 8001e58:	0004      	movs	r4, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001e5a:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  __HAL_LOCK(hadc);
 8001e5c:	2a01      	cmp	r2, #1
 8001e5e:	d059      	beq.n	8001f14 <HAL_ADC_ConfigChannel+0xc8>
 8001e60:	2201      	movs	r2, #1
 8001e62:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001e64:	6803      	ldr	r3, [r0, #0]
 8001e66:	6898      	ldr	r0, [r3, #8]
 8001e68:	0740      	lsls	r0, r0, #29
 8001e6a:	d509      	bpl.n	8001e80 <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e6c:	2220      	movs	r2, #32
    tmp_hal_status = HAL_ERROR;
 8001e6e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e70:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001e72:	4313      	orrs	r3, r2
 8001e74:	63a3      	str	r3, [r4, #56]	@ 0x38
  __HAL_UNLOCK(hadc);
 8001e76:	2334      	movs	r3, #52	@ 0x34
 8001e78:	2200      	movs	r2, #0
 8001e7a:	54e2      	strb	r2, [r4, r3]
}
 8001e7c:	b003      	add	sp, #12
 8001e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001e80:	2610      	movs	r6, #16
 8001e82:	4276      	negs	r6, r6
 8001e84:	46b4      	mov	ip, r6
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001e86:	6808      	ldr	r0, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8001e88:	4e32      	ldr	r6, [pc, #200]	@ (8001f54 <HAL_ADC_ConfigChannel+0x108>)
 8001e8a:	684f      	ldr	r7, [r1, #4]
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001e8c:	4082      	lsls	r2, r0
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001e8e:	4484      	add	ip, r0
    if (sConfig->Rank != ADC_RANK_NONE)
 8001e90:	42b7      	cmp	r7, r6
 8001e92:	d027      	beq.n	8001ee4 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001e94:	6a9e      	ldr	r6, [r3, #40]	@ 0x28
 8001e96:	4332      	orrs	r2, r6
 8001e98:	629a      	str	r2, [r3, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001e9a:	2d07      	cmp	r5, #7
 8001e9c:	d91f      	bls.n	8001ede <HAL_ADC_ConfigChannel+0x92>
 8001e9e:	2280      	movs	r2, #128	@ 0x80
 8001ea0:	0552      	lsls	r2, r2, #21
 8001ea2:	4295      	cmp	r5, r2
 8001ea4:	d00c      	beq.n	8001ec0 <HAL_ADC_ConfigChannel+0x74>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001ea6:	2207      	movs	r2, #7
 8001ea8:	688d      	ldr	r5, [r1, #8]
 8001eaa:	6959      	ldr	r1, [r3, #20]
 8001eac:	4011      	ands	r1, r2
 8001eae:	428d      	cmp	r5, r1
 8001eb0:	d006      	beq.n	8001ec0 <HAL_ADC_ConfigChannel+0x74>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001eb2:	6959      	ldr	r1, [r3, #20]
 8001eb4:	4391      	bics	r1, r2
 8001eb6:	6159      	str	r1, [r3, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001eb8:	6959      	ldr	r1, [r3, #20]
 8001eba:	402a      	ands	r2, r5
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	615a      	str	r2, [r3, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001ec0:	4663      	mov	r3, ip
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d809      	bhi.n	8001eda <HAL_ADC_ConfigChannel+0x8e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001ec6:	4b24      	ldr	r3, [pc, #144]	@ (8001f58 <HAL_ADC_ConfigChannel+0x10c>)
 8001ec8:	2180      	movs	r1, #128	@ 0x80
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	2810      	cmp	r0, #16
 8001ece:	d025      	beq.n	8001f1c <HAL_ADC_ConfigChannel+0xd0>
 8001ed0:	2811      	cmp	r0, #17
 8001ed2:	d03a      	beq.n	8001f4a <HAL_ADC_ConfigChannel+0xfe>
 8001ed4:	0449      	lsls	r1, r1, #17
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eda:	2000      	movs	r0, #0
 8001edc:	e7cb      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x2a>
 8001ede:	2d00      	cmp	r5, #0
 8001ee0:	d1ee      	bne.n	8001ec0 <HAL_ADC_ConfigChannel+0x74>
 8001ee2:	e7e0      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0x5a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001ee4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001ee6:	4391      	bics	r1, r2
 8001ee8:	6299      	str	r1, [r3, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001eea:	4663      	mov	r3, ip
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d8f4      	bhi.n	8001eda <HAL_ADC_ConfigChannel+0x8e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001ef0:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <HAL_ADC_ConfigChannel+0x10c>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2810      	cmp	r0, #16
 8001ef6:	d00f      	beq.n	8001f18 <HAL_ADC_ConfigChannel+0xcc>
 8001ef8:	3811      	subs	r0, #17
 8001efa:	1e42      	subs	r2, r0, #1
 8001efc:	4190      	sbcs	r0, r2
 8001efe:	4a17      	ldr	r2, [pc, #92]	@ (8001f5c <HAL_ADC_ConfigChannel+0x110>)
 8001f00:	4240      	negs	r0, r0
 8001f02:	4010      	ands	r0, r2
 8001f04:	4a16      	ldr	r2, [pc, #88]	@ (8001f60 <HAL_ADC_ConfigChannel+0x114>)
 8001f06:	4694      	mov	ip, r2
 8001f08:	4460      	add	r0, ip
 8001f0a:	4018      	ands	r0, r3
 8001f0c:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <HAL_ADC_ConfigChannel+0x10c>)
 8001f0e:	6018      	str	r0, [r3, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f10:	2000      	movs	r0, #0
 8001f12:	e7b0      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 8001f14:	2002      	movs	r0, #2
 8001f16:	e7b1      	b.n	8001e7c <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001f18:	4812      	ldr	r0, [pc, #72]	@ (8001f64 <HAL_ADC_ConfigChannel+0x118>)
 8001f1a:	e7f6      	b.n	8001f0a <HAL_ADC_ConfigChannel+0xbe>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001f1c:	0409      	lsls	r1, r1, #16
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	601a      	str	r2, [r3, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f22:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <HAL_ADC_ConfigChannel+0x11c>)
 8001f24:	4911      	ldr	r1, [pc, #68]	@ (8001f6c <HAL_ADC_ConfigChannel+0x120>)
 8001f26:	6818      	ldr	r0, [r3, #0]
 8001f28:	f7fe f8f6 	bl	8000118 <__udivsi3>
 8001f2c:	0083      	lsls	r3, r0, #2
 8001f2e:	181b      	adds	r3, r3, r0
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001f34:	9b01      	ldr	r3, [sp, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d0cf      	beq.n	8001eda <HAL_ADC_ConfigChannel+0x8e>
            wait_loop_index--;
 8001f3a:	9b01      	ldr	r3, [sp, #4]
 8001f3c:	3b01      	subs	r3, #1
 8001f3e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001f40:	9b01      	ldr	r3, [sp, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1f9      	bne.n	8001f3a <HAL_ADC_ConfigChannel+0xee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f46:	2000      	movs	r0, #0
 8001f48:	e795      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x2a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001f4a:	03c9      	lsls	r1, r1, #15
 8001f4c:	430a      	orrs	r2, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f4e:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001f50:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f52:	e790      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x2a>
 8001f54:	00001001 	.word	0x00001001
 8001f58:	40012708 	.word	0x40012708
 8001f5c:	ff400000 	.word	0xff400000
 8001f60:	ffbfffff 	.word	0xffbfffff
 8001f64:	ff7fffff 	.word	0xff7fffff
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	000f4240 	.word	0x000f4240

08001f70 <HAL_ADCEx_Calibration_Start>:
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f70:	2334      	movs	r3, #52	@ 0x34
{
 8001f72:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8001f74:	5cc2      	ldrb	r2, [r0, r3]
{
 8001f76:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001f78:	2a01      	cmp	r2, #1
 8001f7a:	d04e      	beq.n	800201a <HAL_ADCEx_Calibration_Start+0xaa>
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	54c2      	strb	r2, [r0, r3]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f80:	6803      	ldr	r3, [r0, #0]
 8001f82:	3202      	adds	r2, #2
 8001f84:	6899      	ldr	r1, [r3, #8]
 8001f86:	400a      	ands	r2, r1
 8001f88:	2a01      	cmp	r2, #1
 8001f8a:	d105      	bne.n	8001f98 <HAL_ADCEx_Calibration_Start+0x28>
 8001f8c:	6819      	ldr	r1, [r3, #0]
 8001f8e:	420a      	tst	r2, r1
 8001f90:	d12e      	bne.n	8001ff0 <HAL_ADCEx_Calibration_Start+0x80>
 8001f92:	68da      	ldr	r2, [r3, #12]
 8001f94:	0412      	lsls	r2, r2, #16
 8001f96:	d42b      	bmi.n	8001ff0 <HAL_ADCEx_Calibration_Start+0x80>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001f98:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001f9a:	4921      	ldr	r1, [pc, #132]	@ (8002020 <HAL_ADCEx_Calibration_Start+0xb0>)
 8001f9c:	400a      	ands	r2, r1
 8001f9e:	3106      	adds	r1, #6
 8001fa0:	31ff      	adds	r1, #255	@ 0xff
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	63a2      	str	r2, [r4, #56]	@ 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001fa6:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	3101      	adds	r1, #1
 8001fac:	438a      	bics	r2, r1
 8001fae:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001fb0:	2280      	movs	r2, #128	@ 0x80
 8001fb2:	6899      	ldr	r1, [r3, #8]
 8001fb4:	0612      	lsls	r2, r2, #24
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001fba:	f7ff fd95 	bl	8001ae8 <HAL_GetTick>
 8001fbe:	0005      	movs	r5, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001fc0:	6823      	ldr	r3, [r4, #0]
 8001fc2:	689a      	ldr	r2, [r3, #8]
 8001fc4:	2a00      	cmp	r2, #0
 8001fc6:	da1c      	bge.n	8002002 <HAL_ADCEx_Calibration_Start+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001fc8:	f7ff fd8e 	bl	8001ae8 <HAL_GetTick>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001fcc:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001fce:	1b40      	subs	r0, r0, r5
 8001fd0:	2802      	cmp	r0, #2
 8001fd2:	d9f6      	bls.n	8001fc2 <HAL_ADCEx_Calibration_Start+0x52>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	2a00      	cmp	r2, #0
 8001fd8:	daf3      	bge.n	8001fc2 <HAL_ADCEx_Calibration_Start+0x52>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001fda:	2212      	movs	r2, #18
 8001fdc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);

          return HAL_ERROR;
 8001fde:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 8001fe0:	4393      	bics	r3, r2
 8001fe2:	3a02      	subs	r2, #2
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	63a3      	str	r3, [r4, #56]	@ 0x38
          __HAL_UNLOCK(hadc);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2334      	movs	r3, #52	@ 0x34
 8001fec:	54e2      	strb	r2, [r4, r3]
          return HAL_ERROR;
 8001fee:	e007      	b.n	8002000 <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ff0:	2220      	movs	r2, #32
    
    tmp_hal_status = HAL_ERROR;
 8001ff2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ff4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	63a3      	str	r3, [r4, #56]	@ 0x38
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ffa:	2334      	movs	r3, #52	@ 0x34
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8002000:	bd70      	pop	{r4, r5, r6, pc}
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002002:	2203      	movs	r2, #3
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8002004:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002006:	4016      	ands	r6, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8002008:	430e      	orrs	r6, r1
 800200a:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 800200c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800200e:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8002010:	4393      	bics	r3, r2
 8002012:	3a02      	subs	r2, #2
 8002014:	4313      	orrs	r3, r2
 8002016:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002018:	e7ef      	b.n	8001ffa <HAL_ADCEx_Calibration_Start+0x8a>
  __HAL_LOCK(hadc);
 800201a:	2002      	movs	r0, #2
 800201c:	e7f0      	b.n	8002000 <HAL_ADCEx_Calibration_Start+0x90>
 800201e:	46c0      	nop			@ (mov r8, r8)
 8002020:	fffffefd 	.word	0xfffffefd

08002024 <HAL_NVIC_SetPriority>:
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002024:	22ff      	movs	r2, #255	@ 0xff
 8002026:	2303      	movs	r3, #3
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002028:	b510      	push	{r4, lr}
 800202a:	0014      	movs	r4, r2
 800202c:	4003      	ands	r3, r0
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002032:	0189      	lsls	r1, r1, #6
 8002034:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002036:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002038:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 800203a:	2800      	cmp	r0, #0
 800203c:	db0b      	blt.n	8002056 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800203e:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <HAL_NVIC_SetPriority+0x4c>)
 8002040:	21c0      	movs	r1, #192	@ 0xc0
 8002042:	469c      	mov	ip, r3
 8002044:	0880      	lsrs	r0, r0, #2
 8002046:	0080      	lsls	r0, r0, #2
 8002048:	4460      	add	r0, ip
 800204a:	0089      	lsls	r1, r1, #2
 800204c:	5843      	ldr	r3, [r0, r1]
 800204e:	4023      	ands	r3, r4
 8002050:	4313      	orrs	r3, r2
 8002052:	5043      	str	r3, [r0, r1]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8002054:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002056:	230f      	movs	r3, #15
 8002058:	4906      	ldr	r1, [pc, #24]	@ (8002074 <HAL_NVIC_SetPriority+0x50>)
 800205a:	4003      	ands	r3, r0
 800205c:	468c      	mov	ip, r1
 800205e:	3b08      	subs	r3, #8
 8002060:	089b      	lsrs	r3, r3, #2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4463      	add	r3, ip
 8002066:	69d9      	ldr	r1, [r3, #28]
 8002068:	400c      	ands	r4, r1
 800206a:	4314      	orrs	r4, r2
 800206c:	61dc      	str	r4, [r3, #28]
 800206e:	e7f1      	b.n	8002054 <HAL_NVIC_SetPriority+0x30>
 8002070:	e000e100 	.word	0xe000e100
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002078:	2800      	cmp	r0, #0
 800207a:	db05      	blt.n	8002088 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800207c:	221f      	movs	r2, #31
 800207e:	2301      	movs	r3, #1
 8002080:	4002      	ands	r2, r0
 8002082:	4093      	lsls	r3, r2
 8002084:	4a01      	ldr	r2, [pc, #4]	@ (800208c <HAL_NVIC_EnableIRQ+0x14>)
 8002086:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002088:	4770      	bx	lr
 800208a:	46c0      	nop			@ (mov r8, r8)
 800208c:	e000e100 	.word	0xe000e100

08002090 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002090:	2280      	movs	r2, #128	@ 0x80
 8002092:	1e43      	subs	r3, r0, #1
 8002094:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8002096:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002098:	4293      	cmp	r3, r2
 800209a:	d20e      	bcs.n	80020ba <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800209c:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800209e:	4a07      	ldr	r2, [pc, #28]	@ (80020bc <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020a0:	4807      	ldr	r0, [pc, #28]	@ (80020c0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020a2:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020a4:	6a03      	ldr	r3, [r0, #32]
 80020a6:	0609      	lsls	r1, r1, #24
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	0a1b      	lsrs	r3, r3, #8
 80020ac:	430b      	orrs	r3, r1
 80020ae:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020b0:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020b2:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020b4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020b6:	3307      	adds	r3, #7
 80020b8:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80020ba:	4770      	bx	lr
 80020bc:	e000e010 	.word	0xe000e010
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020c4:	b570      	push	{r4, r5, r6, lr}
 80020c6:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80020c8:	d027      	beq.n	800211a <HAL_DMA_Init+0x56>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020ca:	2521      	movs	r5, #33	@ 0x21
 80020cc:	2302      	movs	r3, #2
 80020ce:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80020d0:	6800      	ldr	r0, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80020d2:	4b13      	ldr	r3, [pc, #76]	@ (8002120 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 80020d4:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80020d6:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80020d8:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 80020da:	6863      	ldr	r3, [r4, #4]
 80020dc:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020de:	68e1      	ldr	r1, [r4, #12]
 80020e0:	430b      	orrs	r3, r1
 80020e2:	6921      	ldr	r1, [r4, #16]
 80020e4:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020e6:	6961      	ldr	r1, [r4, #20]
 80020e8:	430b      	orrs	r3, r1
 80020ea:	69a1      	ldr	r1, [r4, #24]
 80020ec:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80020ee:	69e1      	ldr	r1, [r4, #28]
 80020f0:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 80020f2:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80020f4:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002124 <HAL_DMA_Init+0x60>)
 80020f8:	2114      	movs	r1, #20
 80020fa:	469c      	mov	ip, r3
 80020fc:	4460      	add	r0, ip
 80020fe:	f7fe f80b 	bl	8000118 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002102:	4b09      	ldr	r3, [pc, #36]	@ (8002128 <HAL_DMA_Init+0x64>)
  hdma->State = HAL_DMA_STATE_READY;
 8002104:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 8002106:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002108:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800210a:	0080      	lsls	r0, r0, #2
 800210c:	6420      	str	r0, [r4, #64]	@ 0x40
  return HAL_OK;
 800210e:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002110:	63a3      	str	r3, [r4, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8002112:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8002114:	321f      	adds	r2, #31
 8002116:	54a3      	strb	r3, [r4, r2]
}
 8002118:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800211a:	2001      	movs	r0, #1
 800211c:	e7fc      	b.n	8002118 <HAL_DMA_Init+0x54>
 800211e:	46c0      	nop			@ (mov r8, r8)
 8002120:	ffffc00f 	.word	0xffffc00f
 8002124:	bffdfff8 	.word	0xbffdfff8
 8002128:	40020000 	.word	0x40020000

0800212c <HAL_DMA_Start>:
{
 800212c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 800212e:	2420      	movs	r4, #32
 8002130:	5d05      	ldrb	r5, [r0, r4]
 8002132:	2d01      	cmp	r5, #1
 8002134:	d008      	beq.n	8002148 <HAL_DMA_Start+0x1c>
 8002136:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8002138:	2721      	movs	r7, #33	@ 0x21
  __HAL_LOCK(hdma);
 800213a:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 800213c:	5dc5      	ldrb	r5, [r0, r7]
 800213e:	b2ee      	uxtb	r6, r5
 8002140:	2d01      	cmp	r5, #1
 8002142:	d003      	beq.n	800214c <HAL_DMA_Start+0x20>
    __HAL_UNLOCK(hdma);
 8002144:	2300      	movs	r3, #0
 8002146:	5503      	strb	r3, [r0, r4]
  __HAL_LOCK(hdma);
 8002148:	2002      	movs	r0, #2
}
 800214a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800214c:	3c1e      	subs	r4, #30
 800214e:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002150:	2400      	movs	r4, #0
 8002152:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002154:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002156:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002158:	6825      	ldr	r5, [r4, #0]
 800215a:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800215c:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800215e:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002160:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8002162:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8002164:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002166:	6843      	ldr	r3, [r0, #4]
 8002168:	2b10      	cmp	r3, #16
 800216a:	d007      	beq.n	800217c <HAL_DMA_Start+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800216c:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 800216e:	60e2      	str	r2, [r4, #12]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002170:	2201      	movs	r2, #1
 8002172:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002174:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002176:	4313      	orrs	r3, r2
 8002178:	6023      	str	r3, [r4, #0]
 800217a:	e7e6      	b.n	800214a <HAL_DMA_Start+0x1e>
    hdma->Instance->CPAR = DstAddress;
 800217c:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800217e:	60e1      	str	r1, [r4, #12]
 8002180:	e7f6      	b.n	8002170 <HAL_DMA_Start+0x44>
 8002182:	46c0      	nop			@ (mov r8, r8)

08002184 <HAL_DMA_Start_IT>:
{
 8002184:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8002186:	2420      	movs	r4, #32
 8002188:	5d05      	ldrb	r5, [r0, r4]
 800218a:	2d01      	cmp	r5, #1
 800218c:	d008      	beq.n	80021a0 <HAL_DMA_Start_IT+0x1c>
 800218e:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8002190:	2721      	movs	r7, #33	@ 0x21
  __HAL_LOCK(hdma);
 8002192:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8002194:	5dc5      	ldrb	r5, [r0, r7]
 8002196:	b2ee      	uxtb	r6, r5
 8002198:	2d01      	cmp	r5, #1
 800219a:	d003      	beq.n	80021a4 <HAL_DMA_Start_IT+0x20>
    __HAL_UNLOCK(hdma);
 800219c:	2300      	movs	r3, #0
 800219e:	5503      	strb	r3, [r0, r4]
  __HAL_LOCK(hdma);
 80021a0:	2002      	movs	r0, #2
}
 80021a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80021a4:	3c1e      	subs	r4, #30
 80021a6:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021a8:	2400      	movs	r4, #0
 80021aa:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80021ac:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80021ae:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80021b0:	6825      	ldr	r5, [r4, #0]
 80021b2:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80021b4:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80021b6:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80021b8:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 80021ba:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 80021bc:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021be:	6843      	ldr	r3, [r0, #4]
 80021c0:	2b10      	cmp	r3, #16
 80021c2:	d00e      	beq.n	80021e2 <HAL_DMA_Start_IT+0x5e>
    if (NULL != hdma->XferHalfCpltCallback)
 80021c4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = SrcAddress;
 80021c6:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80021c8:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00e      	beq.n	80021ec <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80021ce:	220e      	movs	r2, #14
 80021d0:	6823      	ldr	r3, [r4, #0]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80021d6:	2201      	movs	r2, #1
 80021d8:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021da:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 80021dc:	4313      	orrs	r3, r2
 80021de:	6023      	str	r3, [r4, #0]
 80021e0:	e7df      	b.n	80021a2 <HAL_DMA_Start_IT+0x1e>
    if (NULL != hdma->XferHalfCpltCallback)
 80021e2:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = DstAddress;
 80021e4:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80021e6:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1f0      	bne.n	80021ce <HAL_DMA_Start_IT+0x4a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80021ec:	220a      	movs	r2, #10
 80021ee:	6823      	ldr	r3, [r4, #0]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80021f4:	6823      	ldr	r3, [r4, #0]
 80021f6:	3a06      	subs	r2, #6
 80021f8:	4393      	bics	r3, r2
 80021fa:	6023      	str	r3, [r4, #0]
 80021fc:	e7eb      	b.n	80021d6 <HAL_DMA_Start_IT+0x52>
 80021fe:	46c0      	nop			@ (mov r8, r8)

08002200 <HAL_DMA_IRQHandler>:
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002200:	2104      	movs	r1, #4
{
 8002202:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002204:	000c      	movs	r4, r1
 8002206:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002208:	6bc7      	ldr	r7, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800220a:	409c      	lsls	r4, r3
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800220c:	683a      	ldr	r2, [r7, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800220e:	6806      	ldr	r6, [r0, #0]
 8002210:	6835      	ldr	r5, [r6, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002212:	4222      	tst	r2, r4
 8002214:	d00d      	beq.n	8002232 <HAL_DMA_IRQHandler+0x32>
 8002216:	4229      	tst	r1, r5
 8002218:	d00b      	beq.n	8002232 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800221a:	6833      	ldr	r3, [r6, #0]
 800221c:	069b      	lsls	r3, r3, #26
 800221e:	d402      	bmi.n	8002226 <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002220:	6833      	ldr	r3, [r6, #0]
 8002222:	438b      	bics	r3, r1
 8002224:	6033      	str	r3, [r6, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8002226:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002228:	607c      	str	r4, [r7, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 800222a:	2b00      	cmp	r3, #0
 800222c:	d000      	beq.n	8002230 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 800222e:	4798      	blx	r3
}
 8002230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002232:	2102      	movs	r1, #2
 8002234:	000c      	movs	r4, r1
 8002236:	409c      	lsls	r4, r3
 8002238:	4222      	tst	r2, r4
 800223a:	d014      	beq.n	8002266 <HAL_DMA_IRQHandler+0x66>
 800223c:	4229      	tst	r1, r5
 800223e:	d012      	beq.n	8002266 <HAL_DMA_IRQHandler+0x66>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002240:	6833      	ldr	r3, [r6, #0]
 8002242:	069b      	lsls	r3, r3, #26
 8002244:	d406      	bmi.n	8002254 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002246:	220a      	movs	r2, #10
 8002248:	6833      	ldr	r3, [r6, #0]
 800224a:	4393      	bics	r3, r2
 800224c:	6033      	str	r3, [r6, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800224e:	2321      	movs	r3, #33	@ 0x21
 8002250:	3a09      	subs	r2, #9
 8002252:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8002254:	2320      	movs	r3, #32
 8002256:	2200      	movs	r2, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002258:	607c      	str	r4, [r7, #4]
    __HAL_UNLOCK(hdma);
 800225a:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferCpltCallback != NULL)
 800225c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800225e:	2b00      	cmp	r3, #0
 8002260:	d0e6      	beq.n	8002230 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8002262:	4798      	blx	r3
 8002264:	e7e4      	b.n	8002230 <HAL_DMA_IRQHandler+0x30>
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002266:	2108      	movs	r1, #8
 8002268:	000c      	movs	r4, r1
 800226a:	409c      	lsls	r4, r3
 800226c:	4222      	tst	r2, r4
 800226e:	d0df      	beq.n	8002230 <HAL_DMA_IRQHandler+0x30>
 8002270:	4229      	tst	r1, r5
 8002272:	d0dd      	beq.n	8002230 <HAL_DMA_IRQHandler+0x30>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002274:	6832      	ldr	r2, [r6, #0]
 8002276:	3106      	adds	r1, #6
 8002278:	438a      	bics	r2, r1
 800227a:	6032      	str	r2, [r6, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800227c:	2201      	movs	r2, #1
 800227e:	0011      	movs	r1, r2
 8002280:	4099      	lsls	r1, r3
    hdma->State = HAL_DMA_STATE_READY;
 8002282:	2321      	movs	r3, #33	@ 0x21
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002284:	6079      	str	r1, [r7, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002286:	6382      	str	r2, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002288:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 800228a:	2200      	movs	r2, #0
 800228c:	3b01      	subs	r3, #1
 800228e:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8002290:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002292:	2b00      	cmp	r3, #0
 8002294:	d0cc      	beq.n	8002230 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8002296:	4798      	blx	r3
 8002298:	e7ca      	b.n	8002230 <HAL_DMA_IRQHandler+0x30>
 800229a:	46c0      	nop			@ (mov r8, r8)

0800229c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800229c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800229e:	46de      	mov	lr, fp
 80022a0:	4657      	mov	r7, sl
 80022a2:	464e      	mov	r6, r9
 80022a4:	4645      	mov	r5, r8
 80022a6:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022a8:	680a      	ldr	r2, [r1, #0]
{
 80022aa:	468b      	mov	fp, r1
 80022ac:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ae:	2a00      	cmp	r2, #0
 80022b0:	d079      	beq.n	80023a6 <HAL_GPIO_Init+0x10a>
 80022b2:	2190      	movs	r1, #144	@ 0x90
  uint32_t position = 0x00u;
 80022b4:	2300      	movs	r3, #0
 80022b6:	05c9      	lsls	r1, r1, #23
 80022b8:	4288      	cmp	r0, r1
 80022ba:	d100      	bne.n	80022be <HAL_GPIO_Init+0x22>
 80022bc:	e0d6      	b.n	800246c <HAL_GPIO_Init+0x1d0>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022be:	49d3      	ldr	r1, [pc, #844]	@ (800260c <HAL_GPIO_Init+0x370>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022c0:	4fd3      	ldr	r7, [pc, #844]	@ (8002610 <HAL_GPIO_Init+0x374>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022c2:	468c      	mov	ip, r1
 80022c4:	4659      	mov	r1, fp
 80022c6:	9102      	str	r1, [sp, #8]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022c8:	2101      	movs	r1, #1
 80022ca:	4099      	lsls	r1, r3
 80022cc:	4688      	mov	r8, r1
 80022ce:	4011      	ands	r1, r2
 80022d0:	9100      	str	r1, [sp, #0]
    if (iocurrent != 0x00u)
 80022d2:	4641      	mov	r1, r8
 80022d4:	420a      	tst	r2, r1
 80022d6:	d062      	beq.n	800239e <HAL_GPIO_Init+0x102>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80022d8:	9c02      	ldr	r4, [sp, #8]
 80022da:	005d      	lsls	r5, r3, #1
 80022dc:	6861      	ldr	r1, [r4, #4]
 80022de:	468b      	mov	fp, r1
 80022e0:	2103      	movs	r1, #3
 80022e2:	465c      	mov	r4, fp
 80022e4:	4021      	ands	r1, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80022e6:	2403      	movs	r4, #3
 80022e8:	40ac      	lsls	r4, r5
 80022ea:	43e4      	mvns	r4, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80022ec:	1e4e      	subs	r6, r1, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80022ee:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80022f0:	2e01      	cmp	r6, #1
 80022f2:	d95f      	bls.n	80023b4 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022f4:	2903      	cmp	r1, #3
 80022f6:	d000      	beq.n	80022fa <HAL_GPIO_Init+0x5e>
 80022f8:	e17b      	b.n	80025f2 <HAL_GPIO_Init+0x356>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022fa:	40a9      	lsls	r1, r5
      temp = GPIOx->MODER;
 80022fc:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022fe:	9c01      	ldr	r4, [sp, #4]
 8002300:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002302:	4321      	orrs	r1, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002304:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8002306:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002308:	4659      	mov	r1, fp
 800230a:	02a4      	lsls	r4, r4, #10
 800230c:	4221      	tst	r1, r4
 800230e:	d046      	beq.n	800239e <HAL_GPIO_Init+0x102>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002310:	4661      	mov	r1, ip
 8002312:	2401      	movs	r4, #1
 8002314:	4665      	mov	r5, ip
 8002316:	6989      	ldr	r1, [r1, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002318:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231a:	4321      	orrs	r1, r4
 800231c:	61a9      	str	r1, [r5, #24]
 800231e:	69a9      	ldr	r1, [r5, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002320:	2503      	movs	r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002322:	4021      	ands	r1, r4
 8002324:	4cbb      	ldr	r4, [pc, #748]	@ (8002614 <HAL_GPIO_Init+0x378>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002326:	401d      	ands	r5, r3
 8002328:	46a0      	mov	r8, r4
 800232a:	00ad      	lsls	r5, r5, #2
 800232c:	40ae      	lsls	r6, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800232e:	9105      	str	r1, [sp, #20]
 8002330:	9905      	ldr	r1, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002332:	0899      	lsrs	r1, r3, #2
 8002334:	0089      	lsls	r1, r1, #2
 8002336:	4441      	add	r1, r8
 8002338:	688c      	ldr	r4, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800233a:	43b4      	bics	r4, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800233c:	4eb6      	ldr	r6, [pc, #728]	@ (8002618 <HAL_GPIO_Init+0x37c>)
 800233e:	42b0      	cmp	r0, r6
 8002340:	d100      	bne.n	8002344 <HAL_GPIO_Init+0xa8>
 8002342:	e08f      	b.n	8002464 <HAL_GPIO_Init+0x1c8>
 8002344:	4eb5      	ldr	r6, [pc, #724]	@ (800261c <HAL_GPIO_Init+0x380>)
 8002346:	42b0      	cmp	r0, r6
 8002348:	d100      	bne.n	800234c <HAL_GPIO_Init+0xb0>
 800234a:	e079      	b.n	8002440 <HAL_GPIO_Init+0x1a4>
 800234c:	4eb4      	ldr	r6, [pc, #720]	@ (8002620 <HAL_GPIO_Init+0x384>)
 800234e:	42b0      	cmp	r0, r6
 8002350:	d100      	bne.n	8002354 <HAL_GPIO_Init+0xb8>
 8002352:	e146      	b.n	80025e2 <HAL_GPIO_Init+0x346>
 8002354:	4eb3      	ldr	r6, [pc, #716]	@ (8002624 <HAL_GPIO_Init+0x388>)
 8002356:	42b0      	cmp	r0, r6
 8002358:	d100      	bne.n	800235c <HAL_GPIO_Init+0xc0>
 800235a:	e146      	b.n	80025ea <HAL_GPIO_Init+0x34e>
 800235c:	2605      	movs	r6, #5
 800235e:	40ae      	lsls	r6, r5
 8002360:	4334      	orrs	r4, r6
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002362:	2680      	movs	r6, #128	@ 0x80
 8002364:	465d      	mov	r5, fp
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002366:	608c      	str	r4, [r1, #8]
        temp &= ~(iocurrent);
 8002368:	9c00      	ldr	r4, [sp, #0]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800236a:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 800236c:	43e4      	mvns	r4, r4
        temp = EXTI->RTSR;
 800236e:	68b9      	ldr	r1, [r7, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002370:	4235      	tst	r5, r6
 8002372:	d000      	beq.n	8002376 <HAL_GPIO_Init+0xda>
 8002374:	e073      	b.n	800245e <HAL_GPIO_Init+0x1c2>
        temp &= ~(iocurrent);
 8002376:	4021      	ands	r1, r4
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002378:	465d      	mov	r5, fp
        EXTI->RTSR = temp;
 800237a:	60b9      	str	r1, [r7, #8]
        temp = EXTI->FTSR;
 800237c:	68f9      	ldr	r1, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800237e:	02ad      	lsls	r5, r5, #10
 8002380:	d46a      	bmi.n	8002458 <HAL_GPIO_Init+0x1bc>
        temp &= ~(iocurrent);
 8002382:	4021      	ands	r1, r4
        EXTI->FTSR = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002384:	465d      	mov	r5, fp
        EXTI->FTSR = temp;
 8002386:	60f9      	str	r1, [r7, #12]
        temp = EXTI->EMR;
 8002388:	6879      	ldr	r1, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800238a:	03ad      	lsls	r5, r5, #14
 800238c:	d461      	bmi.n	8002452 <HAL_GPIO_Init+0x1b6>
        temp &= ~(iocurrent);
 800238e:	4021      	ands	r1, r4
        }
        EXTI->EMR = temp;

        temp = EXTI->IMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002390:	465d      	mov	r5, fp
        EXTI->EMR = temp;
 8002392:	6079      	str	r1, [r7, #4]
        temp = EXTI->IMR;
 8002394:	6839      	ldr	r1, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002396:	03ed      	lsls	r5, r5, #15
 8002398:	d456      	bmi.n	8002448 <HAL_GPIO_Init+0x1ac>
        temp &= ~(iocurrent);
 800239a:	4021      	ands	r1, r4
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 800239c:	6039      	str	r1, [r7, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800239e:	0011      	movs	r1, r2
      }
    }

    position++;
 80023a0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023a2:	40d9      	lsrs	r1, r3
 80023a4:	d190      	bne.n	80022c8 <HAL_GPIO_Init+0x2c>
  } 
}
 80023a6:	b007      	add	sp, #28
 80023a8:	bcf0      	pop	{r4, r5, r6, r7}
 80023aa:	46bb      	mov	fp, r7
 80023ac:	46b2      	mov	sl, r6
 80023ae:	46a9      	mov	r9, r5
 80023b0:	46a0      	mov	r8, r4
 80023b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 80023b4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80023b6:	4026      	ands	r6, r4
 80023b8:	46b2      	mov	sl, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023ba:	9e02      	ldr	r6, [sp, #8]
 80023bc:	68f6      	ldr	r6, [r6, #12]
 80023be:	40ae      	lsls	r6, r5
 80023c0:	46b1      	mov	r9, r6
 80023c2:	4656      	mov	r6, sl
 80023c4:	464c      	mov	r4, r9
 80023c6:	4326      	orrs	r6, r4
        GPIOx->OSPEEDR = temp;
 80023c8:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80023ca:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023cc:	0026      	movs	r6, r4
 80023ce:	4644      	mov	r4, r8
 80023d0:	43a6      	bics	r6, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023d2:	465c      	mov	r4, fp
 80023d4:	0924      	lsrs	r4, r4, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023d6:	46b1      	mov	r9, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023d8:	0026      	movs	r6, r4
 80023da:	2401      	movs	r4, #1
 80023dc:	4026      	ands	r6, r4
 80023de:	409e      	lsls	r6, r3
 80023e0:	46b0      	mov	r8, r6
 80023e2:	464e      	mov	r6, r9
 80023e4:	4644      	mov	r4, r8
 80023e6:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 80023e8:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 80023ea:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80023ec:	0026      	movs	r6, r4
 80023ee:	9c01      	ldr	r4, [sp, #4]
 80023f0:	4026      	ands	r6, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023f2:	9c02      	ldr	r4, [sp, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80023f4:	46b1      	mov	r9, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023f6:	68a4      	ldr	r4, [r4, #8]
 80023f8:	0026      	movs	r6, r4
 80023fa:	40ae      	lsls	r6, r5
 80023fc:	46b0      	mov	r8, r6
 80023fe:	464e      	mov	r6, r9
 8002400:	4644      	mov	r4, r8
 8002402:	4326      	orrs	r6, r4
        GPIOx->PUPDR = temp;
 8002404:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002406:	2902      	cmp	r1, #2
 8002408:	d000      	beq.n	800240c <HAL_GPIO_Init+0x170>
 800240a:	e776      	b.n	80022fa <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3u];
 800240c:	08dc      	lsrs	r4, r3, #3
 800240e:	00a4      	lsls	r4, r4, #2
 8002410:	46a0      	mov	r8, r4
 8002412:	4480      	add	r8, r0
 8002414:	4644      	mov	r4, r8
 8002416:	6a26      	ldr	r6, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002418:	2407      	movs	r4, #7
 800241a:	401c      	ands	r4, r3
 800241c:	00a4      	lsls	r4, r4, #2
 800241e:	46a1      	mov	r9, r4
        temp = GPIOx->AFR[position >> 3u];
 8002420:	9603      	str	r6, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002422:	240f      	movs	r4, #15
 8002424:	464e      	mov	r6, r9
 8002426:	40b4      	lsls	r4, r6
 8002428:	9e03      	ldr	r6, [sp, #12]
 800242a:	43a6      	bics	r6, r4
 800242c:	9603      	str	r6, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800242e:	464e      	mov	r6, r9
 8002430:	9c02      	ldr	r4, [sp, #8]
 8002432:	6924      	ldr	r4, [r4, #16]
 8002434:	40b4      	lsls	r4, r6
 8002436:	9e03      	ldr	r6, [sp, #12]
 8002438:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 800243a:	4644      	mov	r4, r8
 800243c:	6226      	str	r6, [r4, #32]
 800243e:	e75c      	b.n	80022fa <HAL_GPIO_Init+0x5e>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002440:	2602      	movs	r6, #2
 8002442:	40ae      	lsls	r6, r5
 8002444:	4334      	orrs	r4, r6
 8002446:	e78c      	b.n	8002362 <HAL_GPIO_Init+0xc6>
          temp |= iocurrent;
 8002448:	9c00      	ldr	r4, [sp, #0]
 800244a:	430c      	orrs	r4, r1
 800244c:	0021      	movs	r1, r4
        EXTI->IMR = temp;
 800244e:	6039      	str	r1, [r7, #0]
 8002450:	e7a5      	b.n	800239e <HAL_GPIO_Init+0x102>
          temp |= iocurrent;
 8002452:	9d00      	ldr	r5, [sp, #0]
 8002454:	4329      	orrs	r1, r5
 8002456:	e79b      	b.n	8002390 <HAL_GPIO_Init+0xf4>
          temp |= iocurrent;
 8002458:	9d00      	ldr	r5, [sp, #0]
 800245a:	4329      	orrs	r1, r5
 800245c:	e792      	b.n	8002384 <HAL_GPIO_Init+0xe8>
          temp |= iocurrent;
 800245e:	9d00      	ldr	r5, [sp, #0]
 8002460:	4329      	orrs	r1, r5
 8002462:	e789      	b.n	8002378 <HAL_GPIO_Init+0xdc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002464:	2601      	movs	r6, #1
 8002466:	40ae      	lsls	r6, r5
 8002468:	4334      	orrs	r4, r6
 800246a:	e77a      	b.n	8002362 <HAL_GPIO_Init+0xc6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800246c:	4967      	ldr	r1, [pc, #412]	@ (800260c <HAL_GPIO_Init+0x370>)
  uint32_t position = 0x00u;
 800246e:	2300      	movs	r3, #0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002470:	468a      	mov	sl, r1
        temp = EXTI->RTSR;
 8002472:	4659      	mov	r1, fp
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002474:	2701      	movs	r7, #1
        temp = EXTI->RTSR;
 8002476:	9102      	str	r1, [sp, #8]
 8002478:	e048      	b.n	800250c <HAL_GPIO_Init+0x270>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800247a:	2903      	cmp	r1, #3
 800247c:	d000      	beq.n	8002480 <HAL_GPIO_Init+0x1e4>
 800247e:	e0d3      	b.n	8002628 <HAL_GPIO_Init+0x38c>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002480:	40a9      	lsls	r1, r5
      temp = GPIOx->MODER;
 8002482:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002484:	9c01      	ldr	r4, [sp, #4]
 8002486:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002488:	4321      	orrs	r1, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800248a:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 800248c:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800248e:	4659      	mov	r1, fp
 8002490:	02a4      	lsls	r4, r4, #10
 8002492:	4221      	tst	r1, r4
 8002494:	d035      	beq.n	8002502 <HAL_GPIO_Init+0x266>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002496:	4651      	mov	r1, sl
 8002498:	4654      	mov	r4, sl
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800249a:	2503      	movs	r5, #3
 800249c:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800249e:	6989      	ldr	r1, [r1, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024a0:	401d      	ands	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a2:	4339      	orrs	r1, r7
 80024a4:	61a1      	str	r1, [r4, #24]
 80024a6:	69a1      	ldr	r1, [r4, #24]
 80024a8:	4c5a      	ldr	r4, [pc, #360]	@ (8002614 <HAL_GPIO_Init+0x378>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024aa:	00ad      	lsls	r5, r5, #2
 80024ac:	46a4      	mov	ip, r4
 80024ae:	40ae      	lsls	r6, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024b0:	465d      	mov	r5, fp
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024b2:	4039      	ands	r1, r7
 80024b4:	9105      	str	r1, [sp, #20]
 80024b6:	9905      	ldr	r1, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 80024b8:	0899      	lsrs	r1, r3, #2
 80024ba:	0089      	lsls	r1, r1, #2
 80024bc:	4461      	add	r1, ip
 80024be:	688c      	ldr	r4, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024c0:	43b4      	bics	r4, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 80024c2:	608c      	str	r4, [r1, #8]
        temp = EXTI->RTSR;
 80024c4:	4952      	ldr	r1, [pc, #328]	@ (8002610 <HAL_GPIO_Init+0x374>)
        temp &= ~(iocurrent);
 80024c6:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 80024c8:	6889      	ldr	r1, [r1, #8]
        temp &= ~(iocurrent);
 80024ca:	43e4      	mvns	r4, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024cc:	02ed      	lsls	r5, r5, #11
 80024ce:	d500      	bpl.n	80024d2 <HAL_GPIO_Init+0x236>
 80024d0:	e084      	b.n	80025dc <HAL_GPIO_Init+0x340>
        temp &= ~(iocurrent);
 80024d2:	4021      	ands	r1, r4
        EXTI->RTSR = temp;
 80024d4:	4d4e      	ldr	r5, [pc, #312]	@ (8002610 <HAL_GPIO_Init+0x374>)
 80024d6:	60a9      	str	r1, [r5, #8]
        temp = EXTI->FTSR;
 80024d8:	68e9      	ldr	r1, [r5, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024da:	465d      	mov	r5, fp
 80024dc:	02ad      	lsls	r5, r5, #10
 80024de:	d47a      	bmi.n	80025d6 <HAL_GPIO_Init+0x33a>
        temp &= ~(iocurrent);
 80024e0:	4021      	ands	r1, r4
        EXTI->FTSR = temp;
 80024e2:	4d4b      	ldr	r5, [pc, #300]	@ (8002610 <HAL_GPIO_Init+0x374>)
 80024e4:	60e9      	str	r1, [r5, #12]
        temp = EXTI->EMR;
 80024e6:	6869      	ldr	r1, [r5, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024e8:	465d      	mov	r5, fp
 80024ea:	03ad      	lsls	r5, r5, #14
 80024ec:	d470      	bmi.n	80025d0 <HAL_GPIO_Init+0x334>
        temp &= ~(iocurrent);
 80024ee:	4021      	ands	r1, r4
        EXTI->EMR = temp;
 80024f0:	4d47      	ldr	r5, [pc, #284]	@ (8002610 <HAL_GPIO_Init+0x374>)
 80024f2:	6069      	str	r1, [r5, #4]
        temp = EXTI->IMR;
 80024f4:	6829      	ldr	r1, [r5, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024f6:	465d      	mov	r5, fp
 80024f8:	03ed      	lsls	r5, r5, #15
 80024fa:	d465      	bmi.n	80025c8 <HAL_GPIO_Init+0x32c>
        temp &= ~(iocurrent);
 80024fc:	4021      	ands	r1, r4
        EXTI->IMR = temp;
 80024fe:	4c44      	ldr	r4, [pc, #272]	@ (8002610 <HAL_GPIO_Init+0x374>)
 8002500:	6021      	str	r1, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002502:	0011      	movs	r1, r2
    position++;
 8002504:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002506:	40d9      	lsrs	r1, r3
 8002508:	d100      	bne.n	800250c <HAL_GPIO_Init+0x270>
 800250a:	e74c      	b.n	80023a6 <HAL_GPIO_Init+0x10a>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800250c:	0039      	movs	r1, r7
 800250e:	4099      	lsls	r1, r3
 8002510:	468c      	mov	ip, r1
 8002512:	4011      	ands	r1, r2
 8002514:	9100      	str	r1, [sp, #0]
    if (iocurrent != 0x00u)
 8002516:	4661      	mov	r1, ip
 8002518:	4211      	tst	r1, r2
 800251a:	d0f2      	beq.n	8002502 <HAL_GPIO_Init+0x266>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800251c:	9902      	ldr	r1, [sp, #8]
 800251e:	005d      	lsls	r5, r3, #1
 8002520:	6849      	ldr	r1, [r1, #4]
 8002522:	468b      	mov	fp, r1
 8002524:	2103      	movs	r1, #3
 8002526:	465c      	mov	r4, fp
 8002528:	4021      	ands	r1, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800252a:	2403      	movs	r4, #3
 800252c:	40ac      	lsls	r4, r5
 800252e:	43e4      	mvns	r4, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002530:	1e4e      	subs	r6, r1, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002532:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002534:	2e01      	cmp	r6, #1
 8002536:	d8a0      	bhi.n	800247a <HAL_GPIO_Init+0x1de>
        temp = GPIOx->OSPEEDR;
 8002538:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800253a:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800253c:	9c02      	ldr	r4, [sp, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800253e:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002540:	68e6      	ldr	r6, [r4, #12]
 8002542:	40ae      	lsls	r6, r5
 8002544:	46b0      	mov	r8, r6
 8002546:	464e      	mov	r6, r9
 8002548:	4644      	mov	r4, r8
 800254a:	4326      	orrs	r6, r4
        GPIOx->OSPEEDR = temp;
 800254c:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800254e:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002550:	0026      	movs	r6, r4
 8002552:	4664      	mov	r4, ip
 8002554:	43a6      	bics	r6, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002556:	465c      	mov	r4, fp
 8002558:	0924      	lsrs	r4, r4, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800255a:	46b0      	mov	r8, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800255c:	0026      	movs	r6, r4
 800255e:	403e      	ands	r6, r7
 8002560:	409e      	lsls	r6, r3
 8002562:	46b4      	mov	ip, r6
 8002564:	4646      	mov	r6, r8
 8002566:	4664      	mov	r4, ip
 8002568:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 800256a:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 800256c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800256e:	0026      	movs	r6, r4
 8002570:	9c01      	ldr	r4, [sp, #4]
 8002572:	4026      	ands	r6, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002574:	9c02      	ldr	r4, [sp, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002576:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002578:	68a4      	ldr	r4, [r4, #8]
 800257a:	0026      	movs	r6, r4
 800257c:	40ae      	lsls	r6, r5
 800257e:	46b4      	mov	ip, r6
 8002580:	4646      	mov	r6, r8
 8002582:	4664      	mov	r4, ip
 8002584:	4326      	orrs	r6, r4
        GPIOx->PUPDR = temp;
 8002586:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002588:	2902      	cmp	r1, #2
 800258a:	d000      	beq.n	800258e <HAL_GPIO_Init+0x2f2>
 800258c:	e778      	b.n	8002480 <HAL_GPIO_Init+0x1e4>
        temp = GPIOx->AFR[position >> 3u];
 800258e:	08dc      	lsrs	r4, r3, #3
 8002590:	00a4      	lsls	r4, r4, #2
 8002592:	46a4      	mov	ip, r4
 8002594:	2490      	movs	r4, #144	@ 0x90
 8002596:	05e4      	lsls	r4, r4, #23
 8002598:	46a0      	mov	r8, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800259a:	44c4      	add	ip, r8
        temp = GPIOx->AFR[position >> 3u];
 800259c:	4664      	mov	r4, ip
 800259e:	6a26      	ldr	r6, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025a0:	2407      	movs	r4, #7
 80025a2:	401c      	ands	r4, r3
 80025a4:	00a4      	lsls	r4, r4, #2
 80025a6:	46a1      	mov	r9, r4
        temp = GPIOx->AFR[position >> 3u];
 80025a8:	9603      	str	r6, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025aa:	240f      	movs	r4, #15
 80025ac:	464e      	mov	r6, r9
 80025ae:	40b4      	lsls	r4, r6
 80025b0:	9e03      	ldr	r6, [sp, #12]
 80025b2:	43a6      	bics	r6, r4
 80025b4:	9603      	str	r6, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025b6:	464e      	mov	r6, r9
 80025b8:	9c02      	ldr	r4, [sp, #8]
 80025ba:	6924      	ldr	r4, [r4, #16]
 80025bc:	40b4      	lsls	r4, r6
 80025be:	9e03      	ldr	r6, [sp, #12]
 80025c0:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 80025c2:	4664      	mov	r4, ip
 80025c4:	6226      	str	r6, [r4, #32]
 80025c6:	e75b      	b.n	8002480 <HAL_GPIO_Init+0x1e4>
          temp |= iocurrent;
 80025c8:	9c00      	ldr	r4, [sp, #0]
 80025ca:	430c      	orrs	r4, r1
 80025cc:	0021      	movs	r1, r4
 80025ce:	e796      	b.n	80024fe <HAL_GPIO_Init+0x262>
          temp |= iocurrent;
 80025d0:	9d00      	ldr	r5, [sp, #0]
 80025d2:	4329      	orrs	r1, r5
 80025d4:	e78c      	b.n	80024f0 <HAL_GPIO_Init+0x254>
          temp |= iocurrent;
 80025d6:	9d00      	ldr	r5, [sp, #0]
 80025d8:	4329      	orrs	r1, r5
 80025da:	e782      	b.n	80024e2 <HAL_GPIO_Init+0x246>
          temp |= iocurrent;
 80025dc:	9d00      	ldr	r5, [sp, #0]
 80025de:	4329      	orrs	r1, r5
 80025e0:	e778      	b.n	80024d4 <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025e2:	2603      	movs	r6, #3
 80025e4:	40ae      	lsls	r6, r5
 80025e6:	4334      	orrs	r4, r6
 80025e8:	e6bb      	b.n	8002362 <HAL_GPIO_Init+0xc6>
 80025ea:	2604      	movs	r6, #4
 80025ec:	40ae      	lsls	r6, r5
 80025ee:	4334      	orrs	r4, r6
 80025f0:	e6b7      	b.n	8002362 <HAL_GPIO_Init+0xc6>
 80025f2:	0026      	movs	r6, r4
        temp = GPIOx->PUPDR;
 80025f4:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80025f6:	4034      	ands	r4, r6
 80025f8:	46a1      	mov	r9, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025fa:	9c02      	ldr	r4, [sp, #8]
 80025fc:	68a4      	ldr	r4, [r4, #8]
 80025fe:	40ac      	lsls	r4, r5
 8002600:	46a0      	mov	r8, r4
 8002602:	464c      	mov	r4, r9
 8002604:	4646      	mov	r6, r8
 8002606:	4334      	orrs	r4, r6
        GPIOx->PUPDR = temp;
 8002608:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800260a:	e676      	b.n	80022fa <HAL_GPIO_Init+0x5e>
 800260c:	40021000 	.word	0x40021000
 8002610:	40010400 	.word	0x40010400
 8002614:	40010000 	.word	0x40010000
 8002618:	48000400 	.word	0x48000400
 800261c:	48000800 	.word	0x48000800
 8002620:	48000c00 	.word	0x48000c00
 8002624:	48001000 	.word	0x48001000
 8002628:	0026      	movs	r6, r4
        temp = GPIOx->PUPDR;
 800262a:	2490      	movs	r4, #144	@ 0x90
 800262c:	05e4      	lsls	r4, r4, #23
 800262e:	46a0      	mov	r8, r4
 8002630:	68e4      	ldr	r4, [r4, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002632:	4034      	ands	r4, r6
 8002634:	46a1      	mov	r9, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002636:	9c02      	ldr	r4, [sp, #8]
 8002638:	68a4      	ldr	r4, [r4, #8]
 800263a:	40ac      	lsls	r4, r5
 800263c:	46a4      	mov	ip, r4
 800263e:	464c      	mov	r4, r9
 8002640:	4666      	mov	r6, ip
 8002642:	4334      	orrs	r4, r6
 8002644:	46a4      	mov	ip, r4
        GPIOx->PUPDR = temp;
 8002646:	4644      	mov	r4, r8
 8002648:	4666      	mov	r6, ip
 800264a:	60e6      	str	r6, [r4, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800264c:	e718      	b.n	8002480 <HAL_GPIO_Init+0x1e4>
 800264e:	46c0      	nop			@ (mov r8, r8)

08002650 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002650:	6900      	ldr	r0, [r0, #16]
 8002652:	4008      	ands	r0, r1
 8002654:	1e43      	subs	r3, r0, #1
 8002656:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002658:	b2c0      	uxtb	r0, r0
  }
 800265a:	4770      	bx	lr

0800265c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800265c:	2a00      	cmp	r2, #0
 800265e:	d001      	beq.n	8002664 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002660:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002662:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002664:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8002666:	e7fc      	b.n	8002662 <HAL_GPIO_WritePin+0x6>

08002668 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002668:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800266a:	0013      	movs	r3, r2
 800266c:	400b      	ands	r3, r1
 800266e:	041b      	lsls	r3, r3, #16
 8002670:	4391      	bics	r1, r2
 8002672:	430b      	orrs	r3, r1
 8002674:	6183      	str	r3, [r0, #24]
}
 8002676:	4770      	bx	lr

08002678 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002678:	4b04      	ldr	r3, [pc, #16]	@ (800268c <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 800267a:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800267c:	695a      	ldr	r2, [r3, #20]
 800267e:	4210      	tst	r0, r2
 8002680:	d100      	bne.n	8002684 <HAL_GPIO_EXTI_IRQHandler+0xc>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8002682:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002684:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002686:	f7fe fbc5 	bl	8000e14 <HAL_GPIO_EXTI_Callback>
}
 800268a:	e7fa      	b.n	8002682 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800268c:	40010400 	.word	0x40010400

08002690 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002690:	b510      	push	{r4, lr}
 8002692:	1e04      	subs	r4, r0, #0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002694:	d052      	beq.n	800273c <HAL_I2C_Init+0xac>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002696:	2341      	movs	r3, #65	@ 0x41
 8002698:	5cc3      	ldrb	r3, [r0, r3]
 800269a:	b2da      	uxtb	r2, r3
 800269c:	2b00      	cmp	r3, #0
 800269e:	d048      	beq.n	8002732 <HAL_I2C_Init+0xa2>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026a0:	2341      	movs	r3, #65	@ 0x41
 80026a2:	2224      	movs	r2, #36	@ 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026a4:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80026a6:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 80026a8:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026aa:	68a0      	ldr	r0, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	438a      	bics	r2, r1
 80026b0:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80026b2:	4923      	ldr	r1, [pc, #140]	@ (8002740 <HAL_I2C_Init+0xb0>)
 80026b4:	6862      	ldr	r2, [r4, #4]
 80026b6:	400a      	ands	r2, r1
 80026b8:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	4921      	ldr	r1, [pc, #132]	@ (8002744 <HAL_I2C_Init+0xb4>)
 80026be:	400a      	ands	r2, r1
 80026c0:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026c2:	68e2      	ldr	r2, [r4, #12]
 80026c4:	2a01      	cmp	r2, #1
 80026c6:	d00b      	beq.n	80026e0 <HAL_I2C_Init+0x50>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026c8:	2184      	movs	r1, #132	@ 0x84
 80026ca:	0209      	lsls	r1, r1, #8
 80026cc:	4301      	orrs	r1, r0
 80026ce:	6099      	str	r1, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026d0:	2a02      	cmp	r2, #2
 80026d2:	d109      	bne.n	80026e8 <HAL_I2C_Init+0x58>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026d4:	2280      	movs	r2, #128	@ 0x80
 80026d6:	6859      	ldr	r1, [r3, #4]
 80026d8:	0112      	lsls	r2, r2, #4
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	e007      	b.n	80026f0 <HAL_I2C_Init+0x60>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026e0:	2280      	movs	r2, #128	@ 0x80
 80026e2:	0212      	lsls	r2, r2, #8
 80026e4:	4302      	orrs	r2, r0
 80026e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026e8:	685a      	ldr	r2, [r3, #4]
 80026ea:	4917      	ldr	r1, [pc, #92]	@ (8002748 <HAL_I2C_Init+0xb8>)
 80026ec:	400a      	ands	r2, r1
 80026ee:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026f0:	6859      	ldr	r1, [r3, #4]
 80026f2:	4a16      	ldr	r2, [pc, #88]	@ (800274c <HAL_I2C_Init+0xbc>)
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 80026f4:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026f6:	430a      	orrs	r2, r1
 80026f8:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026fa:	68da      	ldr	r2, [r3, #12]
 80026fc:	4911      	ldr	r1, [pc, #68]	@ (8002744 <HAL_I2C_Init+0xb4>)
 80026fe:	400a      	ands	r2, r1
 8002700:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002702:	6961      	ldr	r1, [r4, #20]
 8002704:	6922      	ldr	r2, [r4, #16]
 8002706:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002708:	69a1      	ldr	r1, [r4, #24]
 800270a:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800270c:	430a      	orrs	r2, r1
 800270e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002710:	6a21      	ldr	r1, [r4, #32]
 8002712:	69e2      	ldr	r2, [r4, #28]
 8002714:	430a      	orrs	r2, r1
  __HAL_I2C_ENABLE(hi2c);
 8002716:	2101      	movs	r1, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002718:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002720:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002722:	2241      	movs	r2, #65	@ 0x41
 8002724:	311f      	adds	r1, #31
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002726:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002728:	54a1      	strb	r1, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800272a:	3201      	adds	r2, #1
  hi2c->PreviousState = I2C_STATE_NONE;
 800272c:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800272e:	54a3      	strb	r3, [r4, r2]
}
 8002730:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002732:	3340      	adds	r3, #64	@ 0x40
 8002734:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8002736:	f7fe fe55 	bl	80013e4 <HAL_I2C_MspInit>
 800273a:	e7b1      	b.n	80026a0 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 800273c:	2001      	movs	r0, #1
 800273e:	e7f7      	b.n	8002730 <HAL_I2C_Init+0xa0>
 8002740:	f0ffffff 	.word	0xf0ffffff
 8002744:	ffff7fff 	.word	0xffff7fff
 8002748:	fffff7ff 	.word	0xfffff7ff
 800274c:	02008000 	.word	0x02008000

08002750 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002750:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002752:	2441      	movs	r4, #65	@ 0x41
 8002754:	5d03      	ldrb	r3, [r0, r4]
{
 8002756:	468c      	mov	ip, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002758:	b2dd      	uxtb	r5, r3
 800275a:	2b20      	cmp	r3, #32
 800275c:	d11a      	bne.n	8002794 <HAL_I2CEx_ConfigAnalogFilter+0x44>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800275e:	2640      	movs	r6, #64	@ 0x40
 8002760:	5d83      	ldrb	r3, [r0, r6]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d016      	beq.n	8002794 <HAL_I2CEx_ConfigAnalogFilter+0x44>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002766:	2324      	movs	r3, #36	@ 0x24

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002768:	2701      	movs	r7, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 800276a:	5503      	strb	r3, [r0, r4]
    __HAL_I2C_DISABLE(hi2c);
 800276c:	6803      	ldr	r3, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800276e:	490a      	ldr	r1, [pc, #40]	@ (8002798 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	43ba      	bics	r2, r7
 8002774:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	400a      	ands	r2, r1
 800277a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800277c:	4662      	mov	r2, ip
 800277e:	6819      	ldr	r1, [r3, #0]
 8002780:	4311      	orrs	r1, r2
 8002782:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	433a      	orrs	r2, r7
 8002788:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800278a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800278c:	5505      	strb	r5, [r0, r4]
    __HAL_UNLOCK(hi2c);
 800278e:	5583      	strb	r3, [r0, r6]

    return HAL_OK;
 8002790:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002792:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8002794:	2002      	movs	r0, #2
 8002796:	e7fc      	b.n	8002792 <HAL_I2CEx_ConfigAnalogFilter+0x42>
 8002798:	ffffefff 	.word	0xffffefff

0800279c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800279c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800279e:	46ce      	mov	lr, r9
 80027a0:	4647      	mov	r7, r8

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027a2:	2441      	movs	r4, #65	@ 0x41
{
 80027a4:	b580      	push	{r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80027a6:	5d03      	ldrb	r3, [r0, r4]
 80027a8:	b2dd      	uxtb	r5, r3
 80027aa:	2b20      	cmp	r3, #32
 80027ac:	d11f      	bne.n	80027ee <HAL_I2CEx_ConfigDigitalFilter+0x52>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027ae:	2640      	movs	r6, #64	@ 0x40
 80027b0:	5d83      	ldrb	r3, [r0, r6]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d01b      	beq.n	80027ee <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027b6:	2324      	movs	r3, #36	@ 0x24

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80027b8:	2701      	movs	r7, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 80027ba:	5503      	strb	r3, [r0, r4]
    __HAL_I2C_DISABLE(hi2c);
 80027bc:	6802      	ldr	r2, [r0, #0]
 80027be:	46b9      	mov	r9, r7
 80027c0:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80027c2:	0209      	lsls	r1, r1, #8
    __HAL_I2C_DISABLE(hi2c);
 80027c4:	43bb      	bics	r3, r7
 80027c6:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 80027c8:	6813      	ldr	r3, [r2, #0]
 80027ca:	4698      	mov	r8, r3
    tmpreg &= ~(I2C_CR1_DNF);
 80027cc:	4647      	mov	r7, r8
 80027ce:	4b09      	ldr	r3, [pc, #36]	@ (80027f4 <HAL_I2CEx_ConfigDigitalFilter+0x58>)
 80027d0:	401f      	ands	r7, r3
    tmpreg |= DigitalFilter << 8U;
 80027d2:	4339      	orrs	r1, r7

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80027d4:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80027d6:	4649      	mov	r1, r9
 80027d8:	6813      	ldr	r3, [r2, #0]
 80027da:	430b      	orrs	r3, r1
 80027dc:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027de:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80027e0:	5505      	strb	r5, [r0, r4]
    __HAL_UNLOCK(hi2c);
 80027e2:	5583      	strb	r3, [r0, r6]

    return HAL_OK;
 80027e4:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 80027e6:	bcc0      	pop	{r6, r7}
 80027e8:	46b9      	mov	r9, r7
 80027ea:	46b0      	mov	r8, r6
 80027ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80027ee:	2002      	movs	r0, #2
 80027f0:	e7f9      	b.n	80027e6 <HAL_I2CEx_ConfigDigitalFilter+0x4a>
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	fffff0ff 	.word	0xfffff0ff

080027f8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80027f8:	b570      	push	{r4, r5, r6, lr}
 80027fa:	1e04      	subs	r4, r0, #0
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80027fc:	d100      	bne.n	8002800 <HAL_PCD_Init+0x8>
 80027fe:	e0f6      	b.n	80029ee <HAL_PCD_Init+0x1f6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002800:	4b7f      	ldr	r3, [pc, #508]	@ (8002a00 <HAL_PCD_Init+0x208>)
 8002802:	5cc3      	ldrb	r3, [r0, r3]
 8002804:	b2da      	uxtb	r2, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d100      	bne.n	800280c <HAL_PCD_Init+0x14>
 800280a:	e0e6      	b.n	80029da <HAL_PCD_Init+0x1e2>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800280c:	2203      	movs	r2, #3
 800280e:	4b7c      	ldr	r3, [pc, #496]	@ (8002a00 <HAL_PCD_Init+0x208>)
 8002810:	54e2      	strb	r2, [r4, r3]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002812:	6820      	ldr	r0, [r4, #0]
 8002814:	f002 fb90 	bl	8004f38 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002818:	7922      	ldrb	r2, [r4, #4]
 800281a:	2a00      	cmp	r2, #0
 800281c:	d100      	bne.n	8002820 <HAL_PCD_Init+0x28>
 800281e:	e0cd      	b.n	80029bc <HAL_PCD_Init+0x1c4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
    hpcd->IN_ep[i].num = i;
 8002820:	2180      	movs	r1, #128	@ 0x80
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002822:	2300      	movs	r3, #0
    hpcd->IN_ep[i].num = i;
 8002824:	0049      	lsls	r1, r1, #1
 8002826:	8221      	strh	r1, [r4, #16]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002828:	74e3      	strb	r3, [r4, #19]
    hpcd->IN_ep[i].maxpacket = 0U;
 800282a:	6223      	str	r3, [r4, #32]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800282c:	6263      	str	r3, [r4, #36]	@ 0x24
    hpcd->IN_ep[i].xfer_len = 0U;
 800282e:	62a3      	str	r3, [r4, #40]	@ 0x28
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002830:	2a01      	cmp	r2, #1
 8002832:	d100      	bne.n	8002836 <HAL_PCD_Init+0x3e>
 8002834:	e0dd      	b.n	80029f2 <HAL_PCD_Init+0x1fa>
    hpcd->IN_ep[i].num = i;
 8002836:	2002      	movs	r0, #2
 8002838:	30ff      	adds	r0, #255	@ 0xff
 800283a:	8720      	strh	r0, [r4, #56]	@ 0x38
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800283c:	38c6      	subs	r0, #198	@ 0xc6
 800283e:	5423      	strb	r3, [r4, r0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002840:	64a3      	str	r3, [r4, #72]	@ 0x48
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002842:	64e3      	str	r3, [r4, #76]	@ 0x4c
    hpcd->IN_ep[i].xfer_len = 0U;
 8002844:	6523      	str	r3, [r4, #80]	@ 0x50
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002846:	2a02      	cmp	r2, #2
 8002848:	d04c      	beq.n	80028e4 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 800284a:	2581      	movs	r5, #129	@ 0x81
 800284c:	3025      	adds	r0, #37	@ 0x25
 800284e:	006d      	lsls	r5, r5, #1
 8002850:	5225      	strh	r5, [r4, r0]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002852:	3003      	adds	r0, #3
 8002854:	5423      	strb	r3, [r4, r0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002856:	6723      	str	r3, [r4, #112]	@ 0x70
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002858:	6763      	str	r3, [r4, #116]	@ 0x74
    hpcd->IN_ep[i].xfer_len = 0U;
 800285a:	67a3      	str	r3, [r4, #120]	@ 0x78
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800285c:	2a03      	cmp	r2, #3
 800285e:	d041      	beq.n	80028e4 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 8002860:	2004      	movs	r0, #4
 8002862:	3d7a      	subs	r5, #122	@ 0x7a
 8002864:	30ff      	adds	r0, #255	@ 0xff
 8002866:	5360      	strh	r0, [r4, r5]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002868:	3503      	adds	r5, #3
 800286a:	5563      	strb	r3, [r4, r5]
    hpcd->IN_ep[i].maxpacket = 0U;
 800286c:	350d      	adds	r5, #13
 800286e:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002870:	3504      	adds	r5, #4
 8002872:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002874:	3504      	adds	r5, #4
 8002876:	5163      	str	r3, [r4, r5]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002878:	2a04      	cmp	r2, #4
 800287a:	d033      	beq.n	80028e4 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 800287c:	2682      	movs	r6, #130	@ 0x82
 800287e:	3510      	adds	r5, #16
 8002880:	0076      	lsls	r6, r6, #1
 8002882:	5366      	strh	r6, [r4, r5]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002884:	3503      	adds	r5, #3
 8002886:	5563      	strb	r3, [r4, r5]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002888:	350d      	adds	r5, #13
 800288a:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800288c:	3504      	adds	r5, #4
 800288e:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002890:	3504      	adds	r5, #4
 8002892:	5163      	str	r3, [r4, r5]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002894:	2a05      	cmp	r2, #5
 8002896:	d025      	beq.n	80028e4 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 8002898:	2606      	movs	r6, #6
 800289a:	3510      	adds	r5, #16
 800289c:	36ff      	adds	r6, #255	@ 0xff
 800289e:	5366      	strh	r6, [r4, r5]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80028a0:	3503      	adds	r5, #3
 80028a2:	5563      	strb	r3, [r4, r5]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028a4:	350d      	adds	r5, #13
 80028a6:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028a8:	3504      	adds	r5, #4
 80028aa:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028ac:	3504      	adds	r5, #4
 80028ae:	5163      	str	r3, [r4, r5]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028b0:	2a06      	cmp	r2, #6
 80028b2:	d017      	beq.n	80028e4 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 80028b4:	3516      	adds	r5, #22
 80028b6:	5265      	strh	r5, [r4, r1]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028b8:	3110      	adds	r1, #16
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80028ba:	5423      	strb	r3, [r4, r0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028bc:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028be:	3104      	adds	r1, #4
 80028c0:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028c2:	3104      	adds	r1, #4
 80028c4:	5063      	str	r3, [r4, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028c6:	2a07      	cmp	r2, #7
 80028c8:	d00c      	beq.n	80028e4 <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 80028ca:	2008      	movs	r0, #8
 80028cc:	3110      	adds	r1, #16
 80028ce:	30ff      	adds	r0, #255	@ 0xff
 80028d0:	5260      	strh	r0, [r4, r1]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80028d2:	212c      	movs	r1, #44	@ 0x2c
 80028d4:	31ff      	adds	r1, #255	@ 0xff
 80028d6:	5463      	strb	r3, [r4, r1]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028d8:	310d      	adds	r1, #13
 80028da:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028dc:	3104      	adds	r1, #4
 80028de:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028e0:	3104      	adds	r1, #4
 80028e2:	5063      	str	r3, [r4, r1]
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
    hpcd->OUT_ep[i].num = i;
 80028e4:	20a8      	movs	r0, #168	@ 0xa8
 80028e6:	2300      	movs	r3, #0
 80028e8:	0040      	lsls	r0, r0, #1
 80028ea:	5223      	strh	r3, [r4, r0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80028ec:	2054      	movs	r0, #84	@ 0x54
    hpcd->OUT_ep[i].num = i;
 80028ee:	2100      	movs	r1, #0
 80028f0:	2501      	movs	r5, #1
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80028f2:	30ff      	adds	r0, #255	@ 0xff
 80028f4:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80028f6:	300d      	adds	r0, #13
 80028f8:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80028fa:	3004      	adds	r0, #4
 80028fc:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80028fe:	3004      	adds	r0, #4
 8002900:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].num = i;
 8002902:	3010      	adds	r0, #16
 8002904:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002906:	207c      	movs	r0, #124	@ 0x7c
 8002908:	30ff      	adds	r0, #255	@ 0xff
 800290a:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800290c:	300d      	adds	r0, #13
 800290e:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002910:	3004      	adds	r0, #4
 8002912:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002914:	3004      	adds	r0, #4
 8002916:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002918:	2a02      	cmp	r2, #2
 800291a:	d04f      	beq.n	80029bc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 800291c:	3010      	adds	r0, #16
 800291e:	3501      	adds	r5, #1
 8002920:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002922:	20a4      	movs	r0, #164	@ 0xa4
 8002924:	30ff      	adds	r0, #255	@ 0xff
 8002926:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002928:	300d      	adds	r0, #13
 800292a:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800292c:	3004      	adds	r0, #4
 800292e:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002930:	3004      	adds	r0, #4
 8002932:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002934:	2a03      	cmp	r2, #3
 8002936:	d041      	beq.n	80029bc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8002938:	3010      	adds	r0, #16
 800293a:	3501      	adds	r5, #1
 800293c:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800293e:	20cc      	movs	r0, #204	@ 0xcc
 8002940:	30ff      	adds	r0, #255	@ 0xff
 8002942:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002944:	300d      	adds	r0, #13
 8002946:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002948:	3004      	adds	r0, #4
 800294a:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800294c:	3004      	adds	r0, #4
 800294e:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002950:	2a04      	cmp	r2, #4
 8002952:	d033      	beq.n	80029bc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8002954:	3010      	adds	r0, #16
 8002956:	3501      	adds	r5, #1
 8002958:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800295a:	20f4      	movs	r0, #244	@ 0xf4
 800295c:	30ff      	adds	r0, #255	@ 0xff
 800295e:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002960:	300d      	adds	r0, #13
 8002962:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002964:	3004      	adds	r0, #4
 8002966:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002968:	3004      	adds	r0, #4
 800296a:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800296c:	2a05      	cmp	r2, #5
 800296e:	d025      	beq.n	80029bc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8002970:	3010      	adds	r0, #16
 8002972:	3501      	adds	r5, #1
 8002974:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002976:	4823      	ldr	r0, [pc, #140]	@ (8002a04 <HAL_PCD_Init+0x20c>)
 8002978:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800297a:	300d      	adds	r0, #13
 800297c:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800297e:	3004      	adds	r0, #4
 8002980:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002982:	3004      	adds	r0, #4
 8002984:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002986:	2a06      	cmp	r2, #6
 8002988:	d018      	beq.n	80029bc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 800298a:	3010      	adds	r0, #16
 800298c:	3501      	adds	r5, #1
 800298e:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002990:	481d      	ldr	r0, [pc, #116]	@ (8002a08 <HAL_PCD_Init+0x210>)
 8002992:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002994:	300d      	adds	r0, #13
 8002996:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002998:	3004      	adds	r0, #4
 800299a:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800299c:	3004      	adds	r0, #4
 800299e:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029a0:	2a07      	cmp	r2, #7
 80029a2:	d00b      	beq.n	80029bc <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 80029a4:	229a      	movs	r2, #154	@ 0x9a
 80029a6:	2007      	movs	r0, #7
 80029a8:	0092      	lsls	r2, r2, #2
 80029aa:	52a0      	strh	r0, [r4, r2]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80029ac:	4a17      	ldr	r2, [pc, #92]	@ (8002a0c <HAL_PCD_Init+0x214>)
 80029ae:	54a1      	strb	r1, [r4, r2]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80029b0:	320d      	adds	r2, #13
 80029b2:	50a3      	str	r3, [r4, r2]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80029b4:	3204      	adds	r2, #4
 80029b6:	50a3      	str	r3, [r4, r2]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80029b8:	3204      	adds	r2, #4
 80029ba:	50a3      	str	r3, [r4, r2]
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80029bc:	68a2      	ldr	r2, [r4, #8]
 80029be:	6820      	ldr	r0, [r4, #0]
 80029c0:	6861      	ldr	r1, [r4, #4]
 80029c2:	f002 fac3 	bl	8004f4c <USB_DevInit>

  hpcd->USB_Address = 0U;
 80029c6:	2300      	movs	r3, #0
  hpcd->State = HAL_PCD_STATE_READY;
 80029c8:	2201      	movs	r2, #1
  hpcd->USB_Address = 0U;
 80029ca:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80029cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002a00 <HAL_PCD_Init+0x208>)
 80029ce:	54e2      	strb	r2, [r4, r3]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80029d0:	7aa3      	ldrb	r3, [r4, #10]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d007      	beq.n	80029e6 <HAL_PCD_Init+0x1ee>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }

  return HAL_OK;
 80029d6:	2000      	movs	r0, #0
}
 80029d8:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80029da:	23a4      	movs	r3, #164	@ 0xa4
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	54c2      	strb	r2, [r0, r3]
    HAL_PCD_MspInit(hpcd);
 80029e0:	f003 ffb6 	bl	8006950 <HAL_PCD_MspInit>
 80029e4:	e712      	b.n	800280c <HAL_PCD_Init+0x14>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80029e6:	0020      	movs	r0, r4
 80029e8:	f000 ff14 	bl	8003814 <HAL_PCDEx_ActivateLPM>
 80029ec:	e7f3      	b.n	80029d6 <HAL_PCD_Init+0x1de>
    return HAL_ERROR;
 80029ee:	2001      	movs	r0, #1
 80029f0:	e7f2      	b.n	80029d8 <HAL_PCD_Init+0x1e0>
    hpcd->OUT_ep[i].num = i;
 80029f2:	22a8      	movs	r2, #168	@ 0xa8
 80029f4:	0052      	lsls	r2, r2, #1
 80029f6:	52a3      	strh	r3, [r4, r2]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80029f8:	2254      	movs	r2, #84	@ 0x54
 80029fa:	2100      	movs	r1, #0
 80029fc:	32ff      	adds	r2, #255	@ 0xff
 80029fe:	e7d6      	b.n	80029ae <HAL_PCD_Init+0x1b6>
 8002a00:	00000291 	.word	0x00000291
 8002a04:	0000021b 	.word	0x0000021b
 8002a08:	00000243 	.word	0x00000243
 8002a0c:	0000026b 	.word	0x0000026b

08002a10 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002a10:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hpcd);
 8002a12:	25a4      	movs	r5, #164	@ 0xa4
 8002a14:	00ad      	lsls	r5, r5, #2
 8002a16:	5d43      	ldrb	r3, [r0, r5]
{
 8002a18:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d00b      	beq.n	8002a36 <HAL_PCD_Start+0x26>
 8002a1e:	2301      	movs	r3, #1
 8002a20:	5543      	strb	r3, [r0, r5]
  __HAL_PCD_ENABLE(hpcd);
 8002a22:	6800      	ldr	r0, [r0, #0]
 8002a24:	f002 fa7e 	bl	8004f24 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002a28:	6820      	ldr	r0, [r4, #0]
 8002a2a:	f002 ffef 	bl	8005a0c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002a2e:	2300      	movs	r3, #0

  return HAL_OK;
 8002a30:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 8002a32:	5563      	strb	r3, [r4, r5]
}
 8002a34:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8002a36:	2002      	movs	r0, #2
 8002a38:	e7fc      	b.n	8002a34 <HAL_PCD_Start+0x24>
 8002a3a:	46c0      	nop			@ (mov r8, r8)

08002a3c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a3e:	46de      	mov	lr, fp
 8002a40:	464e      	mov	r6, r9
 8002a42:	4657      	mov	r7, sl
 8002a44:	4645      	mov	r5, r8
 8002a46:	b5e0      	push	{r5, r6, r7, lr}
 8002a48:	0004      	movs	r4, r0
 8002a4a:	b085      	sub	sp, #20
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002a4c:	6800      	ldr	r0, [r0, #0]
 8002a4e:	f002 ffe5 	bl	8005a1c <USB_ReadInterrupts>

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002a52:	2380      	movs	r3, #128	@ 0x80
 8002a54:	0006      	movs	r6, r0
 8002a56:	021b      	lsls	r3, r3, #8
 8002a58:	401e      	ands	r6, r3
 8002a5a:	4218      	tst	r0, r3
 8002a5c:	d12f      	bne.n	8002abe <HAL_PCD_IRQHandler+0x82>
    (void)PCD_EP_ISR_Handler(hpcd);

    return;
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002a5e:	0543      	lsls	r3, r0, #21
 8002a60:	d500      	bpl.n	8002a64 <HAL_PCD_IRQHandler+0x28>
 8002a62:	e17c      	b.n	8002d5e <HAL_PCD_IRQHandler+0x322>
    (void)HAL_PCD_SetAddress(hpcd, 0U);

    return;
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002a64:	0443      	lsls	r3, r0, #17
 8002a66:	d41d      	bmi.n	8002aa4 <HAL_PCD_IRQHandler+0x68>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);

    return;
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002a68:	2380      	movs	r3, #128	@ 0x80
 8002a6a:	0005      	movs	r5, r0
 8002a6c:	019b      	lsls	r3, r3, #6
 8002a6e:	401d      	ands	r5, r3
 8002a70:	4218      	tst	r0, r3
 8002a72:	d000      	beq.n	8002a76 <HAL_PCD_IRQHandler+0x3a>
 8002a74:	e1f1      	b.n	8002e5a <HAL_PCD_IRQHandler+0x41e>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);

    return;
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002a76:	04c3      	lsls	r3, r0, #19
 8002a78:	d500      	bpl.n	8002a7c <HAL_PCD_IRQHandler+0x40>
 8002a7a:	e08c      	b.n	8002b96 <HAL_PCD_IRQHandler+0x15a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);

    return;
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002a7c:	0503      	lsls	r3, r0, #20
 8002a7e:	d500      	bpl.n	8002a82 <HAL_PCD_IRQHandler+0x46>
 8002a80:	e31e      	b.n	80030c0 <HAL_PCD_IRQHandler+0x684>

    return;
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002a82:	2380      	movs	r3, #128	@ 0x80
 8002a84:	4203      	tst	r3, r0
 8002a86:	d000      	beq.n	8002a8a <HAL_PCD_IRQHandler+0x4e>
 8002a88:	e2f8      	b.n	800307c <HAL_PCD_IRQHandler+0x640>
    }

    return;
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002a8a:	0583      	lsls	r3, r0, #22
 8002a8c:	d501      	bpl.n	8002a92 <HAL_PCD_IRQHandler+0x56>
 8002a8e:	f000 fc0c 	bl	80032aa <HAL_PCD_IRQHandler+0x86e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002a92:	05c0      	lsls	r0, r0, #23
 8002a94:	d50c      	bpl.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002a96:	2244      	movs	r2, #68	@ 0x44
 8002a98:	6821      	ldr	r1, [r4, #0]
 8002a9a:	48bd      	ldr	r0, [pc, #756]	@ (8002d90 <HAL_PCD_IRQHandler+0x354>)
 8002a9c:	5a8b      	ldrh	r3, [r1, r2]
 8002a9e:	4003      	ands	r3, r0
 8002aa0:	528b      	strh	r3, [r1, r2]

    return;
 8002aa2:	e005      	b.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002aa4:	2244      	movs	r2, #68	@ 0x44
 8002aa6:	6821      	ldr	r1, [r4, #0]
 8002aa8:	48ba      	ldr	r0, [pc, #744]	@ (8002d94 <HAL_PCD_IRQHandler+0x358>)
 8002aaa:	5a8b      	ldrh	r3, [r1, r2]
 8002aac:	4003      	ands	r3, r0
 8002aae:	528b      	strh	r3, [r1, r2]
  }
}
 8002ab0:	b005      	add	sp, #20
 8002ab2:	bcf0      	pop	{r4, r5, r6, r7}
 8002ab4:	46bb      	mov	fp, r7
 8002ab6:	46b2      	mov	sl, r6
 8002ab8:	46a9      	mov	r9, r5
 8002aba:	46a0      	mov	r8, r4
 8002abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002abe:	2344      	movs	r3, #68	@ 0x44
 8002ac0:	6820      	ldr	r0, [r4, #0]
 8002ac2:	5ac3      	ldrh	r3, [r0, r3]
 8002ac4:	b21b      	sxth	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	daf2      	bge.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
  {
    wIstr = hpcd->Instance->ISTR;
 8002aca:	2344      	movs	r3, #68	@ 0x44
 8002acc:	469b      	mov	fp, r3

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002ace:	3b35      	subs	r3, #53	@ 0x35
 8002ad0:	469a      	mov	sl, r3
 8002ad2:	e010      	b.n	8002af6 <HAL_PCD_IRQHandler+0xba>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ad4:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002ad6:	06d2      	lsls	r2, r2, #27
 8002ad8:	d400      	bmi.n	8002adc <HAL_PCD_IRQHandler+0xa0>
 8002ada:	e0c1      	b.n	8002c60 <HAL_PCD_IRQHandler+0x224>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002adc:	b29a      	uxth	r2, r3

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002ade:	051b      	lsls	r3, r3, #20
 8002ae0:	d500      	bpl.n	8002ae4 <HAL_PCD_IRQHandler+0xa8>
 8002ae2:	e0e7      	b.n	8002cb4 <HAL_PCD_IRQHandler+0x278>
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002ae4:	b212      	sxth	r2, r2
 8002ae6:	2a00      	cmp	r2, #0
 8002ae8:	da00      	bge.n	8002aec <HAL_PCD_IRQHandler+0xb0>
 8002aea:	e167      	b.n	8002dbc <HAL_PCD_IRQHandler+0x380>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002aec:	465b      	mov	r3, fp
 8002aee:	5ac3      	ldrh	r3, [r0, r3]
 8002af0:	b21b      	sxth	r3, r3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	dadc      	bge.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
    wIstr = hpcd->Instance->ISTR;
 8002af6:	465b      	mov	r3, fp
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002af8:	4655      	mov	r5, sl
    if (epindex == 0U)
 8002afa:	4651      	mov	r1, sl
    wIstr = hpcd->Instance->ISTR;
 8002afc:	5ac3      	ldrh	r3, [r0, r3]
 8002afe:	b29a      	uxth	r2, r3
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002b00:	401d      	ands	r5, r3
    if (epindex == 0U)
 8002b02:	4219      	tst	r1, r3
 8002b04:	d0e6      	beq.n	8002ad4 <HAL_PCD_IRQHandler+0x98>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002b06:	00ae      	lsls	r6, r5, #2
 8002b08:	1982      	adds	r2, r0, r6
 8002b0a:	8813      	ldrh	r3, [r2, #0]
 8002b0c:	9600      	str	r6, [sp, #0]
 8002b0e:	b29f      	uxth	r7, r3

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002b10:	b21b      	sxth	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	db59      	blt.n	8002bca <HAL_PCD_IRQHandler+0x18e>
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002b16:	2380      	movs	r3, #128	@ 0x80
 8002b18:	423b      	tst	r3, r7
 8002b1a:	d0e7      	beq.n	8002aec <HAL_PCD_IRQHandler+0xb0>
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002b1c:	9e00      	ldr	r6, [sp, #0]
 8002b1e:	499e      	ldr	r1, [pc, #632]	@ (8002d98 <HAL_PCD_IRQHandler+0x35c>)
 8002b20:	1982      	adds	r2, r0, r6
 8002b22:	8813      	ldrh	r3, [r2, #0]
 8002b24:	400b      	ands	r3, r1
 8002b26:	499d      	ldr	r1, [pc, #628]	@ (8002d9c <HAL_PCD_IRQHandler+0x360>)
 8002b28:	430b      	orrs	r3, r1
 8002b2a:	468c      	mov	ip, r1

        if (ep->type == EP_TYPE_ISOC)
 8002b2c:	1971      	adds	r1, r6, r5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002b2e:	b29b      	uxth	r3, r3
        if (ep->type == EP_TYPE_ISOC)
 8002b30:	00c9      	lsls	r1, r1, #3
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002b32:	8013      	strh	r3, [r2, #0]
        if (ep->type == EP_TYPE_ISOC)
 8002b34:	1862      	adds	r2, r4, r1
 8002b36:	7cd3      	ldrb	r3, [r2, #19]
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d100      	bne.n	8002b3e <HAL_PCD_IRQHandler+0x102>
 8002b3c:	e194      	b.n	8002e68 <HAL_PCD_IRQHandler+0x42c>
          if ((wEPVal & USB_EP_KIND) == 0U)
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);

            if (ep->xfer_len > TxPctSize)
 8002b3e:	6a96      	ldr	r6, [r2, #40]	@ 0x28
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b40:	7c13      	ldrb	r3, [r2, #16]
            if (ep->xfer_len > TxPctSize)
 8002b42:	9601      	str	r6, [sp, #4]
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002b44:	2680      	movs	r6, #128	@ 0x80
 8002b46:	0076      	lsls	r6, r6, #1
 8002b48:	46b0      	mov	r8, r6
 8002b4a:	403e      	ands	r6, r7
 8002b4c:	9603      	str	r6, [sp, #12]
 8002b4e:	4646      	mov	r6, r8
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b50:	4699      	mov	r9, r3
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	9302      	str	r3, [sp, #8]
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002b56:	4237      	tst	r7, r6
 8002b58:	d000      	beq.n	8002b5c <HAL_PCD_IRQHandler+0x120>
 8002b5a:	e1bd      	b.n	8002ed8 <HAL_PCD_IRQHandler+0x49c>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b5c:	2550      	movs	r5, #80	@ 0x50
 8002b5e:	469c      	mov	ip, r3
 8002b60:	5b45      	ldrh	r5, [r0, r5]
 8002b62:	4e8f      	ldr	r6, [pc, #572]	@ (8002da0 <HAL_PCD_IRQHandler+0x364>)
 8002b64:	4465      	add	r5, ip
 8002b66:	46b4      	mov	ip, r6
 8002b68:	182d      	adds	r5, r5, r0
 8002b6a:	4465      	add	r5, ip
 8002b6c:	882d      	ldrh	r5, [r5, #0]
            if (ep->xfer_len > TxPctSize)
 8002b6e:	9b01      	ldr	r3, [sp, #4]
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b70:	05ad      	lsls	r5, r5, #22
            if (ep->xfer_len > TxPctSize)
 8002b72:	0dad      	lsrs	r5, r5, #22
 8002b74:	429d      	cmp	r5, r3
 8002b76:	d300      	bcc.n	8002b7a <HAL_PCD_IRQHandler+0x13e>
 8002b78:	e1a6      	b.n	8002ec8 <HAL_PCD_IRQHandler+0x48c>
            {
              ep->xfer_len -= TxPctSize;
 8002b7a:	1b5b      	subs	r3, r3, r5
 8002b7c:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002b7e:	6a53      	ldr	r3, [r2, #36]	@ 0x24
        ep = &hpcd->IN_ep[epindex];
 8002b80:	3110      	adds	r1, #16
              ep->xfer_buff += TxPctSize;
 8002b82:	195b      	adds	r3, r3, r5
 8002b84:	6253      	str	r3, [r2, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 8002b86:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
        ep = &hpcd->IN_ep[epindex];
 8002b88:	1861      	adds	r1, r4, r1
              ep->xfer_count += TxPctSize;
 8002b8a:	195b      	adds	r3, r3, r5
 8002b8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002b8e:	f002 fbd1 	bl	8005334 <USB_EPStartXfer>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002b92:	6820      	ldr	r0, [r4, #0]
 8002b94:	e7aa      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002b96:	2340      	movs	r3, #64	@ 0x40
 8002b98:	2004      	movs	r0, #4
 8002b9a:	6822      	ldr	r2, [r4, #0]
 8002b9c:	5ad1      	ldrh	r1, [r2, r3]
 8002b9e:	4381      	bics	r1, r0
 8002ba0:	52d1      	strh	r1, [r2, r3]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002ba2:	5ad1      	ldrh	r1, [r2, r3]
 8002ba4:	3004      	adds	r0, #4
 8002ba6:	4381      	bics	r1, r0
 8002ba8:	52d1      	strh	r1, [r2, r3]
    if (hpcd->LPM_State == LPM_L1)
 8002baa:	23b2      	movs	r3, #178	@ 0xb2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	5ce2      	ldrb	r2, [r4, r3]
 8002bb0:	2a01      	cmp	r2, #1
 8002bb2:	d100      	bne.n	8002bb6 <HAL_PCD_IRQHandler+0x17a>
 8002bb4:	e384      	b.n	80032c0 <HAL_PCD_IRQHandler+0x884>
    HAL_PCD_ResumeCallback(hpcd);
 8002bb6:	0020      	movs	r0, r4
 8002bb8:	f003 ff3a 	bl	8006a30 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002bbc:	2244      	movs	r2, #68	@ 0x44
 8002bbe:	6821      	ldr	r1, [r4, #0]
 8002bc0:	4878      	ldr	r0, [pc, #480]	@ (8002da4 <HAL_PCD_IRQHandler+0x368>)
 8002bc2:	5a8b      	ldrh	r3, [r1, r2]
 8002bc4:	4003      	ands	r3, r0
 8002bc6:	528b      	strh	r3, [r1, r2]
    return;
 8002bc8:	e772      	b.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002bca:	8813      	ldrh	r3, [r2, #0]
 8002bcc:	4976      	ldr	r1, [pc, #472]	@ (8002da8 <HAL_PCD_IRQHandler+0x36c>)
 8002bce:	400b      	ands	r3, r1
 8002bd0:	2180      	movs	r1, #128	@ 0x80
 8002bd2:	430b      	orrs	r3, r1
 8002bd4:	8013      	strh	r3, [r2, #0]
        if (ep->doublebuffer == 0U)
 8002bd6:	1973      	adds	r3, r6, r5
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	18e3      	adds	r3, r4, r3
 8002bdc:	001a      	movs	r2, r3
 8002bde:	325d      	adds	r2, #93	@ 0x5d
 8002be0:	32ff      	adds	r2, #255	@ 0xff
 8002be2:	7812      	ldrb	r2, [r2, #0]
 8002be4:	2a00      	cmp	r2, #0
 8002be6:	d000      	beq.n	8002bea <HAL_PCD_IRQHandler+0x1ae>
 8002be8:	e088      	b.n	8002cfc <HAL_PCD_IRQHandler+0x2c0>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002bea:	3250      	adds	r2, #80	@ 0x50
 8002bec:	5a81      	ldrh	r1, [r0, r2]
 8002bee:	001a      	movs	r2, r3
 8002bf0:	3251      	adds	r2, #81	@ 0x51
 8002bf2:	32ff      	adds	r2, #255	@ 0xff
 8002bf4:	7812      	ldrb	r2, [r2, #0]
 8002bf6:	00d2      	lsls	r2, r2, #3
 8002bf8:	1852      	adds	r2, r2, r1
 8002bfa:	496c      	ldr	r1, [pc, #432]	@ (8002dac <HAL_PCD_IRQHandler+0x370>)
 8002bfc:	1812      	adds	r2, r2, r0
 8002bfe:	468c      	mov	ip, r1
 8002c00:	4462      	add	r2, ip
 8002c02:	8812      	ldrh	r2, [r2, #0]
 8002c04:	0592      	lsls	r2, r2, #22
 8002c06:	0d91      	lsrs	r1, r2, #22
 8002c08:	4688      	mov	r8, r1
          if (count != 0U)
 8002c0a:	2a00      	cmp	r2, #0
 8002c0c:	d000      	beq.n	8002c10 <HAL_PCD_IRQHandler+0x1d4>
 8002c0e:	e1e7      	b.n	8002fe0 <HAL_PCD_IRQHandler+0x5a4>
{
 8002c10:	2300      	movs	r3, #0
 8002c12:	4698      	mov	r8, r3
        ep->xfer_count += count;
 8002c14:	9b00      	ldr	r3, [sp, #0]
 8002c16:	1959      	adds	r1, r3, r5
 8002c18:	00c9      	lsls	r1, r1, #3
 8002c1a:	1863      	adds	r3, r4, r1
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	306d      	adds	r0, #109	@ 0x6d
 8002c20:	30ff      	adds	r0, #255	@ 0xff
 8002c22:	6802      	ldr	r2, [r0, #0]
        ep->xfer_buff += count;
 8002c24:	3808      	subs	r0, #8
        ep->xfer_count += count;
 8002c26:	4442      	add	r2, r8
 8002c28:	6082      	str	r2, [r0, #8]
        ep->xfer_buff += count;
 8002c2a:	6802      	ldr	r2, [r0, #0]
 8002c2c:	4442      	add	r2, r8
 8002c2e:	6002      	str	r2, [r0, #0]
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002c30:	001a      	movs	r2, r3
 8002c32:	3269      	adds	r2, #105	@ 0x69
 8002c34:	32ff      	adds	r2, #255	@ 0xff
 8002c36:	6812      	ldr	r2, [r2, #0]
 8002c38:	2a00      	cmp	r2, #0
 8002c3a:	d005      	beq.n	8002c48 <HAL_PCD_IRQHandler+0x20c>
 8002c3c:	3361      	adds	r3, #97	@ 0x61
 8002c3e:	33ff      	adds	r3, #255	@ 0xff
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4543      	cmp	r3, r8
 8002c44:	d800      	bhi.n	8002c48 <HAL_PCD_IRQHandler+0x20c>
 8002c46:	e1b1      	b.n	8002fac <HAL_PCD_IRQHandler+0x570>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002c48:	9b00      	ldr	r3, [sp, #0]
 8002c4a:	0020      	movs	r0, r4
 8002c4c:	195b      	adds	r3, r3, r5
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	18e3      	adds	r3, r4, r3
 8002c52:	3351      	adds	r3, #81	@ 0x51
 8002c54:	33ff      	adds	r3, #255	@ 0xff
 8002c56:	7819      	ldrb	r1, [r3, #0]
 8002c58:	f003 fea4 	bl	80069a4 <HAL_PCD_DataOutStageCallback>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002c5c:	6820      	ldr	r0, [r4, #0]
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002c5e:	e75a      	b.n	8002b16 <HAL_PCD_IRQHandler+0xda>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c60:	4a4d      	ldr	r2, [pc, #308]	@ (8002d98 <HAL_PCD_IRQHandler+0x35c>)
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002c62:	2100      	movs	r1, #0
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c64:	4013      	ands	r3, r2
 8002c66:	2280      	movs	r2, #128	@ 0x80
 8002c68:	0212      	lsls	r2, r2, #8
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c6e:	2350      	movs	r3, #80	@ 0x50
 8002c70:	5ac2      	ldrh	r2, [r0, r3]
 8002c72:	7c23      	ldrb	r3, [r4, #16]
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	18c3      	adds	r3, r0, r3
 8002c78:	189b      	adds	r3, r3, r2
 8002c7a:	4a49      	ldr	r2, [pc, #292]	@ (8002da0 <HAL_PCD_IRQHandler+0x364>)
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002c7c:	0020      	movs	r0, r4
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c7e:	4694      	mov	ip, r2
 8002c80:	4463      	add	r3, ip
 8002c82:	881b      	ldrh	r3, [r3, #0]
        ep->xfer_buff += ep->xfer_count;
 8002c84:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c86:	059b      	lsls	r3, r3, #22
 8002c88:	0d9b      	lsrs	r3, r3, #22
 8002c8a:	62e3      	str	r3, [r4, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 8002c8c:	18d3      	adds	r3, r2, r3
 8002c8e:	6263      	str	r3, [r4, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002c90:	f003 fe96 	bl	80069c0 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002c94:	7b23      	ldrb	r3, [r4, #12]
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002c96:	6820      	ldr	r0, [r4, #0]
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d100      	bne.n	8002c9e <HAL_PCD_IRQHandler+0x262>
 8002c9c:	e726      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
 8002c9e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d000      	beq.n	8002ca6 <HAL_PCD_IRQHandler+0x26a>
 8002ca4:	e722      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002ca6:	2180      	movs	r1, #128	@ 0x80
 8002ca8:	7b22      	ldrb	r2, [r4, #12]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	3934      	subs	r1, #52	@ 0x34
 8002cae:	5242      	strh	r2, [r0, r1]
          hpcd->USB_Address = 0U;
 8002cb0:	7323      	strb	r3, [r4, #12]
 8002cb2:	e71b      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002cb4:	2350      	movs	r3, #80	@ 0x50
 8002cb6:	5ac2      	ldrh	r2, [r0, r3]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	33ff      	adds	r3, #255	@ 0xff
 8002cbc:	5ce3      	ldrb	r3, [r4, r3]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002cbe:	21a6      	movs	r1, #166	@ 0xa6
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002cc0:	00db      	lsls	r3, r3, #3
 8002cc2:	18c3      	adds	r3, r0, r3
 8002cc4:	189b      	adds	r3, r3, r2
 8002cc6:	4a39      	ldr	r2, [pc, #228]	@ (8002dac <HAL_PCD_IRQHandler+0x370>)
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002cc8:	0089      	lsls	r1, r1, #2
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002cca:	4694      	mov	ip, r2
 8002ccc:	0022      	movs	r2, r4
 8002cce:	4463      	add	r3, ip
 8002cd0:	881b      	ldrh	r3, [r3, #0]
 8002cd2:	3251      	adds	r2, #81	@ 0x51
 8002cd4:	059b      	lsls	r3, r3, #22
 8002cd6:	0d9b      	lsrs	r3, r3, #22
 8002cd8:	32ff      	adds	r2, #255	@ 0xff
 8002cda:	61d3      	str	r3, [r2, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002cdc:	1861      	adds	r1, r4, r1
 8002cde:	88d2      	ldrh	r2, [r2, #6]
 8002ce0:	f002 feb8 	bl	8005a54 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ce4:	6822      	ldr	r2, [r4, #0]
 8002ce6:	4930      	ldr	r1, [pc, #192]	@ (8002da8 <HAL_PCD_IRQHandler+0x36c>)
 8002ce8:	8813      	ldrh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8002cea:	0020      	movs	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002cec:	400b      	ands	r3, r1
 8002cee:	2180      	movs	r1, #128	@ 0x80
 8002cf0:	430b      	orrs	r3, r1
 8002cf2:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8002cf4:	f003 fe4c 	bl	8006990 <HAL_PCD_SetupStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002cf8:	6820      	ldr	r0, [r4, #0]
 8002cfa:	e6f7      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
          if (ep->type == EP_TYPE_BULK)
 8002cfc:	2654      	movs	r6, #84	@ 0x54
 8002cfe:	36ff      	adds	r6, #255	@ 0xff
 8002d00:	46b4      	mov	ip, r6
 8002d02:	449c      	add	ip, r3
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002d04:	0019      	movs	r1, r3
          if (ep->type == EP_TYPE_BULK)
 8002d06:	4666      	mov	r6, ip
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002d08:	3151      	adds	r1, #81	@ 0x51
          if (ep->type == EP_TYPE_BULK)
 8002d0a:	7836      	ldrb	r6, [r6, #0]
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002d0c:	31ff      	adds	r1, #255	@ 0xff

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002d0e:	780a      	ldrb	r2, [r1, #0]
          if (ep->type == EP_TYPE_BULK)
 8002d10:	2e02      	cmp	r6, #2
 8002d12:	d100      	bne.n	8002d16 <HAL_PCD_IRQHandler+0x2da>
 8002d14:	e1fe      	b.n	8003114 <HAL_PCD_IRQHandler+0x6d8>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002d16:	0092      	lsls	r2, r2, #2
 8002d18:	4694      	mov	ip, r2
 8002d1a:	4484      	add	ip, r0
 8002d1c:	4662      	mov	r2, ip
 8002d1e:	4e24      	ldr	r6, [pc, #144]	@ (8002db0 <HAL_PCD_IRQHandler+0x374>)
 8002d20:	8812      	ldrh	r2, [r2, #0]
 8002d22:	4032      	ands	r2, r6
 8002d24:	4e23      	ldr	r6, [pc, #140]	@ (8002db4 <HAL_PCD_IRQHandler+0x378>)
 8002d26:	4332      	orrs	r2, r6
 8002d28:	4666      	mov	r6, ip
 8002d2a:	8032      	strh	r2, [r6, #0]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002d2c:	780a      	ldrb	r2, [r1, #0]
 8002d2e:	0091      	lsls	r1, r2, #2
 8002d30:	1841      	adds	r1, r0, r1
 8002d32:	8809      	ldrh	r1, [r1, #0]
 8002d34:	0449      	lsls	r1, r1, #17
 8002d36:	d400      	bmi.n	8002d3a <HAL_PCD_IRQHandler+0x2fe>
 8002d38:	e140      	b.n	8002fbc <HAL_PCD_IRQHandler+0x580>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002d3a:	2150      	movs	r1, #80	@ 0x50
 8002d3c:	5a41      	ldrh	r1, [r0, r1]
 8002d3e:	00d2      	lsls	r2, r2, #3
 8002d40:	1852      	adds	r2, r2, r1
 8002d42:	4917      	ldr	r1, [pc, #92]	@ (8002da0 <HAL_PCD_IRQHandler+0x364>)
 8002d44:	1812      	adds	r2, r2, r0
 8002d46:	468c      	mov	ip, r1
 8002d48:	4462      	add	r2, ip
 8002d4a:	8812      	ldrh	r2, [r2, #0]
 8002d4c:	0592      	lsls	r2, r2, #22
 8002d4e:	0d91      	lsrs	r1, r2, #22
 8002d50:	4688      	mov	r8, r1
              if (count != 0U)
 8002d52:	2a00      	cmp	r2, #0
 8002d54:	d100      	bne.n	8002d58 <HAL_PCD_IRQHandler+0x31c>
 8002d56:	e75b      	b.n	8002c10 <HAL_PCD_IRQHandler+0x1d4>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002d58:	001a      	movs	r2, r3
 8002d5a:	3259      	adds	r2, #89	@ 0x59
 8002d5c:	e142      	b.n	8002fe4 <HAL_PCD_IRQHandler+0x5a8>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002d5e:	2244      	movs	r2, #68	@ 0x44
  __HAL_LOCK(hpcd);
 8002d60:	25a4      	movs	r5, #164	@ 0xa4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002d62:	6821      	ldr	r1, [r4, #0]
 8002d64:	4814      	ldr	r0, [pc, #80]	@ (8002db8 <HAL_PCD_IRQHandler+0x37c>)
 8002d66:	5a8b      	ldrh	r3, [r1, r2]
  __HAL_LOCK(hpcd);
 8002d68:	00ad      	lsls	r5, r5, #2
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002d6a:	4003      	ands	r3, r0
 8002d6c:	528b      	strh	r3, [r1, r2]
    HAL_PCD_ResetCallback(hpcd);
 8002d6e:	0020      	movs	r0, r4
 8002d70:	f003 fe3a 	bl	80069e8 <HAL_PCD_ResetCallback>
  __HAL_LOCK(hpcd);
 8002d74:	5d63      	ldrb	r3, [r4, r5]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d100      	bne.n	8002d7c <HAL_PCD_IRQHandler+0x340>
 8002d7a:	e699      	b.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	5563      	strb	r3, [r4, r5]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002d80:	2100      	movs	r1, #0
 8002d82:	6820      	ldr	r0, [r4, #0]
  hpcd->USB_Address = address;
 8002d84:	7326      	strb	r6, [r4, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002d86:	f002 fe39 	bl	80059fc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002d8a:	5566      	strb	r6, [r4, r5]
  return HAL_OK;
 8002d8c:	e690      	b.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	fffffeff 	.word	0xfffffeff
 8002d94:	ffffbfff 	.word	0xffffbfff
 8002d98:	ffff8f0f 	.word	0xffff8f0f
 8002d9c:	ffff8000 	.word	0xffff8000
 8002da0:	00000402 	.word	0x00000402
 8002da4:	ffffefff 	.word	0xffffefff
 8002da8:	00000f8f 	.word	0x00000f8f
 8002dac:	00000406 	.word	0x00000406
 8002db0:	ffff8f8f 	.word	0xffff8f8f
 8002db4:	000080c0 	.word	0x000080c0
 8002db8:	fffffbff 	.word	0xfffffbff
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002dbc:	8803      	ldrh	r3, [r0, #0]
 8002dbe:	4aca      	ldr	r2, [pc, #808]	@ (80030e8 <HAL_PCD_IRQHandler+0x6ac>)
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002dc0:	0025      	movs	r5, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	2280      	movs	r2, #128	@ 0x80
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002dca:	2350      	movs	r3, #80	@ 0x50
 8002dcc:	5ac2      	ldrh	r2, [r0, r3]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	33ff      	adds	r3, #255	@ 0xff
 8002dd2:	5ce3      	ldrb	r3, [r4, r3]
 8002dd4:	3551      	adds	r5, #81	@ 0x51
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	18c3      	adds	r3, r0, r3
 8002dda:	189b      	adds	r3, r3, r2
 8002ddc:	4ac3      	ldr	r2, [pc, #780]	@ (80030ec <HAL_PCD_IRQHandler+0x6b0>)
 8002dde:	35ff      	adds	r5, #255	@ 0xff
 8002de0:	4694      	mov	ip, r2
 8002de2:	4463      	add	r3, ip
 8002de4:	881b      	ldrh	r3, [r3, #0]
 8002de6:	059b      	lsls	r3, r3, #22
 8002de8:	0d9b      	lsrs	r3, r3, #22
 8002dea:	61eb      	str	r3, [r5, #28]
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002dec:	d00e      	beq.n	8002e0c <HAL_PCD_IRQHandler+0x3d0>
 8002dee:	6969      	ldr	r1, [r5, #20]
 8002df0:	2900      	cmp	r1, #0
 8002df2:	d00b      	beq.n	8002e0c <HAL_PCD_IRQHandler+0x3d0>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002df4:	88ea      	ldrh	r2, [r5, #6]
 8002df6:	f002 fe2d 	bl	8005a54 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8002dfa:	696b      	ldr	r3, [r5, #20]
 8002dfc:	69ea      	ldr	r2, [r5, #28]
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002dfe:	0020      	movs	r0, r4
            ep->xfer_buff += ep->xfer_count;
 8002e00:	189b      	adds	r3, r3, r2
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002e02:	2100      	movs	r1, #0
            ep->xfer_buff += ep->xfer_count;
 8002e04:	616b      	str	r3, [r5, #20]
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002e06:	f003 fdcd 	bl	80069a4 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002e0a:	6820      	ldr	r0, [r4, #0]
 8002e0c:	8803      	ldrh	r3, [r0, #0]
 8002e0e:	b29a      	uxth	r2, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002e10:	051b      	lsls	r3, r3, #20
 8002e12:	d500      	bpl.n	8002e16 <HAL_PCD_IRQHandler+0x3da>
 8002e14:	e66a      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
 8002e16:	23c0      	movs	r3, #192	@ 0xc0
 8002e18:	019b      	lsls	r3, r3, #6
 8002e1a:	401a      	ands	r2, r3
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d100      	bne.n	8002e22 <HAL_PCD_IRQHandler+0x3e6>
 8002e20:	e664      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002e22:	2350      	movs	r3, #80	@ 0x50
 8002e24:	5ac2      	ldrh	r2, [r0, r3]
 8002e26:	4bb1      	ldr	r3, [pc, #708]	@ (80030ec <HAL_PCD_IRQHandler+0x6b0>)
 8002e28:	18c3      	adds	r3, r0, r3
 8002e2a:	189b      	adds	r3, r3, r2
 8002e2c:	881a      	ldrh	r2, [r3, #0]
 8002e2e:	0592      	lsls	r2, r2, #22
 8002e30:	0d92      	lsrs	r2, r2, #22
 8002e32:	801a      	strh	r2, [r3, #0]
 8002e34:	692a      	ldr	r2, [r5, #16]
 8002e36:	2a00      	cmp	r2, #0
 8002e38:	d000      	beq.n	8002e3c <HAL_PCD_IRQHandler+0x400>
 8002e3a:	e1be      	b.n	80031ba <HAL_PCD_IRQHandler+0x77e>
 8002e3c:	2180      	movs	r1, #128	@ 0x80
 8002e3e:	881a      	ldrh	r2, [r3, #0]
 8002e40:	0209      	lsls	r1, r1, #8
 8002e42:	430a      	orrs	r2, r1
 8002e44:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002e46:	8802      	ldrh	r2, [r0, #0]
 8002e48:	4ba9      	ldr	r3, [pc, #676]	@ (80030f0 <HAL_PCD_IRQHandler+0x6b4>)
 8002e4a:	401a      	ands	r2, r3
 8002e4c:	23c0      	movs	r3, #192	@ 0xc0
 8002e4e:	019b      	lsls	r3, r3, #6
 8002e50:	4053      	eors	r3, r2
 8002e52:	4aa8      	ldr	r2, [pc, #672]	@ (80030f4 <HAL_PCD_IRQHandler+0x6b8>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	8003      	strh	r3, [r0, #0]
 8002e58:	e648      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002e5a:	2244      	movs	r2, #68	@ 0x44
 8002e5c:	6821      	ldr	r1, [r4, #0]
 8002e5e:	48a6      	ldr	r0, [pc, #664]	@ (80030f8 <HAL_PCD_IRQHandler+0x6bc>)
 8002e60:	5a8b      	ldrh	r3, [r1, r2]
 8002e62:	4003      	ands	r3, r0
 8002e64:	528b      	strh	r3, [r1, r2]
    return;
 8002e66:	e623      	b.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
          ep->xfer_len = 0U;
 8002e68:	1c69      	adds	r1, r5, #1
 8002e6a:	008b      	lsls	r3, r1, #2
 8002e6c:	185b      	adds	r3, r3, r1
 8002e6e:	2100      	movs	r1, #0
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	5119      	str	r1, [r3, r4]
          if (ep->doublebuffer != 0U)
 8002e74:	7f13      	ldrb	r3, [r2, #28]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d01b      	beq.n	8002eb2 <HAL_PCD_IRQHandler+0x476>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002e7a:	2340      	movs	r3, #64	@ 0x40
 8002e7c:	001e      	movs	r6, r3
 8002e7e:	403e      	ands	r6, r7
 8002e80:	423b      	tst	r3, r7
 8002e82:	d000      	beq.n	8002e86 <HAL_PCD_IRQHandler+0x44a>
 8002e84:	e0f0      	b.n	8003068 <HAL_PCD_IRQHandler+0x62c>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002e86:	7c53      	ldrb	r3, [r2, #17]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d000      	beq.n	8002e8e <HAL_PCD_IRQHandler+0x452>
 8002e8c:	e22c      	b.n	80032e8 <HAL_PCD_IRQHandler+0x8ac>
 8002e8e:	3350      	adds	r3, #80	@ 0x50
 8002e90:	5ac1      	ldrh	r1, [r0, r3]
 8002e92:	7c13      	ldrb	r3, [r2, #16]
 8002e94:	4a95      	ldr	r2, [pc, #596]	@ (80030ec <HAL_PCD_IRQHandler+0x6b0>)
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	4690      	mov	r8, r2
 8002e9a:	4443      	add	r3, r8
 8002e9c:	181b      	adds	r3, r3, r0
 8002e9e:	185b      	adds	r3, r3, r1
 8002ea0:	4661      	mov	r1, ip
 8002ea2:	881a      	ldrh	r2, [r3, #0]
 8002ea4:	0592      	lsls	r2, r2, #22
 8002ea6:	0d92      	lsrs	r2, r2, #22
 8002ea8:	801a      	strh	r2, [r3, #0]
 8002eaa:	881a      	ldrh	r2, [r3, #0]
 8002eac:	4311      	orrs	r1, r2
 8002eae:	b28a      	uxth	r2, r1
 8002eb0:	801a      	strh	r2, [r3, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002eb2:	9b00      	ldr	r3, [sp, #0]
 8002eb4:	0020      	movs	r0, r4
 8002eb6:	469c      	mov	ip, r3
 8002eb8:	4465      	add	r5, ip
 8002eba:	00ed      	lsls	r5, r5, #3
 8002ebc:	1965      	adds	r5, r4, r5
 8002ebe:	7c29      	ldrb	r1, [r5, #16]
 8002ec0:	f003 fd7e 	bl	80069c0 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002ec4:	6820      	ldr	r0, [r4, #0]
 8002ec6:	e611      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
 8002ec8:	9b03      	ldr	r3, [sp, #12]
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002eca:	0020      	movs	r0, r4
 8002ecc:	4649      	mov	r1, r9
 8002ece:	6293      	str	r3, [r2, #40]	@ 0x28
 8002ed0:	f003 fd76 	bl	80069c0 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002ed4:	6820      	ldr	r0, [r4, #0]
 8002ed6:	e609      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
{
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ed8:	2180      	movs	r1, #128	@ 0x80
 8002eda:	01c9      	lsls	r1, r1, #7
 8002edc:	4039      	ands	r1, r7
 8002ede:	000e      	movs	r6, r1
 8002ee0:	9103      	str	r1, [sp, #12]
 8002ee2:	2140      	movs	r1, #64	@ 0x40
 8002ee4:	000b      	movs	r3, r1
 8002ee6:	403b      	ands	r3, r7
 8002ee8:	4698      	mov	r8, r3
 8002eea:	4239      	tst	r1, r7
 8002eec:	d100      	bne.n	8002ef0 <HAL_PCD_IRQHandler+0x4b4>
 8002eee:	e082      	b.n	8002ff6 <HAL_PCD_IRQHandler+0x5ba>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ef0:	4b82      	ldr	r3, [pc, #520]	@ (80030fc <HAL_PCD_IRQHandler+0x6c0>)
 8002ef2:	2750      	movs	r7, #80	@ 0x50
 8002ef4:	4698      	mov	r8, r3
 8002ef6:	5bc1      	ldrh	r1, [r0, r7]
 8002ef8:	9b02      	ldr	r3, [sp, #8]
 8002efa:	4480      	add	r8, r0
 8002efc:	4441      	add	r1, r8
 8002efe:	5ac9      	ldrh	r1, [r1, r3]

    if (ep->xfer_len > TxPctSize)
 8002f00:	9b01      	ldr	r3, [sp, #4]
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002f02:	0589      	lsls	r1, r1, #22
 8002f04:	0d89      	lsrs	r1, r1, #22
    if (ep->xfer_len > TxPctSize)
 8002f06:	4299      	cmp	r1, r3
 8002f08:	d300      	bcc.n	8002f0c <HAL_PCD_IRQHandler+0x4d0>
 8002f0a:	e1a2      	b.n	8003252 <HAL_PCD_IRQHandler+0x816>
    {
      ep->xfer_len -= TxPctSize;
 8002f0c:	1a5b      	subs	r3, r3, r1
 8002f0e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002f10:	2e00      	cmp	r6, #0
 8002f12:	d008      	beq.n	8002f26 <HAL_PCD_IRQHandler+0x4ea>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002f14:	464b      	mov	r3, r9
 8002f16:	009f      	lsls	r7, r3, #2
 8002f18:	19c7      	adds	r7, r0, r7
 8002f1a:	883b      	ldrh	r3, [r7, #0]
 8002f1c:	4e78      	ldr	r6, [pc, #480]	@ (8003100 <HAL_PCD_IRQHandler+0x6c4>)
 8002f1e:	4033      	ands	r3, r6
 8002f20:	4e78      	ldr	r6, [pc, #480]	@ (8003104 <HAL_PCD_IRQHandler+0x6c8>)
 8002f22:	4333      	orrs	r3, r6
 8002f24:	803b      	strh	r3, [r7, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002f26:	9b00      	ldr	r3, [sp, #0]
 8002f28:	195b      	adds	r3, r3, r5
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	18e3      	adds	r3, r4, r3
 8002f2e:	001f      	movs	r7, r3
 8002f30:	3734      	adds	r7, #52	@ 0x34
 8002f32:	783e      	ldrb	r6, [r7, #0]
 8002f34:	2e01      	cmp	r6, #1
 8002f36:	d000      	beq.n	8002f3a <HAL_PCD_IRQHandler+0x4fe>
 8002f38:	e084      	b.n	8003044 <HAL_PCD_IRQHandler+0x608>
      {
        ep->xfer_buff += TxPctSize;
 8002f3a:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 8002f3c:	46b1      	mov	r9, r6
 8002f3e:	4489      	add	r9, r1
 8002f40:	464e      	mov	r6, r9
 8002f42:	625e      	str	r6, [r3, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 8002f44:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
 8002f46:	46b4      	mov	ip, r6
 8002f48:	448c      	add	ip, r1
 8002f4a:	4666      	mov	r6, ip
 8002f4c:	62d6      	str	r6, [r2, #44]	@ 0x2c

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002f4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f50:	4694      	mov	ip, r2
 8002f52:	6a1a      	ldr	r2, [r3, #32]
 8002f54:	4594      	cmp	ip, r2
 8002f56:	d200      	bcs.n	8002f5a <HAL_PCD_IRQHandler+0x51e>
 8002f58:	e288      	b.n	800346c <HAL_PCD_IRQHandler+0xa30>
        {
          len = ep->maxpacket;
          ep->xfer_len_db -= len;
 8002f5a:	4661      	mov	r1, ip
 8002f5c:	1a89      	subs	r1, r1, r2
 8002f5e:	6319      	str	r1, [r3, #48]	@ 0x30
          ep->xfer_len_db = 0U;
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f60:	b291      	uxth	r1, r2
 8002f62:	9b00      	ldr	r3, [sp, #0]
 8002f64:	195b      	adds	r3, r3, r5
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	18e3      	adds	r3, r4, r3
 8002f6a:	7c5b      	ldrb	r3, [r3, #17]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d000      	beq.n	8002f72 <HAL_PCD_IRQHandler+0x536>
 8002f70:	e271      	b.n	8003456 <HAL_PCD_IRQHandler+0xa1a>
 8002f72:	9e02      	ldr	r6, [sp, #8]
 8002f74:	3350      	adds	r3, #80	@ 0x50
 8002f76:	46b4      	mov	ip, r6
 8002f78:	5ac3      	ldrh	r3, [r0, r3]
 8002f7a:	4443      	add	r3, r8
 8002f7c:	4463      	add	r3, ip
 8002f7e:	881f      	ldrh	r7, [r3, #0]
 8002f80:	05bf      	lsls	r7, r7, #22
 8002f82:	0dbf      	lsrs	r7, r7, #22
 8002f84:	801f      	strh	r7, [r3, #0]
 8002f86:	2a00      	cmp	r2, #0
 8002f88:	d000      	beq.n	8002f8c <HAL_PCD_IRQHandler+0x550>
 8002f8a:	e2aa      	b.n	80034e2 <HAL_PCD_IRQHandler+0xaa6>
 8002f8c:	2780      	movs	r7, #128	@ 0x80
 8002f8e:	881a      	ldrh	r2, [r3, #0]
 8002f90:	023f      	lsls	r7, r7, #8
 8002f92:	433a      	orrs	r2, r7
 8002f94:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002f96:	9b00      	ldr	r3, [sp, #0]
 8002f98:	195b      	adds	r3, r3, r5
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	18e3      	adds	r3, r4, r3
 8002f9e:	8b1a      	ldrh	r2, [r3, #24]
 8002fa0:	000b      	movs	r3, r1
 8002fa2:	4649      	mov	r1, r9
 8002fa4:	f002 fd3e 	bl	8005a24 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002fa8:	6820      	ldr	r0, [r4, #0]
 8002faa:	e04b      	b.n	8003044 <HAL_PCD_IRQHandler+0x608>
        ep = &hpcd->OUT_ep[epindex];
 8002fac:	3151      	adds	r1, #81	@ 0x51
 8002fae:	31ff      	adds	r1, #255	@ 0xff
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002fb0:	6820      	ldr	r0, [r4, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002fb2:	1861      	adds	r1, r4, r1
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002fb4:	f002 f9be 	bl	8005334 <USB_EPStartXfer>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002fb8:	6820      	ldr	r0, [r4, #0]
 8002fba:	e5ac      	b.n	8002b16 <HAL_PCD_IRQHandler+0xda>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002fbc:	2150      	movs	r1, #80	@ 0x50
 8002fbe:	5a41      	ldrh	r1, [r0, r1]
 8002fc0:	00d2      	lsls	r2, r2, #3
 8002fc2:	1852      	adds	r2, r2, r1
 8002fc4:	4949      	ldr	r1, [pc, #292]	@ (80030ec <HAL_PCD_IRQHandler+0x6b0>)
 8002fc6:	1812      	adds	r2, r2, r0
 8002fc8:	468c      	mov	ip, r1
 8002fca:	4462      	add	r2, ip
 8002fcc:	8812      	ldrh	r2, [r2, #0]
 8002fce:	0592      	lsls	r2, r2, #22
 8002fd0:	0d91      	lsrs	r1, r2, #22
 8002fd2:	4688      	mov	r8, r1
              if (count != 0U)
 8002fd4:	2a00      	cmp	r2, #0
 8002fd6:	d100      	bne.n	8002fda <HAL_PCD_IRQHandler+0x59e>
 8002fd8:	e61a      	b.n	8002c10 <HAL_PCD_IRQHandler+0x1d4>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002fda:	001a      	movs	r2, r3
 8002fdc:	325b      	adds	r2, #91	@ 0x5b
 8002fde:	e001      	b.n	8002fe4 <HAL_PCD_IRQHandler+0x5a8>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002fe0:	001a      	movs	r2, r3
 8002fe2:	3257      	adds	r2, #87	@ 0x57
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002fe4:	3365      	adds	r3, #101	@ 0x65
 8002fe6:	33ff      	adds	r3, #255	@ 0xff
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002fe8:	32ff      	adds	r2, #255	@ 0xff
 8002fea:	6819      	ldr	r1, [r3, #0]
 8002fec:	8812      	ldrh	r2, [r2, #0]
 8002fee:	4643      	mov	r3, r8
 8002ff0:	f002 fd30 	bl	8005a54 <USB_ReadPMA>
 8002ff4:	e60e      	b.n	8002c14 <HAL_PCD_IRQHandler+0x1d8>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80030ec <HAL_PCD_IRQHandler+0x6b0>)
 8002ff8:	2150      	movs	r1, #80	@ 0x50
 8002ffa:	469c      	mov	ip, r3
 8002ffc:	5a41      	ldrh	r1, [r0, r1]
 8002ffe:	9b02      	ldr	r3, [sp, #8]
 8003000:	4484      	add	ip, r0
 8003002:	4461      	add	r1, ip
 8003004:	5ac9      	ldrh	r1, [r1, r3]
    if (ep->xfer_len >= TxPctSize)
 8003006:	9b01      	ldr	r3, [sp, #4]
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003008:	0589      	lsls	r1, r1, #22
 800300a:	0d89      	lsrs	r1, r1, #22
    if (ep->xfer_len >= TxPctSize)
 800300c:	4299      	cmp	r1, r3
 800300e:	d900      	bls.n	8003012 <HAL_PCD_IRQHandler+0x5d6>
 8003010:	e0e0      	b.n	80031d4 <HAL_PCD_IRQHandler+0x798>
      ep->xfer_len -= TxPctSize;
 8003012:	1a5b      	subs	r3, r3, r1
 8003014:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ep->xfer_len == 0U)
 8003016:	d100      	bne.n	800301a <HAL_PCD_IRQHandler+0x5de>
 8003018:	e0de      	b.n	80031d8 <HAL_PCD_IRQHandler+0x79c>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800301a:	2e00      	cmp	r6, #0
 800301c:	d108      	bne.n	8003030 <HAL_PCD_IRQHandler+0x5f4>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800301e:	464b      	mov	r3, r9
 8003020:	009f      	lsls	r7, r3, #2
 8003022:	19c7      	adds	r7, r0, r7
 8003024:	883b      	ldrh	r3, [r7, #0]
 8003026:	4e36      	ldr	r6, [pc, #216]	@ (8003100 <HAL_PCD_IRQHandler+0x6c4>)
 8003028:	4033      	ands	r3, r6
 800302a:	4e36      	ldr	r6, [pc, #216]	@ (8003104 <HAL_PCD_IRQHandler+0x6c8>)
 800302c:	4333      	orrs	r3, r6
 800302e:	803b      	strh	r3, [r7, #0]
      if (ep->xfer_fill_db == 1U)
 8003030:	9b00      	ldr	r3, [sp, #0]
 8003032:	195b      	adds	r3, r3, r5
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	18e3      	adds	r3, r4, r3
 8003038:	001f      	movs	r7, r3
 800303a:	3734      	adds	r7, #52	@ 0x34
 800303c:	783e      	ldrb	r6, [r7, #0]
 800303e:	2e01      	cmp	r6, #1
 8003040:	d100      	bne.n	8003044 <HAL_PCD_IRQHandler+0x608>
 8003042:	e1cf      	b.n	80033e4 <HAL_PCD_IRQHandler+0x9a8>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003044:	9b00      	ldr	r3, [sp, #0]
 8003046:	4a30      	ldr	r2, [pc, #192]	@ (8003108 <HAL_PCD_IRQHandler+0x6cc>)
 8003048:	469c      	mov	ip, r3
 800304a:	4465      	add	r5, ip
 800304c:	00ed      	lsls	r5, r5, #3
 800304e:	1965      	adds	r5, r4, r5
 8003050:	7c2b      	ldrb	r3, [r5, #16]
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	18c3      	adds	r3, r0, r3
 8003056:	8819      	ldrh	r1, [r3, #0]
 8003058:	4011      	ands	r1, r2
 800305a:	2230      	movs	r2, #48	@ 0x30
 800305c:	4051      	eors	r1, r2
 800305e:	4a2b      	ldr	r2, [pc, #172]	@ (800310c <HAL_PCD_IRQHandler+0x6d0>)
 8003060:	430a      	orrs	r2, r1
 8003062:	b292      	uxth	r2, r2
 8003064:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8003066:	e541      	b.n	8002aec <HAL_PCD_IRQHandler+0xb0>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003068:	7c53      	ldrb	r3, [r2, #17]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d000      	beq.n	8003070 <HAL_PCD_IRQHandler+0x634>
 800306e:	e12d      	b.n	80032cc <HAL_PCD_IRQHandler+0x890>
 8003070:	3350      	adds	r3, #80	@ 0x50
 8003072:	5ac1      	ldrh	r1, [r0, r3]
 8003074:	7c13      	ldrb	r3, [r2, #16]
 8003076:	4a21      	ldr	r2, [pc, #132]	@ (80030fc <HAL_PCD_IRQHandler+0x6c0>)
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	e70d      	b.n	8002e98 <HAL_PCD_IRQHandler+0x45c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800307c:	2044      	movs	r0, #68	@ 0x44
 800307e:	6822      	ldr	r2, [r4, #0]
 8003080:	5a11      	ldrh	r1, [r2, r0]
 8003082:	4399      	bics	r1, r3
    if (hpcd->LPM_State == LPM_L0)
 8003084:	23b2      	movs	r3, #178	@ 0xb2
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8003086:	5211      	strh	r1, [r2, r0]
    if (hpcd->LPM_State == LPM_L0)
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	5ce1      	ldrb	r1, [r4, r3]
 800308c:	2900      	cmp	r1, #0
 800308e:	d000      	beq.n	8003092 <HAL_PCD_IRQHandler+0x656>
 8003090:	e08f      	b.n	80031b2 <HAL_PCD_IRQHandler+0x776>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003092:	2504      	movs	r5, #4
 8003094:	3140      	adds	r1, #64	@ 0x40
 8003096:	5a50      	ldrh	r0, [r2, r1]
 8003098:	4328      	orrs	r0, r5
 800309a:	5250      	strh	r0, [r2, r1]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800309c:	5a50      	ldrh	r0, [r2, r1]
 800309e:	3504      	adds	r5, #4
 80030a0:	4328      	orrs	r0, r5
 80030a2:	5250      	strh	r0, [r2, r1]
      hpcd->LPM_State = LPM_L1;
 80030a4:	393f      	subs	r1, #63	@ 0x3f
 80030a6:	54e1      	strb	r1, [r4, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80030a8:	2354      	movs	r3, #84	@ 0x54
 80030aa:	5ad2      	ldrh	r2, [r2, r3]
 80030ac:	3b18      	subs	r3, #24
 80030ae:	0892      	lsrs	r2, r2, #2
 80030b0:	4013      	ands	r3, r2
 80030b2:	22b3      	movs	r2, #179	@ 0xb3
 80030b4:	0092      	lsls	r2, r2, #2
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80030b6:	0020      	movs	r0, r4
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80030b8:	50a3      	str	r3, [r4, r2]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80030ba:	f000 fbbf 	bl	800383c <HAL_PCDEx_LPM_Callback>
 80030be:	e4f7      	b.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80030c0:	2240      	movs	r2, #64	@ 0x40
 80030c2:	2008      	movs	r0, #8
 80030c4:	6823      	ldr	r3, [r4, #0]
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80030c6:	4d12      	ldr	r5, [pc, #72]	@ (8003110 <HAL_PCD_IRQHandler+0x6d4>)
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80030c8:	5a99      	ldrh	r1, [r3, r2]
 80030ca:	4301      	orrs	r1, r0
 80030cc:	5299      	strh	r1, [r3, r2]
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80030ce:	303c      	adds	r0, #60	@ 0x3c
 80030d0:	5a19      	ldrh	r1, [r3, r0]
 80030d2:	4029      	ands	r1, r5
 80030d4:	5219      	strh	r1, [r3, r0]
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80030d6:	5a99      	ldrh	r1, [r3, r2]
 80030d8:	3840      	subs	r0, #64	@ 0x40
 80030da:	4301      	orrs	r1, r0
 80030dc:	5299      	strh	r1, [r3, r2]
    HAL_PCD_SuspendCallback(hpcd);
 80030de:	0020      	movs	r0, r4
 80030e0:	f003 fc94 	bl	8006a0c <HAL_PCD_SuspendCallback>
    return;
 80030e4:	e4e4      	b.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
 80030e6:	46c0      	nop			@ (mov r8, r8)
 80030e8:	00000f8f 	.word	0x00000f8f
 80030ec:	00000406 	.word	0x00000406
 80030f0:	ffffbf8f 	.word	0xffffbf8f
 80030f4:	00008080 	.word	0x00008080
 80030f8:	ffffdfff 	.word	0xffffdfff
 80030fc:	00000402 	.word	0x00000402
 8003100:	ffff8f8f 	.word	0xffff8f8f
 8003104:	0000c080 	.word	0x0000c080
 8003108:	ffff8fbf 	.word	0xffff8fbf
 800310c:	ffff8080 	.word	0xffff8080
 8003110:	fffff7ff 	.word	0xfffff7ff
    if (ep->xfer_len >= count)
 8003114:	3667      	adds	r6, #103	@ 0x67
 8003116:	36ff      	adds	r6, #255	@ 0xff
 8003118:	46b4      	mov	ip, r6
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800311a:	2680      	movs	r6, #128	@ 0x80
 800311c:	01f6      	lsls	r6, r6, #7
 800311e:	46b0      	mov	r8, r6
    if (ep->xfer_len >= count)
 8003120:	449c      	add	ip, r3
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003122:	403e      	ands	r6, r7
    if (ep->xfer_len >= count)
 8003124:	4663      	mov	r3, ip
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003126:	46b1      	mov	r9, r6
 8003128:	4646      	mov	r6, r8
    if (ep->xfer_len >= count)
 800312a:	681b      	ldr	r3, [r3, #0]
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800312c:	00d1      	lsls	r1, r2, #3
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800312e:	4237      	tst	r7, r6
 8003130:	d100      	bne.n	8003134 <HAL_PCD_IRQHandler+0x6f8>
 8003132:	e0e7      	b.n	8003304 <HAL_PCD_IRQHandler+0x8c8>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003134:	2650      	movs	r6, #80	@ 0x50
 8003136:	5b86      	ldrh	r6, [r0, r6]
 8003138:	46b0      	mov	r8, r6
 800313a:	4ecf      	ldr	r6, [pc, #828]	@ (8003478 <HAL_PCD_IRQHandler+0xa3c>)
 800313c:	4441      	add	r1, r8
 800313e:	46b0      	mov	r8, r6
 8003140:	1809      	adds	r1, r1, r0
 8003142:	4441      	add	r1, r8
 8003144:	8809      	ldrh	r1, [r1, #0]
 8003146:	0589      	lsls	r1, r1, #22
 8003148:	0d89      	lsrs	r1, r1, #22
    if (ep->xfer_len >= count)
 800314a:	4688      	mov	r8, r1
 800314c:	4299      	cmp	r1, r3
 800314e:	d900      	bls.n	8003152 <HAL_PCD_IRQHandler+0x716>
 8003150:	e140      	b.n	80033d4 <HAL_PCD_IRQHandler+0x998>
      ep->xfer_len -= count;
 8003152:	4666      	mov	r6, ip
 8003154:	1a5b      	subs	r3, r3, r1
 8003156:	6033      	str	r3, [r6, #0]
    if (ep->xfer_len == 0U)
 8003158:	d10d      	bne.n	8003176 <HAL_PCD_IRQHandler+0x73a>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800315a:	0093      	lsls	r3, r2, #2
 800315c:	469c      	mov	ip, r3
 800315e:	4484      	add	ip, r0
 8003160:	4663      	mov	r3, ip
 8003162:	4ec6      	ldr	r6, [pc, #792]	@ (800347c <HAL_PCD_IRQHandler+0xa40>)
 8003164:	881b      	ldrh	r3, [r3, #0]
 8003166:	401e      	ands	r6, r3
 8003168:	2380      	movs	r3, #128	@ 0x80
 800316a:	019b      	lsls	r3, r3, #6
 800316c:	4073      	eors	r3, r6
 800316e:	4ec4      	ldr	r6, [pc, #784]	@ (8003480 <HAL_PCD_IRQHandler+0xa44>)
 8003170:	4333      	orrs	r3, r6
 8003172:	4666      	mov	r6, ip
 8003174:	8033      	strh	r3, [r6, #0]
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003176:	067b      	lsls	r3, r7, #25
 8003178:	d507      	bpl.n	800318a <HAL_PCD_IRQHandler+0x74e>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800317a:	0092      	lsls	r2, r2, #2
 800317c:	1882      	adds	r2, r0, r2
 800317e:	8813      	ldrh	r3, [r2, #0]
 8003180:	4ec0      	ldr	r6, [pc, #768]	@ (8003484 <HAL_PCD_IRQHandler+0xa48>)
 8003182:	4033      	ands	r3, r6
 8003184:	4ec0      	ldr	r6, [pc, #768]	@ (8003488 <HAL_PCD_IRQHandler+0xa4c>)
 8003186:	4333      	orrs	r3, r6
 8003188:	8013      	strh	r3, [r2, #0]
    if (count != 0U)
 800318a:	2900      	cmp	r1, #0
 800318c:	d100      	bne.n	8003190 <HAL_PCD_IRQHandler+0x754>
 800318e:	e541      	b.n	8002c14 <HAL_PCD_IRQHandler+0x1d8>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003190:	9b00      	ldr	r3, [sp, #0]
 8003192:	195b      	adds	r3, r3, r5
 8003194:	00db      	lsls	r3, r3, #3
 8003196:	18e3      	adds	r3, r4, r3
 8003198:	001a      	movs	r2, r3
 800319a:	3259      	adds	r2, #89	@ 0x59
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800319c:	3365      	adds	r3, #101	@ 0x65
 800319e:	33ff      	adds	r3, #255	@ 0xff
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	32ff      	adds	r2, #255	@ 0xff
 80031a4:	469c      	mov	ip, r3
 80031a6:	8812      	ldrh	r2, [r2, #0]
 80031a8:	000b      	movs	r3, r1
 80031aa:	4661      	mov	r1, ip
 80031ac:	f002 fc52 	bl	8005a54 <USB_ReadPMA>
 80031b0:	e530      	b.n	8002c14 <HAL_PCD_IRQHandler+0x1d8>
      HAL_PCD_SuspendCallback(hpcd);
 80031b2:	0020      	movs	r0, r4
 80031b4:	f003 fc2a 	bl	8006a0c <HAL_PCD_SuspendCallback>
 80031b8:	e47a      	b.n	8002ab0 <HAL_PCD_IRQHandler+0x74>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80031ba:	2a3e      	cmp	r2, #62	@ 0x3e
 80031bc:	d900      	bls.n	80031c0 <HAL_PCD_IRQHandler+0x784>
 80031be:	e0d5      	b.n	800336c <HAL_PCD_IRQHandler+0x930>
 80031c0:	2501      	movs	r5, #1
 80031c2:	0851      	lsrs	r1, r2, #1
 80031c4:	402a      	ands	r2, r5
 80031c6:	1889      	adds	r1, r1, r2
 80031c8:	881a      	ldrh	r2, [r3, #0]
 80031ca:	0289      	lsls	r1, r1, #10
 80031cc:	430a      	orrs	r2, r1
 80031ce:	b292      	uxth	r2, r2
 80031d0:	801a      	strh	r2, [r3, #0]
 80031d2:	e638      	b.n	8002e46 <HAL_PCD_IRQHandler+0x40a>
 80031d4:	4643      	mov	r3, r8
 80031d6:	6293      	str	r3, [r2, #40]	@ 0x28
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80031d8:	9b00      	ldr	r3, [sp, #0]
 80031da:	195b      	adds	r3, r3, r5
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	18e3      	adds	r3, r4, r3
 80031e0:	7c5b      	ldrb	r3, [r3, #17]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d000      	beq.n	80031e8 <HAL_PCD_IRQHandler+0x7ac>
 80031e6:	e0e1      	b.n	80033ac <HAL_PCD_IRQHandler+0x970>
 80031e8:	9e02      	ldr	r6, [sp, #8]
 80031ea:	49a3      	ldr	r1, [pc, #652]	@ (8003478 <HAL_PCD_IRQHandler+0xa3c>)
 80031ec:	2750      	movs	r7, #80	@ 0x50
 80031ee:	4688      	mov	r8, r1
 80031f0:	0033      	movs	r3, r6
 80031f2:	5bc2      	ldrh	r2, [r0, r7]
 80031f4:	4443      	add	r3, r8
 80031f6:	18c3      	adds	r3, r0, r3
 80031f8:	189b      	adds	r3, r3, r2
 80031fa:	881a      	ldrh	r2, [r3, #0]
 80031fc:	0592      	lsls	r2, r2, #22
 80031fe:	0d92      	lsrs	r2, r2, #22
 8003200:	801a      	strh	r2, [r3, #0]
 8003202:	8819      	ldrh	r1, [r3, #0]
 8003204:	4aa1      	ldr	r2, [pc, #644]	@ (800348c <HAL_PCD_IRQHandler+0xa50>)
 8003206:	4311      	orrs	r1, r2
 8003208:	b289      	uxth	r1, r1
 800320a:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800320c:	5bc3      	ldrh	r3, [r0, r7]
 800320e:	4463      	add	r3, ip
 8003210:	46b4      	mov	ip, r6
 8003212:	4463      	add	r3, ip
 8003214:	8819      	ldrh	r1, [r3, #0]
 8003216:	0589      	lsls	r1, r1, #22
 8003218:	0d89      	lsrs	r1, r1, #22
 800321a:	8019      	strh	r1, [r3, #0]
 800321c:	8819      	ldrh	r1, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	b292      	uxth	r2, r2
 8003222:	801a      	strh	r2, [r3, #0]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003224:	0020      	movs	r0, r4
 8003226:	4649      	mov	r1, r9
 8003228:	f003 fbca 	bl	80069c0 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800322c:	9b03      	ldr	r3, [sp, #12]
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800322e:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003230:	2b00      	cmp	r3, #0
 8003232:	d000      	beq.n	8003236 <HAL_PCD_IRQHandler+0x7fa>
 8003234:	e706      	b.n	8003044 <HAL_PCD_IRQHandler+0x608>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003236:	9b00      	ldr	r3, [sp, #0]
 8003238:	4992      	ldr	r1, [pc, #584]	@ (8003484 <HAL_PCD_IRQHandler+0xa48>)
 800323a:	195b      	adds	r3, r3, r5
 800323c:	00db      	lsls	r3, r3, #3
 800323e:	18e3      	adds	r3, r4, r3
 8003240:	7c1b      	ldrb	r3, [r3, #16]
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	18c3      	adds	r3, r0, r3
 8003246:	881a      	ldrh	r2, [r3, #0]
 8003248:	400a      	ands	r2, r1
 800324a:	4991      	ldr	r1, [pc, #580]	@ (8003490 <HAL_PCD_IRQHandler+0xa54>)
 800324c:	430a      	orrs	r2, r1
 800324e:	801a      	strh	r2, [r3, #0]
 8003250:	e6f8      	b.n	8003044 <HAL_PCD_IRQHandler+0x608>
 8003252:	2300      	movs	r3, #0
 8003254:	6293      	str	r3, [r2, #40]	@ 0x28
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003256:	7c52      	ldrb	r2, [r2, #17]
 8003258:	2a00      	cmp	r2, #0
 800325a:	d000      	beq.n	800325e <HAL_PCD_IRQHandler+0x822>
 800325c:	e094      	b.n	8003388 <HAL_PCD_IRQHandler+0x94c>
 800325e:	5bc3      	ldrh	r3, [r0, r7]
 8003260:	9902      	ldr	r1, [sp, #8]
 8003262:	4443      	add	r3, r8
 8003264:	4688      	mov	r8, r1
 8003266:	4666      	mov	r6, ip
 8003268:	4443      	add	r3, r8
 800326a:	881a      	ldrh	r2, [r3, #0]
 800326c:	0592      	lsls	r2, r2, #22
 800326e:	0d92      	lsrs	r2, r2, #22
 8003270:	801a      	strh	r2, [r3, #0]
 8003272:	881a      	ldrh	r2, [r3, #0]
 8003274:	4332      	orrs	r2, r6
 8003276:	b292      	uxth	r2, r2
 8003278:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800327a:	000b      	movs	r3, r1
 800327c:	4985      	ldr	r1, [pc, #532]	@ (8003494 <HAL_PCD_IRQHandler+0xa58>)
 800327e:	5bc2      	ldrh	r2, [r0, r7]
 8003280:	4688      	mov	r8, r1
 8003282:	4443      	add	r3, r8
 8003284:	181b      	adds	r3, r3, r0
 8003286:	189b      	adds	r3, r3, r2
 8003288:	881a      	ldrh	r2, [r3, #0]
 800328a:	0592      	lsls	r2, r2, #22
 800328c:	0d92      	lsrs	r2, r2, #22
 800328e:	801a      	strh	r2, [r3, #0]
 8003290:	881a      	ldrh	r2, [r3, #0]
 8003292:	4332      	orrs	r2, r6
 8003294:	b292      	uxth	r2, r2
 8003296:	801a      	strh	r2, [r3, #0]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003298:	0020      	movs	r0, r4
 800329a:	4649      	mov	r1, r9
 800329c:	f003 fb90 	bl	80069c0 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80032a0:	9b03      	ldr	r3, [sp, #12]
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80032a2:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1c6      	bne.n	8003236 <HAL_PCD_IRQHandler+0x7fa>
 80032a8:	e6cc      	b.n	8003044 <HAL_PCD_IRQHandler+0x608>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80032aa:	2244      	movs	r2, #68	@ 0x44
 80032ac:	6821      	ldr	r1, [r4, #0]
 80032ae:	487a      	ldr	r0, [pc, #488]	@ (8003498 <HAL_PCD_IRQHandler+0xa5c>)
 80032b0:	5a8b      	ldrh	r3, [r1, r2]
 80032b2:	4003      	ands	r3, r0
 80032b4:	528b      	strh	r3, [r1, r2]
    HAL_PCD_SOFCallback(hpcd);
 80032b6:	0020      	movs	r0, r4
 80032b8:	f003 fb8e 	bl	80069d8 <HAL_PCD_SOFCallback>
    return;
 80032bc:	f7ff fbf8 	bl	8002ab0 <HAL_PCD_IRQHandler+0x74>
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80032c0:	2100      	movs	r1, #0
 80032c2:	0020      	movs	r0, r4
      hpcd->LPM_State = LPM_L0;
 80032c4:	54e5      	strb	r5, [r4, r3]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80032c6:	f000 fab9 	bl	800383c <HAL_PCDEx_LPM_Callback>
 80032ca:	e474      	b.n	8002bb6 <HAL_PCD_IRQHandler+0x17a>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d000      	beq.n	80032d2 <HAL_PCD_IRQHandler+0x896>
 80032d0:	e5ef      	b.n	8002eb2 <HAL_PCD_IRQHandler+0x476>
 80032d2:	334f      	adds	r3, #79	@ 0x4f
 80032d4:	5ac7      	ldrh	r7, [r0, r3]
 80032d6:	7c13      	ldrb	r3, [r2, #16]
 80032d8:	4a67      	ldr	r2, [pc, #412]	@ (8003478 <HAL_PCD_IRQHandler+0xa3c>)
 80032da:	00db      	lsls	r3, r3, #3
 80032dc:	4694      	mov	ip, r2
 80032de:	4463      	add	r3, ip
 80032e0:	18c3      	adds	r3, r0, r3
 80032e2:	19db      	adds	r3, r3, r7
 80032e4:	8019      	strh	r1, [r3, #0]
 80032e6:	e5e4      	b.n	8002eb2 <HAL_PCD_IRQHandler+0x476>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d000      	beq.n	80032ee <HAL_PCD_IRQHandler+0x8b2>
 80032ec:	e5e1      	b.n	8002eb2 <HAL_PCD_IRQHandler+0x476>
 80032ee:	334f      	adds	r3, #79	@ 0x4f
 80032f0:	5ac1      	ldrh	r1, [r0, r3]
 80032f2:	7c13      	ldrb	r3, [r2, #16]
 80032f4:	4a67      	ldr	r2, [pc, #412]	@ (8003494 <HAL_PCD_IRQHandler+0xa58>)
 80032f6:	00db      	lsls	r3, r3, #3
 80032f8:	4694      	mov	ip, r2
 80032fa:	4463      	add	r3, ip
 80032fc:	181b      	adds	r3, r3, r0
 80032fe:	185b      	adds	r3, r3, r1
 8003300:	801e      	strh	r6, [r3, #0]
 8003302:	e5d6      	b.n	8002eb2 <HAL_PCD_IRQHandler+0x476>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003304:	2650      	movs	r6, #80	@ 0x50
 8003306:	5b86      	ldrh	r6, [r0, r6]
 8003308:	46b0      	mov	r8, r6
 800330a:	4e62      	ldr	r6, [pc, #392]	@ (8003494 <HAL_PCD_IRQHandler+0xa58>)
 800330c:	4441      	add	r1, r8
 800330e:	46b0      	mov	r8, r6
 8003310:	1809      	adds	r1, r1, r0
 8003312:	4441      	add	r1, r8
 8003314:	8809      	ldrh	r1, [r1, #0]
 8003316:	0589      	lsls	r1, r1, #22
 8003318:	0d89      	lsrs	r1, r1, #22
    if (ep->xfer_len >= count)
 800331a:	4688      	mov	r8, r1
 800331c:	4299      	cmp	r1, r3
 800331e:	d85d      	bhi.n	80033dc <HAL_PCD_IRQHandler+0x9a0>
      ep->xfer_len -= count;
 8003320:	4666      	mov	r6, ip
 8003322:	1a5b      	subs	r3, r3, r1
 8003324:	6033      	str	r3, [r6, #0]
    if (ep->xfer_len == 0U)
 8003326:	d10d      	bne.n	8003344 <HAL_PCD_IRQHandler+0x908>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003328:	0093      	lsls	r3, r2, #2
 800332a:	469c      	mov	ip, r3
 800332c:	4484      	add	ip, r0
 800332e:	4663      	mov	r3, ip
 8003330:	4e52      	ldr	r6, [pc, #328]	@ (800347c <HAL_PCD_IRQHandler+0xa40>)
 8003332:	881b      	ldrh	r3, [r3, #0]
 8003334:	401e      	ands	r6, r3
 8003336:	2380      	movs	r3, #128	@ 0x80
 8003338:	019b      	lsls	r3, r3, #6
 800333a:	4073      	eors	r3, r6
 800333c:	4e50      	ldr	r6, [pc, #320]	@ (8003480 <HAL_PCD_IRQHandler+0xa44>)
 800333e:	4333      	orrs	r3, r6
 8003340:	4666      	mov	r6, ip
 8003342:	8033      	strh	r3, [r6, #0]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003344:	067b      	lsls	r3, r7, #25
 8003346:	d407      	bmi.n	8003358 <HAL_PCD_IRQHandler+0x91c>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003348:	0092      	lsls	r2, r2, #2
 800334a:	1882      	adds	r2, r0, r2
 800334c:	8813      	ldrh	r3, [r2, #0]
 800334e:	4e4d      	ldr	r6, [pc, #308]	@ (8003484 <HAL_PCD_IRQHandler+0xa48>)
 8003350:	4033      	ands	r3, r6
 8003352:	4e4d      	ldr	r6, [pc, #308]	@ (8003488 <HAL_PCD_IRQHandler+0xa4c>)
 8003354:	4333      	orrs	r3, r6
 8003356:	8013      	strh	r3, [r2, #0]
    if (count != 0U)
 8003358:	2900      	cmp	r1, #0
 800335a:	d100      	bne.n	800335e <HAL_PCD_IRQHandler+0x922>
 800335c:	e45a      	b.n	8002c14 <HAL_PCD_IRQHandler+0x1d8>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800335e:	9b00      	ldr	r3, [sp, #0]
 8003360:	195b      	adds	r3, r3, r5
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	18e3      	adds	r3, r4, r3
 8003366:	001a      	movs	r2, r3
 8003368:	325b      	adds	r2, #91	@ 0x5b
 800336a:	e717      	b.n	800319c <HAL_PCD_IRQHandler+0x760>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800336c:	251f      	movs	r5, #31
 800336e:	0951      	lsrs	r1, r2, #5
 8003370:	402a      	ands	r2, r5
 8003372:	4255      	negs	r5, r2
 8003374:	416a      	adcs	r2, r5
 8003376:	1a89      	subs	r1, r1, r2
 8003378:	881a      	ldrh	r2, [r3, #0]
 800337a:	0289      	lsls	r1, r1, #10
 800337c:	4311      	orrs	r1, r2
 800337e:	4a43      	ldr	r2, [pc, #268]	@ (800348c <HAL_PCD_IRQHandler+0xa50>)
 8003380:	430a      	orrs	r2, r1
 8003382:	b292      	uxth	r2, r2
 8003384:	801a      	strh	r2, [r3, #0]
 8003386:	e55e      	b.n	8002e46 <HAL_PCD_IRQHandler+0x40a>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003388:	2a01      	cmp	r2, #1
 800338a:	d000      	beq.n	800338e <HAL_PCD_IRQHandler+0x952>
 800338c:	e784      	b.n	8003298 <HAL_PCD_IRQHandler+0x85c>
 800338e:	9e02      	ldr	r6, [sp, #8]
 8003390:	5bc2      	ldrh	r2, [r0, r7]
 8003392:	46b4      	mov	ip, r6
 8003394:	4442      	add	r2, r8
 8003396:	4462      	add	r2, ip
 8003398:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800339a:	0032      	movs	r2, r6
 800339c:	4e3d      	ldr	r6, [pc, #244]	@ (8003494 <HAL_PCD_IRQHandler+0xa58>)
 800339e:	5bc1      	ldrh	r1, [r0, r7]
 80033a0:	46b4      	mov	ip, r6
 80033a2:	4462      	add	r2, ip
 80033a4:	1812      	adds	r2, r2, r0
 80033a6:	1852      	adds	r2, r2, r1
 80033a8:	8013      	strh	r3, [r2, #0]
 80033aa:	e775      	b.n	8003298 <HAL_PCD_IRQHandler+0x85c>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d000      	beq.n	80033b2 <HAL_PCD_IRQHandler+0x976>
 80033b0:	e738      	b.n	8003224 <HAL_PCD_IRQHandler+0x7e8>
 80033b2:	9e02      	ldr	r6, [sp, #8]
 80033b4:	4f30      	ldr	r7, [pc, #192]	@ (8003478 <HAL_PCD_IRQHandler+0xa3c>)
 80033b6:	2150      	movs	r1, #80	@ 0x50
 80033b8:	0033      	movs	r3, r6
 80033ba:	46b8      	mov	r8, r7
 80033bc:	5a42      	ldrh	r2, [r0, r1]
 80033be:	4443      	add	r3, r8
 80033c0:	18c3      	adds	r3, r0, r3
 80033c2:	189b      	adds	r3, r3, r2
 80033c4:	2200      	movs	r2, #0
 80033c6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80033c8:	5a43      	ldrh	r3, [r0, r1]
 80033ca:	4463      	add	r3, ip
 80033cc:	46b4      	mov	ip, r6
 80033ce:	4463      	add	r3, ip
 80033d0:	801a      	strh	r2, [r3, #0]
 80033d2:	e727      	b.n	8003224 <HAL_PCD_IRQHandler+0x7e8>
      ep->xfer_len = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	4666      	mov	r6, ip
 80033d8:	6033      	str	r3, [r6, #0]
    if (ep->xfer_len == 0U)
 80033da:	e6be      	b.n	800315a <HAL_PCD_IRQHandler+0x71e>
      ep->xfer_len = 0U;
 80033dc:	4663      	mov	r3, ip
 80033de:	464e      	mov	r6, r9
 80033e0:	601e      	str	r6, [r3, #0]
    if (ep->xfer_len == 0U)
 80033e2:	e7a1      	b.n	8003328 <HAL_PCD_IRQHandler+0x8ec>
        ep->xfer_buff += TxPctSize;
 80033e4:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 80033e6:	46b1      	mov	r9, r6
 80033e8:	4489      	add	r9, r1
 80033ea:	464e      	mov	r6, r9
 80033ec:	625e      	str	r6, [r3, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 80033ee:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
 80033f0:	46b0      	mov	r8, r6
 80033f2:	4488      	add	r8, r1
 80033f4:	4646      	mov	r6, r8
 80033f6:	62d6      	str	r6, [r2, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 80033f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033fa:	4690      	mov	r8, r2
 80033fc:	6a1a      	ldr	r2, [r3, #32]
 80033fe:	4590      	cmp	r8, r2
 8003400:	d358      	bcc.n	80034b4 <HAL_PCD_IRQHandler+0xa78>
          ep->xfer_len_db -= len;
 8003402:	4641      	mov	r1, r8
 8003404:	1a89      	subs	r1, r1, r2
 8003406:	6319      	str	r1, [r3, #48]	@ 0x30
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003408:	b291      	uxth	r1, r2
 800340a:	9b00      	ldr	r3, [sp, #0]
 800340c:	195b      	adds	r3, r3, r5
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	18e3      	adds	r3, r4, r3
 8003412:	7c5b      	ldrb	r3, [r3, #17]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d143      	bne.n	80034a0 <HAL_PCD_IRQHandler+0xa64>
 8003418:	3350      	adds	r3, #80	@ 0x50
 800341a:	5ac3      	ldrh	r3, [r0, r3]
 800341c:	9e02      	ldr	r6, [sp, #8]
 800341e:	4463      	add	r3, ip
 8003420:	46b4      	mov	ip, r6
 8003422:	4463      	add	r3, ip
 8003424:	881f      	ldrh	r7, [r3, #0]
 8003426:	05bf      	lsls	r7, r7, #22
 8003428:	0dbf      	lsrs	r7, r7, #22
 800342a:	801f      	strh	r7, [r3, #0]
 800342c:	2a00      	cmp	r2, #0
 800342e:	d000      	beq.n	8003432 <HAL_PCD_IRQHandler+0x9f6>
 8003430:	e075      	b.n	800351e <HAL_PCD_IRQHandler+0xae2>
 8003432:	2780      	movs	r7, #128	@ 0x80
 8003434:	881a      	ldrh	r2, [r3, #0]
 8003436:	023f      	lsls	r7, r7, #8
 8003438:	433a      	orrs	r2, r7
 800343a:	801a      	strh	r2, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800343c:	9b00      	ldr	r3, [sp, #0]
 800343e:	195b      	adds	r3, r3, r5
 8003440:	00db      	lsls	r3, r3, #3
 8003442:	18e3      	adds	r3, r4, r3
 8003444:	8b5a      	ldrh	r2, [r3, #26]
 8003446:	000b      	movs	r3, r1
 8003448:	4649      	mov	r1, r9
 800344a:	f002 faeb 	bl	8005a24 <USB_WritePMA>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800344e:	6820      	ldr	r0, [r4, #0]
 8003450:	e5f8      	b.n	8003044 <HAL_PCD_IRQHandler+0x608>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003452:	4662      	mov	r2, ip
 8003454:	b291      	uxth	r1, r2
 8003456:	2b01      	cmp	r3, #1
 8003458:	d000      	beq.n	800345c <HAL_PCD_IRQHandler+0xa20>
 800345a:	e59c      	b.n	8002f96 <HAL_PCD_IRQHandler+0x55a>
 800345c:	9a02      	ldr	r2, [sp, #8]
 800345e:	334f      	adds	r3, #79	@ 0x4f
 8003460:	4694      	mov	ip, r2
 8003462:	5ac3      	ldrh	r3, [r0, r3]
 8003464:	4443      	add	r3, r8
 8003466:	4463      	add	r3, ip
 8003468:	8019      	strh	r1, [r3, #0]
 800346a:	e594      	b.n	8002f96 <HAL_PCD_IRQHandler+0x55a>
        else if (ep->xfer_len_db == 0U)
 800346c:	4662      	mov	r2, ip
 800346e:	2a00      	cmp	r2, #0
 8003470:	d126      	bne.n	80034c0 <HAL_PCD_IRQHandler+0xa84>
          ep->xfer_fill_db = 0U;
 8003472:	703a      	strb	r2, [r7, #0]
          len = TxPctSize;
 8003474:	000a      	movs	r2, r1
 8003476:	e574      	b.n	8002f62 <HAL_PCD_IRQHandler+0x526>
 8003478:	00000402 	.word	0x00000402
 800347c:	ffffbf8f 	.word	0xffffbf8f
 8003480:	00008080 	.word	0x00008080
 8003484:	ffff8f8f 	.word	0xffff8f8f
 8003488:	000080c0 	.word	0x000080c0
 800348c:	ffff8000 	.word	0xffff8000
 8003490:	0000c080 	.word	0x0000c080
 8003494:	00000406 	.word	0x00000406
 8003498:	fffffdff 	.word	0xfffffdff
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800349c:	4642      	mov	r2, r8
 800349e:	b291      	uxth	r1, r2
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d1cb      	bne.n	800343c <HAL_PCD_IRQHandler+0xa00>
 80034a4:	334f      	adds	r3, #79	@ 0x4f
 80034a6:	5ac3      	ldrh	r3, [r0, r3]
 80034a8:	9a02      	ldr	r2, [sp, #8]
 80034aa:	4463      	add	r3, ip
 80034ac:	4694      	mov	ip, r2
 80034ae:	4463      	add	r3, ip
 80034b0:	8019      	strh	r1, [r3, #0]
 80034b2:	e7c3      	b.n	800343c <HAL_PCD_IRQHandler+0xa00>
        else if (ep->xfer_len_db == 0U)
 80034b4:	4642      	mov	r2, r8
 80034b6:	2a00      	cmp	r2, #0
 80034b8:	d120      	bne.n	80034fc <HAL_PCD_IRQHandler+0xac0>
          ep->xfer_fill_db = 0U;
 80034ba:	703a      	strb	r2, [r7, #0]
          len = TxPctSize;
 80034bc:	000a      	movs	r2, r1
 80034be:	e7a4      	b.n	800340a <HAL_PCD_IRQHandler+0x9ce>
          ep->xfer_fill_db = 0U;
 80034c0:	2200      	movs	r2, #0
 80034c2:	703a      	strb	r2, [r7, #0]
          ep->xfer_len_db = 0U;
 80034c4:	631a      	str	r2, [r3, #48]	@ 0x30
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80034c6:	7c5b      	ldrb	r3, [r3, #17]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1c2      	bne.n	8003452 <HAL_PCD_IRQHandler+0xa16>
 80034cc:	2350      	movs	r3, #80	@ 0x50
 80034ce:	9a02      	ldr	r2, [sp, #8]
 80034d0:	5ac3      	ldrh	r3, [r0, r3]
 80034d2:	4443      	add	r3, r8
 80034d4:	4690      	mov	r8, r2
 80034d6:	4443      	add	r3, r8
 80034d8:	881a      	ldrh	r2, [r3, #0]
 80034da:	0592      	lsls	r2, r2, #22
 80034dc:	0d92      	lsrs	r2, r2, #22
 80034de:	801a      	strh	r2, [r3, #0]
          len = ep->xfer_len_db;
 80034e0:	4662      	mov	r2, ip
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80034e2:	2a3e      	cmp	r2, #62	@ 0x3e
 80034e4:	d828      	bhi.n	8003538 <HAL_PCD_IRQHandler+0xafc>
 80034e6:	2101      	movs	r1, #1
 80034e8:	0857      	lsrs	r7, r2, #1
 80034ea:	4011      	ands	r1, r2
 80034ec:	187f      	adds	r7, r7, r1
 80034ee:	8819      	ldrh	r1, [r3, #0]
 80034f0:	02bf      	lsls	r7, r7, #10
 80034f2:	4339      	orrs	r1, r7
 80034f4:	b289      	uxth	r1, r1
 80034f6:	8019      	strh	r1, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80034f8:	b291      	uxth	r1, r2
 80034fa:	e54c      	b.n	8002f96 <HAL_PCD_IRQHandler+0x55a>
          ep->xfer_len_db = 0U;
 80034fc:	2200      	movs	r2, #0
 80034fe:	631a      	str	r2, [r3, #48]	@ 0x30
          ep->xfer_fill_db = 0;
 8003500:	703a      	strb	r2, [r7, #0]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003502:	7c5b      	ldrb	r3, [r3, #17]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1c9      	bne.n	800349c <HAL_PCD_IRQHandler+0xa60>
 8003508:	2350      	movs	r3, #80	@ 0x50
 800350a:	9a02      	ldr	r2, [sp, #8]
 800350c:	5ac3      	ldrh	r3, [r0, r3]
 800350e:	4463      	add	r3, ip
 8003510:	4694      	mov	ip, r2
 8003512:	4463      	add	r3, ip
 8003514:	881a      	ldrh	r2, [r3, #0]
 8003516:	0592      	lsls	r2, r2, #22
 8003518:	0d92      	lsrs	r2, r2, #22
 800351a:	801a      	strh	r2, [r3, #0]
          len = ep->xfer_len_db;
 800351c:	4642      	mov	r2, r8
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800351e:	2a3e      	cmp	r2, #62	@ 0x3e
 8003520:	d81a      	bhi.n	8003558 <HAL_PCD_IRQHandler+0xb1c>
 8003522:	2101      	movs	r1, #1
 8003524:	0857      	lsrs	r7, r2, #1
 8003526:	4011      	ands	r1, r2
 8003528:	187f      	adds	r7, r7, r1
 800352a:	8819      	ldrh	r1, [r3, #0]
 800352c:	02bf      	lsls	r7, r7, #10
 800352e:	4339      	orrs	r1, r7
 8003530:	b289      	uxth	r1, r1
 8003532:	8019      	strh	r1, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003534:	b291      	uxth	r1, r2
 8003536:	e781      	b.n	800343c <HAL_PCD_IRQHandler+0xa00>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003538:	271f      	movs	r7, #31
 800353a:	4017      	ands	r7, r2
 800353c:	003e      	movs	r6, r7
 800353e:	4277      	negs	r7, r6
 8003540:	4177      	adcs	r7, r6
 8003542:	0951      	lsrs	r1, r2, #5
 8003544:	1bc9      	subs	r1, r1, r7
 8003546:	881f      	ldrh	r7, [r3, #0]
 8003548:	0289      	lsls	r1, r1, #10
 800354a:	430f      	orrs	r7, r1
 800354c:	490a      	ldr	r1, [pc, #40]	@ (8003578 <HAL_PCD_IRQHandler+0xb3c>)
 800354e:	4339      	orrs	r1, r7
 8003550:	b289      	uxth	r1, r1
 8003552:	8019      	strh	r1, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003554:	b291      	uxth	r1, r2
 8003556:	e51e      	b.n	8002f96 <HAL_PCD_IRQHandler+0x55a>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003558:	271f      	movs	r7, #31
 800355a:	4017      	ands	r7, r2
 800355c:	003e      	movs	r6, r7
 800355e:	4277      	negs	r7, r6
 8003560:	4177      	adcs	r7, r6
 8003562:	0951      	lsrs	r1, r2, #5
 8003564:	1bc9      	subs	r1, r1, r7
 8003566:	881f      	ldrh	r7, [r3, #0]
 8003568:	0289      	lsls	r1, r1, #10
 800356a:	430f      	orrs	r7, r1
 800356c:	4902      	ldr	r1, [pc, #8]	@ (8003578 <HAL_PCD_IRQHandler+0xb3c>)
 800356e:	4339      	orrs	r1, r7
 8003570:	b289      	uxth	r1, r1
 8003572:	8019      	strh	r1, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003574:	b291      	uxth	r1, r2
 8003576:	e761      	b.n	800343c <HAL_PCD_IRQHandler+0xa00>
 8003578:	ffff8000 	.word	0xffff8000

0800357c <HAL_PCD_SetAddress>:
{
 800357c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hpcd);
 800357e:	25a4      	movs	r5, #164	@ 0xa4
 8003580:	00ad      	lsls	r5, r5, #2
 8003582:	5d43      	ldrb	r3, [r0, r5]
{
 8003584:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 8003586:	2b01      	cmp	r3, #1
 8003588:	d009      	beq.n	800359e <HAL_PCD_SetAddress+0x22>
 800358a:	2301      	movs	r3, #1
 800358c:	5543      	strb	r3, [r0, r5]
  hpcd->USB_Address = address;
 800358e:	7301      	strb	r1, [r0, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003590:	6800      	ldr	r0, [r0, #0]
 8003592:	f002 fa33 	bl	80059fc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003596:	2300      	movs	r3, #0
  return HAL_OK;
 8003598:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 800359a:	5563      	strb	r3, [r4, r5]
}
 800359c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 800359e:	2002      	movs	r0, #2
 80035a0:	e7fc      	b.n	800359c <HAL_PCD_SetAddress+0x20>
 80035a2:	46c0      	nop			@ (mov r8, r8)

080035a4 <HAL_PCD_EP_Open>:
{
 80035a4:	b570      	push	{r4, r5, r6, lr}
 80035a6:	0005      	movs	r5, r0
 80035a8:	2007      	movs	r0, #7
 80035aa:	4008      	ands	r0, r1
 80035ac:	0084      	lsls	r4, r0, #2
 80035ae:	1824      	adds	r4, r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 80035b0:	b249      	sxtb	r1, r1
 80035b2:	00e4      	lsls	r4, r4, #3
 80035b4:	2900      	cmp	r1, #0
 80035b6:	db1d      	blt.n	80035f4 <HAL_PCD_EP_Open+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035b8:	0021      	movs	r1, r4
    ep->is_in = 0U;
 80035ba:	2600      	movs	r6, #0
 80035bc:	192c      	adds	r4, r5, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035be:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 80035c0:	3452      	adds	r4, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035c2:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 80035c4:	34ff      	adds	r4, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035c6:	1869      	adds	r1, r5, r1
    ep->is_in = 0U;
 80035c8:	7026      	strb	r6, [r4, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035ca:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = ep_mps;
 80035cc:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 80035ce:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d101      	bne.n	80035d8 <HAL_PCD_EP_Open+0x34>
    ep->data_pid_start = 0U;
 80035d4:	2300      	movs	r3, #0
 80035d6:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 80035d8:	24a4      	movs	r4, #164	@ 0xa4
 80035da:	00a4      	lsls	r4, r4, #2
 80035dc:	5d2b      	ldrb	r3, [r5, r4]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d00f      	beq.n	8003602 <HAL_PCD_EP_Open+0x5e>
 80035e2:	2301      	movs	r3, #1
 80035e4:	552b      	strb	r3, [r5, r4]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80035e6:	6828      	ldr	r0, [r5, #0]
 80035e8:	f001 fcbe 	bl	8004f68 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80035ec:	2300      	movs	r3, #0
  return ret;
 80035ee:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 80035f0:	552b      	strb	r3, [r5, r4]
}
 80035f2:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035f4:	0021      	movs	r1, r4
    ep->is_in = 1U;
 80035f6:	2601      	movs	r6, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035f8:	3110      	adds	r1, #16
    ep->is_in = 1U;
 80035fa:	192c      	adds	r4, r5, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035fc:	1869      	adds	r1, r5, r1
    ep->is_in = 1U;
 80035fe:	7466      	strb	r6, [r4, #17]
 8003600:	e7e3      	b.n	80035ca <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8003602:	2002      	movs	r0, #2
 8003604:	e7f5      	b.n	80035f2 <HAL_PCD_EP_Open+0x4e>
 8003606:	46c0      	nop			@ (mov r8, r8)

08003608 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8003608:	2207      	movs	r2, #7
 800360a:	400a      	ands	r2, r1
 800360c:	0093      	lsls	r3, r2, #2
 800360e:	189b      	adds	r3, r3, r2
 8003610:	b249      	sxtb	r1, r1
{
 8003612:	b570      	push	{r4, r5, r6, lr}
 8003614:	00db      	lsls	r3, r3, #3
 8003616:	0004      	movs	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8003618:	2900      	cmp	r1, #0
 800361a:	db17      	blt.n	800364c <HAL_PCD_EP_Close+0x44>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800361c:	0019      	movs	r1, r3
 800361e:	3151      	adds	r1, #81	@ 0x51
 8003620:	31ff      	adds	r1, #255	@ 0xff
 8003622:	1841      	adds	r1, r0, r1
    ep->is_in = 0U;
 8003624:	18c3      	adds	r3, r0, r3
  __HAL_LOCK(hpcd);
 8003626:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 0U;
 8003628:	2000      	movs	r0, #0
 800362a:	3352      	adds	r3, #82	@ 0x52
 800362c:	33ff      	adds	r3, #255	@ 0xff
 800362e:	7018      	strb	r0, [r3, #0]
  __HAL_LOCK(hpcd);
 8003630:	00ad      	lsls	r5, r5, #2
  ep->num = ep_addr & EP_ADDR_MSK;
 8003632:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8003634:	5d63      	ldrb	r3, [r4, r5]
 8003636:	2b01      	cmp	r3, #1
 8003638:	d014      	beq.n	8003664 <HAL_PCD_EP_Close+0x5c>
 800363a:	2301      	movs	r3, #1
 800363c:	5563      	strb	r3, [r4, r5]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800363e:	6820      	ldr	r0, [r4, #0]
 8003640:	f001 fdf2 	bl	8005228 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003644:	2300      	movs	r3, #0
  return HAL_OK;
 8003646:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 8003648:	5563      	strb	r3, [r4, r5]
}
 800364a:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800364c:	0019      	movs	r1, r3
 800364e:	3110      	adds	r1, #16
    ep->is_in = 1U;
 8003650:	18c3      	adds	r3, r0, r3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003652:	1841      	adds	r1, r0, r1
  __HAL_LOCK(hpcd);
 8003654:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 1U;
 8003656:	2001      	movs	r0, #1
  __HAL_LOCK(hpcd);
 8003658:	00ad      	lsls	r5, r5, #2
    ep->is_in = 1U;
 800365a:	7458      	strb	r0, [r3, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 800365c:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800365e:	5d63      	ldrb	r3, [r4, r5]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d1ea      	bne.n	800363a <HAL_PCD_EP_Close+0x32>
 8003664:	2002      	movs	r0, #2
 8003666:	e7f0      	b.n	800364a <HAL_PCD_EP_Close+0x42>

08003668 <HAL_PCD_EP_Receive>:
{
 8003668:	b570      	push	{r4, r5, r6, lr}
 800366a:	2407      	movs	r4, #7
}
 800366c:	4021      	ands	r1, r4
  ep->xfer_buff = pBuf;
 800366e:	008c      	lsls	r4, r1, #2
 8003670:	1864      	adds	r4, r4, r1
 8003672:	00e4      	lsls	r4, r4, #3
 8003674:	1905      	adds	r5, r0, r4
 8003676:	002e      	movs	r6, r5
 8003678:	3665      	adds	r6, #101	@ 0x65
 800367a:	36ff      	adds	r6, #255	@ 0xff
 800367c:	6032      	str	r2, [r6, #0]
  ep->xfer_len = len;
 800367e:	002a      	movs	r2, r5
 8003680:	3269      	adds	r2, #105	@ 0x69
 8003682:	32ff      	adds	r2, #255	@ 0xff
 8003684:	6013      	str	r3, [r2, #0]
  ep->xfer_count = 0U;
 8003686:	2300      	movs	r3, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8003688:	3551      	adds	r5, #81	@ 0x51
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800368a:	3451      	adds	r4, #81	@ 0x51
  ep->xfer_count = 0U;
 800368c:	6053      	str	r3, [r2, #4]
  ep->num = ep_addr & EP_ADDR_MSK;
 800368e:	35ff      	adds	r5, #255	@ 0xff
  ep->is_in = 0U;
 8003690:	3a17      	subs	r2, #23
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003692:	34ff      	adds	r4, #255	@ 0xff
  ep->is_in = 0U;
 8003694:	7013      	strb	r3, [r2, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003696:	7029      	strb	r1, [r5, #0]
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003698:	1901      	adds	r1, r0, r4
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800369a:	6800      	ldr	r0, [r0, #0]
 800369c:	f001 fe4a 	bl	8005334 <USB_EPStartXfer>
}
 80036a0:	2000      	movs	r0, #0
 80036a2:	bd70      	pop	{r4, r5, r6, pc}

080036a4 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80036a4:	2307      	movs	r3, #7
 80036a6:	400b      	ands	r3, r1
 80036a8:	0099      	lsls	r1, r3, #2
 80036aa:	18c9      	adds	r1, r1, r3
 80036ac:	00c9      	lsls	r1, r1, #3
 80036ae:	1840      	adds	r0, r0, r1
 80036b0:	306d      	adds	r0, #109	@ 0x6d
 80036b2:	30ff      	adds	r0, #255	@ 0xff
 80036b4:	6800      	ldr	r0, [r0, #0]
}
 80036b6:	4770      	bx	lr

080036b8 <HAL_PCD_EP_Transmit>:
{
 80036b8:	b570      	push	{r4, r5, r6, lr}
 80036ba:	2407      	movs	r4, #7
}
 80036bc:	4021      	ands	r1, r4
 80036be:	008c      	lsls	r4, r1, #2
  ep->xfer_buff = pBuf;
 80036c0:	1864      	adds	r4, r4, r1
 80036c2:	00e4      	lsls	r4, r4, #3
 80036c4:	1905      	adds	r5, r0, r4
  ep->xfer_fill_db = 1U;
 80036c6:	002e      	movs	r6, r5
  ep->xfer_buff = pBuf;
 80036c8:	626a      	str	r2, [r5, #36]	@ 0x24
  ep->xfer_fill_db = 1U;
 80036ca:	2201      	movs	r2, #1
 80036cc:	3634      	adds	r6, #52	@ 0x34
  ep->xfer_len = len;
 80036ce:	62ab      	str	r3, [r5, #40]	@ 0x28
  ep->xfer_fill_db = 1U;
 80036d0:	7032      	strb	r2, [r6, #0]
  ep->xfer_len_db = len;
 80036d2:	632b      	str	r3, [r5, #48]	@ 0x30
  ep->xfer_count = 0U;
 80036d4:	2300      	movs	r3, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036d6:	3410      	adds	r4, #16
  ep->num = ep_addr & EP_ADDR_MSK;
 80036d8:	7429      	strb	r1, [r5, #16]
  ep->xfer_count = 0U;
 80036da:	62eb      	str	r3, [r5, #44]	@ 0x2c
  ep->is_in = 1U;
 80036dc:	746a      	strb	r2, [r5, #17]
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036de:	1901      	adds	r1, r0, r4
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80036e0:	6800      	ldr	r0, [r0, #0]
 80036e2:	f001 fe27 	bl	8005334 <USB_EPStartXfer>
}
 80036e6:	2000      	movs	r0, #0
 80036e8:	bd70      	pop	{r4, r5, r6, pc}
 80036ea:	46c0      	nop			@ (mov r8, r8)

080036ec <HAL_PCD_EP_SetStall>:
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80036ec:	2307      	movs	r3, #7
{
 80036ee:	b570      	push	{r4, r5, r6, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80036f0:	7902      	ldrb	r2, [r0, #4]
{
 80036f2:	0004      	movs	r4, r0
 80036f4:	400b      	ands	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d331      	bcc.n	800375e <HAL_PCD_EP_SetStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 80036fa:	b24a      	sxtb	r2, r1
 80036fc:	2a00      	cmp	r2, #0
 80036fe:	db1b      	blt.n	8003738 <HAL_PCD_EP_SetStall+0x4c>
    ep = &hpcd->OUT_ep[ep_addr];
 8003700:	008a      	lsls	r2, r1, #2
 8003702:	1852      	adds	r2, r2, r1
 8003704:	00d2      	lsls	r2, r2, #3
 8003706:	0011      	movs	r1, r2
 8003708:	3151      	adds	r1, #81	@ 0x51
 800370a:	31ff      	adds	r1, #255	@ 0xff
 800370c:	1841      	adds	r1, r0, r1
    ep->is_in = 0U;
 800370e:	1882      	adds	r2, r0, r2
 8003710:	2000      	movs	r0, #0
 8003712:	3252      	adds	r2, #82	@ 0x52
 8003714:	32ff      	adds	r2, #255	@ 0xff
 8003716:	7010      	strb	r0, [r2, #0]
  __HAL_LOCK(hpcd);
 8003718:	25a4      	movs	r5, #164	@ 0xa4
  ep->is_stall = 1U;
 800371a:	2201      	movs	r2, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800371c:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 1U;
 800371e:	708a      	strb	r2, [r1, #2]
  __HAL_LOCK(hpcd);
 8003720:	00ad      	lsls	r5, r5, #2
 8003722:	5d63      	ldrb	r3, [r4, r5]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d018      	beq.n	800375a <HAL_PCD_EP_SetStall+0x6e>
 8003728:	5562      	strb	r2, [r4, r5]
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800372a:	6820      	ldr	r0, [r4, #0]
 800372c:	f002 f902 	bl	8005934 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8003730:	2300      	movs	r3, #0
  return HAL_OK;
 8003732:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 8003734:	5563      	strb	r3, [r4, r5]
}
 8003736:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003738:	009a      	lsls	r2, r3, #2
 800373a:	18d2      	adds	r2, r2, r3
 800373c:	00d2      	lsls	r2, r2, #3
 800373e:	0011      	movs	r1, r2
 8003740:	3110      	adds	r1, #16
 8003742:	1841      	adds	r1, r0, r1
    ep->is_in = 1U;
 8003744:	1882      	adds	r2, r0, r2
 8003746:	2001      	movs	r0, #1
  __HAL_LOCK(hpcd);
 8003748:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 1U;
 800374a:	7450      	strb	r0, [r2, #17]
  ep->is_stall = 1U;
 800374c:	2201      	movs	r2, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800374e:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 1U;
 8003750:	708a      	strb	r2, [r1, #2]
  __HAL_LOCK(hpcd);
 8003752:	00ad      	lsls	r5, r5, #2
 8003754:	5d63      	ldrb	r3, [r4, r5]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d1e6      	bne.n	8003728 <HAL_PCD_EP_SetStall+0x3c>
 800375a:	2002      	movs	r0, #2
 800375c:	e7eb      	b.n	8003736 <HAL_PCD_EP_SetStall+0x4a>
    return HAL_ERROR;
 800375e:	2001      	movs	r0, #1
 8003760:	e7e9      	b.n	8003736 <HAL_PCD_EP_SetStall+0x4a>
 8003762:	46c0      	nop			@ (mov r8, r8)

08003764 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003764:	230f      	movs	r3, #15
{
 8003766:	b570      	push	{r4, r5, r6, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003768:	7902      	ldrb	r2, [r0, #4]
{
 800376a:	0004      	movs	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800376c:	400b      	ands	r3, r1
 800376e:	429a      	cmp	r2, r3
 8003770:	d330      	bcc.n	80037d4 <HAL_PCD_EP_ClrStall+0x70>
  if ((0x80U & ep_addr) == 0x80U)
 8003772:	2207      	movs	r2, #7
 8003774:	400a      	ands	r2, r1
 8003776:	0093      	lsls	r3, r2, #2
 8003778:	189b      	adds	r3, r3, r2
 800377a:	b249      	sxtb	r1, r1
 800377c:	00db      	lsls	r3, r3, #3
 800377e:	2900      	cmp	r1, #0
 8003780:	db18      	blt.n	80037b4 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003782:	0019      	movs	r1, r3
 8003784:	3151      	adds	r1, #81	@ 0x51
 8003786:	31ff      	adds	r1, #255	@ 0xff
 8003788:	1841      	adds	r1, r0, r1
    ep->is_in = 0U;
 800378a:	18c3      	adds	r3, r0, r3
  ep->is_stall = 0U;
 800378c:	2600      	movs	r6, #0
    ep->is_in = 0U;
 800378e:	2000      	movs	r0, #0
  __HAL_LOCK(hpcd);
 8003790:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 0U;
 8003792:	3352      	adds	r3, #82	@ 0x52
 8003794:	33ff      	adds	r3, #255	@ 0xff
 8003796:	7018      	strb	r0, [r3, #0]
  __HAL_LOCK(hpcd);
 8003798:	00ad      	lsls	r5, r5, #2
  ep->is_stall = 0U;
 800379a:	708e      	strb	r6, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800379c:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800379e:	5d63      	ldrb	r3, [r4, r5]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d015      	beq.n	80037d0 <HAL_PCD_EP_ClrStall+0x6c>
 80037a4:	2301      	movs	r3, #1
 80037a6:	5563      	strb	r3, [r4, r5]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80037a8:	6820      	ldr	r0, [r4, #0]
 80037aa:	f002 f8e7 	bl	800597c <USB_EPClearStall>
  return HAL_OK;
 80037ae:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 80037b0:	5566      	strb	r6, [r4, r5]
}
 80037b2:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037b4:	0019      	movs	r1, r3
 80037b6:	3110      	adds	r1, #16
 80037b8:	1841      	adds	r1, r0, r1
    ep->is_in = 1U;
 80037ba:	18c3      	adds	r3, r0, r3
  ep->is_stall = 0U;
 80037bc:	2600      	movs	r6, #0
    ep->is_in = 1U;
 80037be:	2001      	movs	r0, #1
  __HAL_LOCK(hpcd);
 80037c0:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 1U;
 80037c2:	7458      	strb	r0, [r3, #17]
  __HAL_LOCK(hpcd);
 80037c4:	00ad      	lsls	r5, r5, #2
  ep->is_stall = 0U;
 80037c6:	708e      	strb	r6, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80037c8:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 80037ca:	5d63      	ldrb	r3, [r4, r5]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d1e9      	bne.n	80037a4 <HAL_PCD_EP_ClrStall+0x40>
 80037d0:	2002      	movs	r0, #2
 80037d2:	e7ee      	b.n	80037b2 <HAL_PCD_EP_ClrStall+0x4e>
    return HAL_ERROR;
 80037d4:	2001      	movs	r0, #1
 80037d6:	e7ec      	b.n	80037b2 <HAL_PCD_EP_ClrStall+0x4e>

080037d8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80037d8:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80037da:	060c      	lsls	r4, r1, #24
 80037dc:	d50e      	bpl.n	80037fc <HAL_PCDEx_PMAConfig+0x24>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037de:	2407      	movs	r4, #7
 80037e0:	400c      	ands	r4, r1
 80037e2:	00a1      	lsls	r1, r4, #2
 80037e4:	1909      	adds	r1, r1, r4
 80037e6:	00c9      	lsls	r1, r1, #3
 80037e8:	3110      	adds	r1, #16
 80037ea:	1840      	adds	r0, r0, r1
  if (ep_kind == PCD_SNG_BUF)
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80037ec:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 80037ee:	2a00      	cmp	r2, #0
 80037f0:	d10d      	bne.n	800380e <HAL_PCDEx_PMAConfig+0x36>
    ep->doublebuffer = 0U;
 80037f2:	2300      	movs	r3, #0
    ep->pmaadress = (uint16_t)pmaadress;
 80037f4:	80c1      	strh	r1, [r0, #6]
 80037f6:	7303      	strb	r3, [r0, #12]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 80037f8:	2000      	movs	r0, #0
 80037fa:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 80037fc:	008c      	lsls	r4, r1, #2
 80037fe:	1861      	adds	r1, r4, r1
 8003800:	00c9      	lsls	r1, r1, #3
 8003802:	3151      	adds	r1, #81	@ 0x51
 8003804:	31ff      	adds	r1, #255	@ 0xff
 8003806:	1840      	adds	r0, r0, r1
    ep->pmaadress = (uint16_t)pmaadress;
 8003808:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 800380a:	2a00      	cmp	r2, #0
 800380c:	d0f1      	beq.n	80037f2 <HAL_PCDEx_PMAConfig+0x1a>
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800380e:	6083      	str	r3, [r0, #8]
    ep->doublebuffer = 1U;
 8003810:	2301      	movs	r3, #1
 8003812:	e7f0      	b.n	80037f6 <HAL_PCDEx_PMAConfig+0x1e>

08003814 <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
  hpcd->lpm_active = 1U;
 8003814:	23b4      	movs	r3, #180	@ 0xb4
 8003816:	2101      	movs	r1, #1
 8003818:	009b      	lsls	r3, r3, #2
  USB_TypeDef *USBx = hpcd->Instance;
 800381a:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 800381c:	50c1      	str	r1, [r0, r3]
  hpcd->LPM_State = LPM_L0;
 800381e:	2100      	movs	r1, #0
 8003820:	3b08      	subs	r3, #8
 8003822:	54c1      	strb	r1, [r0, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003824:	2354      	movs	r3, #84	@ 0x54
 8003826:	2001      	movs	r0, #1
 8003828:	5ad1      	ldrh	r1, [r2, r3]
 800382a:	4301      	orrs	r1, r0
 800382c:	52d1      	strh	r1, [r2, r3]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800382e:	5ad1      	ldrh	r1, [r2, r3]
 8003830:	3001      	adds	r0, #1
 8003832:	4301      	orrs	r1, r0
 8003834:	52d1      	strh	r1, [r2, r3]

  return HAL_OK;
}
 8003836:	2000      	movs	r0, #0
 8003838:	4770      	bx	lr
 800383a:	46c0      	nop			@ (mov r8, r8)

0800383c <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800383c:	4770      	bx	lr
 800383e:	46c0      	nop			@ (mov r8, r8)

08003840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003842:	46ce      	mov	lr, r9
 8003844:	4647      	mov	r7, r8
 8003846:	b580      	push	{r7, lr}
 8003848:	0004      	movs	r4, r0
 800384a:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800384c:	2800      	cmp	r0, #0
 800384e:	d100      	bne.n	8003852 <HAL_RCC_OscConfig+0x12>
 8003850:	e115      	b.n	8003a7e <HAL_RCC_OscConfig+0x23e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003852:	6803      	ldr	r3, [r0, #0]
 8003854:	07da      	lsls	r2, r3, #31
 8003856:	d52f      	bpl.n	80038b8 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003858:	210c      	movs	r1, #12
 800385a:	48c6      	ldr	r0, [pc, #792]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 800385c:	6842      	ldr	r2, [r0, #4]
 800385e:	400a      	ands	r2, r1
 8003860:	2a04      	cmp	r2, #4
 8003862:	d100      	bne.n	8003866 <HAL_RCC_OscConfig+0x26>
 8003864:	e12d      	b.n	8003ac2 <HAL_RCC_OscConfig+0x282>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003866:	6842      	ldr	r2, [r0, #4]
 8003868:	4011      	ands	r1, r2
 800386a:	2908      	cmp	r1, #8
 800386c:	d100      	bne.n	8003870 <HAL_RCC_OscConfig+0x30>
 800386e:	e11f      	b.n	8003ab0 <HAL_RCC_OscConfig+0x270>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003870:	6863      	ldr	r3, [r4, #4]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d100      	bne.n	8003878 <HAL_RCC_OscConfig+0x38>
 8003876:	e12e      	b.n	8003ad6 <HAL_RCC_OscConfig+0x296>
 8003878:	2b00      	cmp	r3, #0
 800387a:	d100      	bne.n	800387e <HAL_RCC_OscConfig+0x3e>
 800387c:	e150      	b.n	8003b20 <HAL_RCC_OscConfig+0x2e0>
 800387e:	2b05      	cmp	r3, #5
 8003880:	d100      	bne.n	8003884 <HAL_RCC_OscConfig+0x44>
 8003882:	e27b      	b.n	8003d7c <HAL_RCC_OscConfig+0x53c>
 8003884:	4bbb      	ldr	r3, [pc, #748]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 8003886:	49bc      	ldr	r1, [pc, #752]	@ (8003b78 <HAL_RCC_OscConfig+0x338>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	400a      	ands	r2, r1
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	49ba      	ldr	r1, [pc, #744]	@ (8003b7c <HAL_RCC_OscConfig+0x33c>)
 8003892:	400a      	ands	r2, r1
 8003894:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003896:	f7fe f927 	bl	8001ae8 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800389a:	2680      	movs	r6, #128	@ 0x80
        tickstart = HAL_GetTick();
 800389c:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800389e:	4fb5      	ldr	r7, [pc, #724]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 80038a0:	02b6      	lsls	r6, r6, #10
 80038a2:	e005      	b.n	80038b0 <HAL_RCC_OscConfig+0x70>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038a4:	f7fe f920 	bl	8001ae8 <HAL_GetTick>
 80038a8:	1b40      	subs	r0, r0, r5
 80038aa:	2864      	cmp	r0, #100	@ 0x64
 80038ac:	d900      	bls.n	80038b0 <HAL_RCC_OscConfig+0x70>
 80038ae:	e135      	b.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	4233      	tst	r3, r6
 80038b4:	d0f6      	beq.n	80038a4 <HAL_RCC_OscConfig+0x64>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038b6:	6823      	ldr	r3, [r4, #0]
 80038b8:	079a      	lsls	r2, r3, #30
 80038ba:	d529      	bpl.n	8003910 <HAL_RCC_OscConfig+0xd0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80038bc:	220c      	movs	r2, #12
 80038be:	49ad      	ldr	r1, [pc, #692]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 80038c0:	6848      	ldr	r0, [r1, #4]
 80038c2:	4202      	tst	r2, r0
 80038c4:	d100      	bne.n	80038c8 <HAL_RCC_OscConfig+0x88>
 80038c6:	e0d3      	b.n	8003a70 <HAL_RCC_OscConfig+0x230>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80038c8:	6848      	ldr	r0, [r1, #4]
 80038ca:	4002      	ands	r2, r0
 80038cc:	2a08      	cmp	r2, #8
 80038ce:	d100      	bne.n	80038d2 <HAL_RCC_OscConfig+0x92>
 80038d0:	e0c5      	b.n	8003a5e <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038d2:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038d4:	4da7      	ldr	r5, [pc, #668]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d100      	bne.n	80038dc <HAL_RCC_OscConfig+0x9c>
 80038da:	e165      	b.n	8003ba8 <HAL_RCC_OscConfig+0x368>
        __HAL_RCC_HSI_ENABLE();
 80038dc:	2201      	movs	r2, #1
 80038de:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e0:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 80038e2:	4313      	orrs	r3, r2
 80038e4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80038e6:	f7fe f8ff 	bl	8001ae8 <HAL_GetTick>
 80038ea:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ec:	e005      	b.n	80038fa <HAL_RCC_OscConfig+0xba>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038ee:	f7fe f8fb 	bl	8001ae8 <HAL_GetTick>
 80038f2:	1b80      	subs	r0, r0, r6
 80038f4:	2802      	cmp	r0, #2
 80038f6:	d900      	bls.n	80038fa <HAL_RCC_OscConfig+0xba>
 80038f8:	e110      	b.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038fa:	682b      	ldr	r3, [r5, #0]
 80038fc:	421f      	tst	r7, r3
 80038fe:	d0f6      	beq.n	80038ee <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003900:	21f8      	movs	r1, #248	@ 0xf8
 8003902:	682a      	ldr	r2, [r5, #0]
 8003904:	6923      	ldr	r3, [r4, #16]
 8003906:	438a      	bics	r2, r1
 8003908:	00db      	lsls	r3, r3, #3
 800390a:	4313      	orrs	r3, r2
 800390c:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800390e:	6823      	ldr	r3, [r4, #0]
 8003910:	071a      	lsls	r2, r3, #28
 8003912:	d42d      	bmi.n	8003970 <HAL_RCC_OscConfig+0x130>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003914:	075a      	lsls	r2, r3, #29
 8003916:	d545      	bpl.n	80039a4 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003918:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 800391a:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800391c:	4b95      	ldr	r3, [pc, #596]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 800391e:	0552      	lsls	r2, r2, #21
 8003920:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003922:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003924:	4211      	tst	r1, r2
 8003926:	d108      	bne.n	800393a <HAL_RCC_OscConfig+0xfa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003928:	69d9      	ldr	r1, [r3, #28]
 800392a:	4311      	orrs	r1, r2
 800392c:	61d9      	str	r1, [r3, #28]
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	4013      	ands	r3, r2
 8003932:	9301      	str	r3, [sp, #4]
 8003934:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003936:	2301      	movs	r3, #1
 8003938:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393a:	2780      	movs	r7, #128	@ 0x80
 800393c:	4e90      	ldr	r6, [pc, #576]	@ (8003b80 <HAL_RCC_OscConfig+0x340>)
 800393e:	007f      	lsls	r7, r7, #1
 8003940:	6833      	ldr	r3, [r6, #0]
 8003942:	423b      	tst	r3, r7
 8003944:	d100      	bne.n	8003948 <HAL_RCC_OscConfig+0x108>
 8003946:	e0cd      	b.n	8003ae4 <HAL_RCC_OscConfig+0x2a4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003948:	68a3      	ldr	r3, [r4, #8]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d100      	bne.n	8003950 <HAL_RCC_OscConfig+0x110>
 800394e:	e13e      	b.n	8003bce <HAL_RCC_OscConfig+0x38e>
 8003950:	2b00      	cmp	r3, #0
 8003952:	d100      	bne.n	8003956 <HAL_RCC_OscConfig+0x116>
 8003954:	e0fd      	b.n	8003b52 <HAL_RCC_OscConfig+0x312>
 8003956:	2b05      	cmp	r3, #5
 8003958:	d100      	bne.n	800395c <HAL_RCC_OscConfig+0x11c>
 800395a:	e1cb      	b.n	8003cf4 <HAL_RCC_OscConfig+0x4b4>
 800395c:	2101      	movs	r1, #1
 800395e:	4b85      	ldr	r3, [pc, #532]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 8003960:	6a1a      	ldr	r2, [r3, #32]
 8003962:	438a      	bics	r2, r1
 8003964:	621a      	str	r2, [r3, #32]
 8003966:	6a1a      	ldr	r2, [r3, #32]
 8003968:	3103      	adds	r1, #3
 800396a:	438a      	bics	r2, r1
 800396c:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800396e:	e132      	b.n	8003bd6 <HAL_RCC_OscConfig+0x396>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003970:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8003972:	4d80      	ldr	r5, [pc, #512]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003974:	2b00      	cmp	r3, #0
 8003976:	d100      	bne.n	800397a <HAL_RCC_OscConfig+0x13a>
 8003978:	e087      	b.n	8003a8a <HAL_RCC_OscConfig+0x24a>
      __HAL_RCC_LSI_ENABLE();
 800397a:	2201      	movs	r2, #1
 800397c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800397e:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8003980:	4313      	orrs	r3, r2
 8003982:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8003984:	f7fe f8b0 	bl	8001ae8 <HAL_GetTick>
 8003988:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800398a:	e005      	b.n	8003998 <HAL_RCC_OscConfig+0x158>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800398c:	f7fe f8ac 	bl	8001ae8 <HAL_GetTick>
 8003990:	1b80      	subs	r0, r0, r6
 8003992:	2802      	cmp	r0, #2
 8003994:	d900      	bls.n	8003998 <HAL_RCC_OscConfig+0x158>
 8003996:	e0c1      	b.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003998:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800399a:	421f      	tst	r7, r3
 800399c:	d0f6      	beq.n	800398c <HAL_RCC_OscConfig+0x14c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800399e:	6823      	ldr	r3, [r4, #0]
 80039a0:	075a      	lsls	r2, r3, #29
 80039a2:	d4b9      	bmi.n	8003918 <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80039a4:	06da      	lsls	r2, r3, #27
 80039a6:	d512      	bpl.n	80039ce <HAL_RCC_OscConfig+0x18e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80039a8:	6962      	ldr	r2, [r4, #20]
 80039aa:	2a01      	cmp	r2, #1
 80039ac:	d100      	bne.n	80039b0 <HAL_RCC_OscConfig+0x170>
 80039ae:	e1c6      	b.n	8003d3e <HAL_RCC_OscConfig+0x4fe>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80039b0:	3205      	adds	r2, #5
 80039b2:	d000      	beq.n	80039b6 <HAL_RCC_OscConfig+0x176>
 80039b4:	e121      	b.n	8003bfa <HAL_RCC_OscConfig+0x3ba>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80039b6:	2004      	movs	r0, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80039b8:	25f8      	movs	r5, #248	@ 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 80039ba:	496e      	ldr	r1, [pc, #440]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 80039bc:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 80039be:	4382      	bics	r2, r0
 80039c0:	634a      	str	r2, [r1, #52]	@ 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80039c2:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80039c4:	69a2      	ldr	r2, [r4, #24]
 80039c6:	43a8      	bics	r0, r5
 80039c8:	00d2      	lsls	r2, r2, #3
 80039ca:	4302      	orrs	r2, r0
 80039cc:	634a      	str	r2, [r1, #52]	@ 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80039ce:	069b      	lsls	r3, r3, #26
 80039d0:	d524      	bpl.n	8003a1c <HAL_RCC_OscConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80039d2:	220c      	movs	r2, #12
 80039d4:	4967      	ldr	r1, [pc, #412]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 80039d6:	684b      	ldr	r3, [r1, #4]
 80039d8:	4013      	ands	r3, r2
 80039da:	2b0c      	cmp	r3, #12
 80039dc:	d100      	bne.n	80039e0 <HAL_RCC_OscConfig+0x1a0>
 80039de:	e12c      	b.n	8003c3a <HAL_RCC_OscConfig+0x3fa>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80039e0:	684b      	ldr	r3, [r1, #4]
 80039e2:	401a      	ands	r2, r3
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80039e4:	2a08      	cmp	r2, #8
 80039e6:	d100      	bne.n	80039ea <HAL_RCC_OscConfig+0x1aa>
 80039e8:	e120      	b.n	8003c2c <HAL_RCC_OscConfig+0x3ec>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80039ea:	6a23      	ldr	r3, [r4, #32]
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80039ec:	4d61      	ldr	r5, [pc, #388]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d100      	bne.n	80039f4 <HAL_RCC_OscConfig+0x1b4>
 80039f2:	e12c      	b.n	8003c4e <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_HSI48_ENABLE();
 80039f4:	2380      	movs	r3, #128	@ 0x80
 80039f6:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80039f8:	025b      	lsls	r3, r3, #9
 80039fa:	4313      	orrs	r3, r2
 80039fc:	636b      	str	r3, [r5, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039fe:	f7fe f873 	bl	8001ae8 <HAL_GetTick>
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003a02:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003a04:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003a06:	02bf      	lsls	r7, r7, #10
 8003a08:	e005      	b.n	8003a16 <HAL_RCC_OscConfig+0x1d6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a0a:	f7fe f86d 	bl	8001ae8 <HAL_GetTick>
 8003a0e:	1b80      	subs	r0, r0, r6
 8003a10:	2802      	cmp	r0, #2
 8003a12:	d900      	bls.n	8003a16 <HAL_RCC_OscConfig+0x1d6>
 8003a14:	e082      	b.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003a16:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8003a18:	423b      	tst	r3, r7
 8003a1a:	d0f6      	beq.n	8003a0a <HAL_RCC_OscConfig+0x1ca>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a1c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d01b      	beq.n	8003a5a <HAL_RCC_OscConfig+0x21a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a22:	220c      	movs	r2, #12
 8003a24:	4d53      	ldr	r5, [pc, #332]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 8003a26:	6869      	ldr	r1, [r5, #4]
 8003a28:	400a      	ands	r2, r1
 8003a2a:	2a08      	cmp	r2, #8
 8003a2c:	d100      	bne.n	8003a30 <HAL_RCC_OscConfig+0x1f0>
 8003a2e:	e16b      	b.n	8003d08 <HAL_RCC_OscConfig+0x4c8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d100      	bne.n	8003a36 <HAL_RCC_OscConfig+0x1f6>
 8003a34:	e126      	b.n	8003c84 <HAL_RCC_OscConfig+0x444>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a36:	682b      	ldr	r3, [r5, #0]
 8003a38:	4a52      	ldr	r2, [pc, #328]	@ (8003b84 <HAL_RCC_OscConfig+0x344>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a3a:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003a40:	f7fe f852 	bl	8001ae8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a44:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8003a46:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a48:	e004      	b.n	8003a54 <HAL_RCC_OscConfig+0x214>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a4a:	f7fe f84d 	bl	8001ae8 <HAL_GetTick>
 8003a4e:	1b00      	subs	r0, r0, r4
 8003a50:	2802      	cmp	r0, #2
 8003a52:	d863      	bhi.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a54:	682b      	ldr	r3, [r5, #0]
 8003a56:	4233      	tst	r3, r6
 8003a58:	d1f7      	bne.n	8003a4a <HAL_RCC_OscConfig+0x20a>
        }
      }
    }
  }

  return HAL_OK;
 8003a5a:	2000      	movs	r0, #0
 8003a5c:	e010      	b.n	8003a80 <HAL_RCC_OscConfig+0x240>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003a5e:	684a      	ldr	r2, [r1, #4]
 8003a60:	21c0      	movs	r1, #192	@ 0xc0
 8003a62:	0249      	lsls	r1, r1, #9
 8003a64:	400a      	ands	r2, r1
 8003a66:	2180      	movs	r1, #128	@ 0x80
 8003a68:	0209      	lsls	r1, r1, #8
 8003a6a:	428a      	cmp	r2, r1
 8003a6c:	d000      	beq.n	8003a70 <HAL_RCC_OscConfig+0x230>
 8003a6e:	e730      	b.n	80038d2 <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a70:	4a40      	ldr	r2, [pc, #256]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 8003a72:	6812      	ldr	r2, [r2, #0]
 8003a74:	0792      	lsls	r2, r2, #30
 8003a76:	d545      	bpl.n	8003b04 <HAL_RCC_OscConfig+0x2c4>
 8003a78:	68e2      	ldr	r2, [r4, #12]
 8003a7a:	2a01      	cmp	r2, #1
 8003a7c:	d042      	beq.n	8003b04 <HAL_RCC_OscConfig+0x2c4>
    return HAL_ERROR;
 8003a7e:	2001      	movs	r0, #1
}
 8003a80:	b003      	add	sp, #12
 8003a82:	bcc0      	pop	{r6, r7}
 8003a84:	46b9      	mov	r9, r7
 8003a86:	46b0      	mov	r8, r6
 8003a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a8e:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8003a90:	4393      	bics	r3, r2
 8003a92:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8003a94:	f7fe f828 	bl	8001ae8 <HAL_GetTick>
 8003a98:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a9a:	e004      	b.n	8003aa6 <HAL_RCC_OscConfig+0x266>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a9c:	f7fe f824 	bl	8001ae8 <HAL_GetTick>
 8003aa0:	1b80      	subs	r0, r0, r6
 8003aa2:	2802      	cmp	r0, #2
 8003aa4:	d83a      	bhi.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa6:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8003aa8:	421f      	tst	r7, r3
 8003aaa:	d1f7      	bne.n	8003a9c <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aac:	6823      	ldr	r3, [r4, #0]
 8003aae:	e777      	b.n	80039a0 <HAL_RCC_OscConfig+0x160>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ab0:	21c0      	movs	r1, #192	@ 0xc0
 8003ab2:	6842      	ldr	r2, [r0, #4]
 8003ab4:	0249      	lsls	r1, r1, #9
 8003ab6:	400a      	ands	r2, r1
 8003ab8:	2180      	movs	r1, #128	@ 0x80
 8003aba:	0249      	lsls	r1, r1, #9
 8003abc:	428a      	cmp	r2, r1
 8003abe:	d000      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x282>
 8003ac0:	e6d6      	b.n	8003870 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac2:	4a2c      	ldr	r2, [pc, #176]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 8003ac4:	6812      	ldr	r2, [r2, #0]
 8003ac6:	0392      	lsls	r2, r2, #14
 8003ac8:	d400      	bmi.n	8003acc <HAL_RCC_OscConfig+0x28c>
 8003aca:	e6f5      	b.n	80038b8 <HAL_RCC_OscConfig+0x78>
 8003acc:	6862      	ldr	r2, [r4, #4]
 8003ace:	2a00      	cmp	r2, #0
 8003ad0:	d000      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x294>
 8003ad2:	e6f1      	b.n	80038b8 <HAL_RCC_OscConfig+0x78>
 8003ad4:	e7d3      	b.n	8003a7e <HAL_RCC_OscConfig+0x23e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ad6:	2380      	movs	r3, #128	@ 0x80
 8003ad8:	4a26      	ldr	r2, [pc, #152]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 8003ada:	025b      	lsls	r3, r3, #9
 8003adc:	6811      	ldr	r1, [r2, #0]
 8003ade:	430b      	orrs	r3, r1
 8003ae0:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ae2:	e6d8      	b.n	8003896 <HAL_RCC_OscConfig+0x56>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ae4:	6833      	ldr	r3, [r6, #0]
 8003ae6:	433b      	orrs	r3, r7
 8003ae8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003aea:	f7fd fffd 	bl	8001ae8 <HAL_GetTick>
 8003aee:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af0:	e004      	b.n	8003afc <HAL_RCC_OscConfig+0x2bc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003af2:	f7fd fff9 	bl	8001ae8 <HAL_GetTick>
 8003af6:	1b40      	subs	r0, r0, r5
 8003af8:	2864      	cmp	r0, #100	@ 0x64
 8003afa:	d80f      	bhi.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003afc:	6833      	ldr	r3, [r6, #0]
 8003afe:	423b      	tst	r3, r7
 8003b00:	d0f7      	beq.n	8003af2 <HAL_RCC_OscConfig+0x2b2>
 8003b02:	e721      	b.n	8003948 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b04:	25f8      	movs	r5, #248	@ 0xf8
 8003b06:	481b      	ldr	r0, [pc, #108]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 8003b08:	6922      	ldr	r2, [r4, #16]
 8003b0a:	6801      	ldr	r1, [r0, #0]
 8003b0c:	00d2      	lsls	r2, r2, #3
 8003b0e:	43a9      	bics	r1, r5
 8003b10:	430a      	orrs	r2, r1
 8003b12:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b14:	071a      	lsls	r2, r3, #28
 8003b16:	d400      	bmi.n	8003b1a <HAL_RCC_OscConfig+0x2da>
 8003b18:	e6fc      	b.n	8003914 <HAL_RCC_OscConfig+0xd4>
 8003b1a:	e729      	b.n	8003970 <HAL_RCC_OscConfig+0x130>
            return HAL_TIMEOUT;
 8003b1c:	2003      	movs	r0, #3
 8003b1e:	e7af      	b.n	8003a80 <HAL_RCC_OscConfig+0x240>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b20:	4d14      	ldr	r5, [pc, #80]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
 8003b22:	4a15      	ldr	r2, [pc, #84]	@ (8003b78 <HAL_RCC_OscConfig+0x338>)
 8003b24:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b26:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b28:	4013      	ands	r3, r2
 8003b2a:	602b      	str	r3, [r5, #0]
 8003b2c:	682b      	ldr	r3, [r5, #0]
 8003b2e:	4a13      	ldr	r2, [pc, #76]	@ (8003b7c <HAL_RCC_OscConfig+0x33c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b30:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b32:	4013      	ands	r3, r2
 8003b34:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003b36:	f7fd ffd7 	bl	8001ae8 <HAL_GetTick>
 8003b3a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3c:	e004      	b.n	8003b48 <HAL_RCC_OscConfig+0x308>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b3e:	f7fd ffd3 	bl	8001ae8 <HAL_GetTick>
 8003b42:	1b80      	subs	r0, r0, r6
 8003b44:	2864      	cmp	r0, #100	@ 0x64
 8003b46:	d8e9      	bhi.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b48:	682b      	ldr	r3, [r5, #0]
 8003b4a:	423b      	tst	r3, r7
 8003b4c:	d1f7      	bne.n	8003b3e <HAL_RCC_OscConfig+0x2fe>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b4e:	6823      	ldr	r3, [r4, #0]
 8003b50:	e6b2      	b.n	80038b8 <HAL_RCC_OscConfig+0x78>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b52:	2201      	movs	r2, #1
 8003b54:	4e07      	ldr	r6, [pc, #28]	@ (8003b74 <HAL_RCC_OscConfig+0x334>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b56:	4d0c      	ldr	r5, [pc, #48]	@ (8003b88 <HAL_RCC_OscConfig+0x348>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b58:	6a33      	ldr	r3, [r6, #32]
 8003b5a:	4393      	bics	r3, r2
 8003b5c:	6233      	str	r3, [r6, #32]
 8003b5e:	6a33      	ldr	r3, [r6, #32]
 8003b60:	3203      	adds	r2, #3
 8003b62:	4393      	bics	r3, r2
 8003b64:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 8003b66:	f7fd ffbf 	bl	8001ae8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b6a:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8003b6c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b6e:	4698      	mov	r8, r3
 8003b70:	e011      	b.n	8003b96 <HAL_RCC_OscConfig+0x356>
 8003b72:	46c0      	nop			@ (mov r8, r8)
 8003b74:	40021000 	.word	0x40021000
 8003b78:	fffeffff 	.word	0xfffeffff
 8003b7c:	fffbffff 	.word	0xfffbffff
 8003b80:	40007000 	.word	0x40007000
 8003b84:	feffffff 	.word	0xfeffffff
 8003b88:	00001388 	.word	0x00001388
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b8c:	f7fd ffac 	bl	8001ae8 <HAL_GetTick>
 8003b90:	1bc0      	subs	r0, r0, r7
 8003b92:	42a8      	cmp	r0, r5
 8003b94:	d8c2      	bhi.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b96:	4642      	mov	r2, r8
 8003b98:	6a33      	ldr	r3, [r6, #32]
 8003b9a:	421a      	tst	r2, r3
 8003b9c:	d1f6      	bne.n	8003b8c <HAL_RCC_OscConfig+0x34c>
    if(pwrclkchanged == SET)
 8003b9e:	464b      	mov	r3, r9
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d068      	beq.n	8003c76 <HAL_RCC_OscConfig+0x436>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003ba4:	6823      	ldr	r3, [r4, #0]
 8003ba6:	e6fd      	b.n	80039a4 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8003ba8:	2201      	movs	r2, #1
 8003baa:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bac:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8003bae:	4393      	bics	r3, r2
 8003bb0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003bb2:	f7fd ff99 	bl	8001ae8 <HAL_GetTick>
 8003bb6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bb8:	e004      	b.n	8003bc4 <HAL_RCC_OscConfig+0x384>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bba:	f7fd ff95 	bl	8001ae8 <HAL_GetTick>
 8003bbe:	1b80      	subs	r0, r0, r6
 8003bc0:	2802      	cmp	r0, #2
 8003bc2:	d8ab      	bhi.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bc4:	682b      	ldr	r3, [r5, #0]
 8003bc6:	421f      	tst	r7, r3
 8003bc8:	d1f7      	bne.n	8003bba <HAL_RCC_OscConfig+0x37a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bca:	6823      	ldr	r3, [r4, #0]
 8003bcc:	e6a0      	b.n	8003910 <HAL_RCC_OscConfig+0xd0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bce:	4971      	ldr	r1, [pc, #452]	@ (8003d94 <HAL_RCC_OscConfig+0x554>)
 8003bd0:	6a0a      	ldr	r2, [r1, #32]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8003bd6:	f7fd ff87 	bl	8001ae8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bda:	4b6e      	ldr	r3, [pc, #440]	@ (8003d94 <HAL_RCC_OscConfig+0x554>)
      tickstart = HAL_GetTick();
 8003bdc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bde:	4698      	mov	r8, r3
 8003be0:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003be2:	4d6d      	ldr	r5, [pc, #436]	@ (8003d98 <HAL_RCC_OscConfig+0x558>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be4:	e004      	b.n	8003bf0 <HAL_RCC_OscConfig+0x3b0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003be6:	f7fd ff7f 	bl	8001ae8 <HAL_GetTick>
 8003bea:	1b80      	subs	r0, r0, r6
 8003bec:	42a8      	cmp	r0, r5
 8003bee:	d895      	bhi.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bf0:	4643      	mov	r3, r8
 8003bf2:	6a1b      	ldr	r3, [r3, #32]
 8003bf4:	421f      	tst	r7, r3
 8003bf6:	d0f6      	beq.n	8003be6 <HAL_RCC_OscConfig+0x3a6>
 8003bf8:	e7d1      	b.n	8003b9e <HAL_RCC_OscConfig+0x35e>
      __HAL_RCC_HSI14ADC_DISABLE();
 8003bfa:	2204      	movs	r2, #4
 8003bfc:	4d65      	ldr	r5, [pc, #404]	@ (8003d94 <HAL_RCC_OscConfig+0x554>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003bfe:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8003c00:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8003c02:	4313      	orrs	r3, r2
 8003c04:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 8003c06:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8003c08:	3a03      	subs	r2, #3
 8003c0a:	4393      	bics	r3, r2
 8003c0c:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8003c0e:	f7fd ff6b 	bl	8001ae8 <HAL_GetTick>
 8003c12:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003c14:	e005      	b.n	8003c22 <HAL_RCC_OscConfig+0x3e2>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003c16:	f7fd ff67 	bl	8001ae8 <HAL_GetTick>
 8003c1a:	1b80      	subs	r0, r0, r6
 8003c1c:	2802      	cmp	r0, #2
 8003c1e:	d900      	bls.n	8003c22 <HAL_RCC_OscConfig+0x3e2>
 8003c20:	e77c      	b.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003c22:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8003c24:	421f      	tst	r7, r3
 8003c26:	d1f6      	bne.n	8003c16 <HAL_RCC_OscConfig+0x3d6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c28:	6823      	ldr	r3, [r4, #0]
 8003c2a:	e6d0      	b.n	80039ce <HAL_RCC_OscConfig+0x18e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003c2c:	22c0      	movs	r2, #192	@ 0xc0
 8003c2e:	684b      	ldr	r3, [r1, #4]
 8003c30:	0252      	lsls	r2, r2, #9
 8003c32:	4013      	ands	r3, r2
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d000      	beq.n	8003c3a <HAL_RCC_OscConfig+0x3fa>
 8003c38:	e6d7      	b.n	80039ea <HAL_RCC_OscConfig+0x1aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003c3a:	4b56      	ldr	r3, [pc, #344]	@ (8003d94 <HAL_RCC_OscConfig+0x554>)
 8003c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c3e:	039b      	lsls	r3, r3, #14
 8003c40:	d400      	bmi.n	8003c44 <HAL_RCC_OscConfig+0x404>
 8003c42:	e6eb      	b.n	8003a1c <HAL_RCC_OscConfig+0x1dc>
 8003c44:	6a23      	ldr	r3, [r4, #32]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d000      	beq.n	8003c4c <HAL_RCC_OscConfig+0x40c>
 8003c4a:	e718      	b.n	8003a7e <HAL_RCC_OscConfig+0x23e>
 8003c4c:	e6e6      	b.n	8003a1c <HAL_RCC_OscConfig+0x1dc>
        __HAL_RCC_HSI48_DISABLE();
 8003c4e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8003c50:	4a52      	ldr	r2, [pc, #328]	@ (8003d9c <HAL_RCC_OscConfig+0x55c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003c52:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI48_DISABLE();
 8003c54:	4013      	ands	r3, r2
 8003c56:	636b      	str	r3, [r5, #52]	@ 0x34
        tickstart = HAL_GetTick();
 8003c58:	f7fd ff46 	bl	8001ae8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003c5c:	02bf      	lsls	r7, r7, #10
        tickstart = HAL_GetTick();
 8003c5e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003c60:	e005      	b.n	8003c6e <HAL_RCC_OscConfig+0x42e>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c62:	f7fd ff41 	bl	8001ae8 <HAL_GetTick>
 8003c66:	1b80      	subs	r0, r0, r6
 8003c68:	2802      	cmp	r0, #2
 8003c6a:	d900      	bls.n	8003c6e <HAL_RCC_OscConfig+0x42e>
 8003c6c:	e756      	b.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003c6e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8003c70:	423b      	tst	r3, r7
 8003c72:	d1f6      	bne.n	8003c62 <HAL_RCC_OscConfig+0x422>
 8003c74:	e6d2      	b.n	8003a1c <HAL_RCC_OscConfig+0x1dc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c76:	4a47      	ldr	r2, [pc, #284]	@ (8003d94 <HAL_RCC_OscConfig+0x554>)
 8003c78:	4949      	ldr	r1, [pc, #292]	@ (8003da0 <HAL_RCC_OscConfig+0x560>)
 8003c7a:	69d3      	ldr	r3, [r2, #28]
 8003c7c:	400b      	ands	r3, r1
 8003c7e:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003c80:	6823      	ldr	r3, [r4, #0]
 8003c82:	e68f      	b.n	80039a4 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_PLL_DISABLE();
 8003c84:	682b      	ldr	r3, [r5, #0]
 8003c86:	4a47      	ldr	r2, [pc, #284]	@ (8003da4 <HAL_RCC_OscConfig+0x564>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c88:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003c8e:	f7fd ff2b 	bl	8001ae8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c92:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8003c94:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c96:	e005      	b.n	8003ca4 <HAL_RCC_OscConfig+0x464>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c98:	f7fd ff26 	bl	8001ae8 <HAL_GetTick>
 8003c9c:	1b80      	subs	r0, r0, r6
 8003c9e:	2802      	cmp	r0, #2
 8003ca0:	d900      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x464>
 8003ca2:	e73b      	b.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ca4:	682b      	ldr	r3, [r5, #0]
 8003ca6:	423b      	tst	r3, r7
 8003ca8:	d1f6      	bne.n	8003c98 <HAL_RCC_OscConfig+0x458>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003caa:	220f      	movs	r2, #15
 8003cac:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cae:	4e39      	ldr	r6, [pc, #228]	@ (8003d94 <HAL_RCC_OscConfig+0x554>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cb0:	4393      	bics	r3, r2
 8003cb2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8003cb8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003cba:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003cbc:	686a      	ldr	r2, [r5, #4]
 8003cbe:	430b      	orrs	r3, r1
 8003cc0:	4939      	ldr	r1, [pc, #228]	@ (8003da8 <HAL_RCC_OscConfig+0x568>)
 8003cc2:	400a      	ands	r2, r1
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003cc8:	2380      	movs	r3, #128	@ 0x80
 8003cca:	682a      	ldr	r2, [r5, #0]
 8003ccc:	045b      	lsls	r3, r3, #17
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003cd2:	f7fd ff09 	bl	8001ae8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cd6:	2580      	movs	r5, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003cd8:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cda:	04ad      	lsls	r5, r5, #18
 8003cdc:	e005      	b.n	8003cea <HAL_RCC_OscConfig+0x4aa>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cde:	f7fd ff03 	bl	8001ae8 <HAL_GetTick>
 8003ce2:	1b00      	subs	r0, r0, r4
 8003ce4:	2802      	cmp	r0, #2
 8003ce6:	d900      	bls.n	8003cea <HAL_RCC_OscConfig+0x4aa>
 8003ce8:	e718      	b.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cea:	6833      	ldr	r3, [r6, #0]
 8003cec:	422b      	tst	r3, r5
 8003cee:	d0f6      	beq.n	8003cde <HAL_RCC_OscConfig+0x49e>
  return HAL_OK;
 8003cf0:	2000      	movs	r0, #0
 8003cf2:	e6c5      	b.n	8003a80 <HAL_RCC_OscConfig+0x240>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf4:	2104      	movs	r1, #4
 8003cf6:	4b27      	ldr	r3, [pc, #156]	@ (8003d94 <HAL_RCC_OscConfig+0x554>)
 8003cf8:	6a1a      	ldr	r2, [r3, #32]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	621a      	str	r2, [r3, #32]
 8003cfe:	6a1a      	ldr	r2, [r3, #32]
 8003d00:	3903      	subs	r1, #3
 8003d02:	430a      	orrs	r2, r1
 8003d04:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d06:	e766      	b.n	8003bd6 <HAL_RCC_OscConfig+0x396>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d100      	bne.n	8003d0e <HAL_RCC_OscConfig+0x4ce>
 8003d0c:	e6b7      	b.n	8003a7e <HAL_RCC_OscConfig+0x23e>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d0e:	22c0      	movs	r2, #192	@ 0xc0
        pll_config  = RCC->CFGR;
 8003d10:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d12:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003d14:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 8003d16:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d18:	401a      	ands	r2, r3
 8003d1a:	428a      	cmp	r2, r1
 8003d1c:	d000      	beq.n	8003d20 <HAL_RCC_OscConfig+0x4e0>
 8003d1e:	e6ae      	b.n	8003a7e <HAL_RCC_OscConfig+0x23e>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003d20:	220f      	movs	r2, #15
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d22:	6b21      	ldr	r1, [r4, #48]	@ 0x30
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003d24:	4002      	ands	r2, r0
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d26:	428a      	cmp	r2, r1
 8003d28:	d000      	beq.n	8003d2c <HAL_RCC_OscConfig+0x4ec>
 8003d2a:	e6a8      	b.n	8003a7e <HAL_RCC_OscConfig+0x23e>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003d2c:	22f0      	movs	r2, #240	@ 0xf0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003d2e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003d30:	0392      	lsls	r2, r2, #14
 8003d32:	4013      	ands	r3, r2
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003d34:	1a18      	subs	r0, r3, r0
 8003d36:	1e43      	subs	r3, r0, #1
 8003d38:	4198      	sbcs	r0, r3
 8003d3a:	b2c0      	uxtb	r0, r0
 8003d3c:	e6a0      	b.n	8003a80 <HAL_RCC_OscConfig+0x240>
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d3e:	2104      	movs	r1, #4
 8003d40:	4d14      	ldr	r5, [pc, #80]	@ (8003d94 <HAL_RCC_OscConfig+0x554>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d42:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d44:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8003d46:	430b      	orrs	r3, r1
 8003d48:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8003d4a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8003d50:	f7fd feca 	bl	8001ae8 <HAL_GetTick>
 8003d54:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d56:	e005      	b.n	8003d64 <HAL_RCC_OscConfig+0x524>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d58:	f7fd fec6 	bl	8001ae8 <HAL_GetTick>
 8003d5c:	1b80      	subs	r0, r0, r6
 8003d5e:	2802      	cmp	r0, #2
 8003d60:	d900      	bls.n	8003d64 <HAL_RCC_OscConfig+0x524>
 8003d62:	e6db      	b.n	8003b1c <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d64:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8003d66:	421f      	tst	r7, r3
 8003d68:	d0f6      	beq.n	8003d58 <HAL_RCC_OscConfig+0x518>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d6a:	21f8      	movs	r1, #248	@ 0xf8
 8003d6c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8003d6e:	69a3      	ldr	r3, [r4, #24]
 8003d70:	438a      	bics	r2, r1
 8003d72:	00db      	lsls	r3, r3, #3
 8003d74:	4313      	orrs	r3, r2
 8003d76:	636b      	str	r3, [r5, #52]	@ 0x34
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	e628      	b.n	80039ce <HAL_RCC_OscConfig+0x18e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d7c:	2280      	movs	r2, #128	@ 0x80
 8003d7e:	4b05      	ldr	r3, [pc, #20]	@ (8003d94 <HAL_RCC_OscConfig+0x554>)
 8003d80:	02d2      	lsls	r2, r2, #11
 8003d82:	6819      	ldr	r1, [r3, #0]
 8003d84:	430a      	orrs	r2, r1
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	2280      	movs	r2, #128	@ 0x80
 8003d8a:	6819      	ldr	r1, [r3, #0]
 8003d8c:	0252      	lsls	r2, r2, #9
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d92:	e580      	b.n	8003896 <HAL_RCC_OscConfig+0x56>
 8003d94:	40021000 	.word	0x40021000
 8003d98:	00001388 	.word	0x00001388
 8003d9c:	fffeffff 	.word	0xfffeffff
 8003da0:	efffffff 	.word	0xefffffff
 8003da4:	feffffff 	.word	0xfeffffff
 8003da8:	ffc27fff 	.word	0xffc27fff

08003dac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dae:	46ce      	mov	lr, r9
 8003db0:	4647      	mov	r7, r8
 8003db2:	0004      	movs	r4, r0
 8003db4:	000d      	movs	r5, r1
 8003db6:	b580      	push	{r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003db8:	2800      	cmp	r0, #0
 8003dba:	d00d      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x2c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	4957      	ldr	r1, [pc, #348]	@ (8003f1c <HAL_RCC_ClockConfig+0x170>)
 8003dc0:	680a      	ldr	r2, [r1, #0]
 8003dc2:	401a      	ands	r2, r3
 8003dc4:	42aa      	cmp	r2, r5
 8003dc6:	d20c      	bcs.n	8003de2 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc8:	680a      	ldr	r2, [r1, #0]
 8003dca:	439a      	bics	r2, r3
 8003dcc:	432a      	orrs	r2, r5
 8003dce:	600a      	str	r2, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd0:	680a      	ldr	r2, [r1, #0]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	42ab      	cmp	r3, r5
 8003dd6:	d004      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8003dd8:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8003dda:	bcc0      	pop	{r6, r7}
 8003ddc:	46b9      	mov	r9, r7
 8003dde:	46b0      	mov	r8, r6
 8003de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003de2:	6823      	ldr	r3, [r4, #0]
 8003de4:	079a      	lsls	r2, r3, #30
 8003de6:	d50e      	bpl.n	8003e06 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003de8:	075a      	lsls	r2, r3, #29
 8003dea:	d505      	bpl.n	8003df8 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003dec:	22e0      	movs	r2, #224	@ 0xe0
 8003dee:	494c      	ldr	r1, [pc, #304]	@ (8003f20 <HAL_RCC_ClockConfig+0x174>)
 8003df0:	00d2      	lsls	r2, r2, #3
 8003df2:	6848      	ldr	r0, [r1, #4]
 8003df4:	4302      	orrs	r2, r0
 8003df6:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003df8:	20f0      	movs	r0, #240	@ 0xf0
 8003dfa:	4949      	ldr	r1, [pc, #292]	@ (8003f20 <HAL_RCC_ClockConfig+0x174>)
 8003dfc:	684a      	ldr	r2, [r1, #4]
 8003dfe:	4382      	bics	r2, r0
 8003e00:	68a0      	ldr	r0, [r4, #8]
 8003e02:	4302      	orrs	r2, r0
 8003e04:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e06:	07db      	lsls	r3, r3, #31
 8003e08:	d524      	bpl.n	8003e54 <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e0a:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e0c:	4b44      	ldr	r3, [pc, #272]	@ (8003f20 <HAL_RCC_ClockConfig+0x174>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e0e:	2a01      	cmp	r2, #1
 8003e10:	d074      	beq.n	8003efc <HAL_RCC_ClockConfig+0x150>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e12:	2a02      	cmp	r2, #2
 8003e14:	d06e      	beq.n	8003ef4 <HAL_RCC_ClockConfig+0x148>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003e16:	2a03      	cmp	r2, #3
 8003e18:	d07b      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	079b      	lsls	r3, r3, #30
 8003e1e:	d5db      	bpl.n	8003dd8 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e20:	2103      	movs	r1, #3
 8003e22:	4e3f      	ldr	r6, [pc, #252]	@ (8003f20 <HAL_RCC_ClockConfig+0x174>)
 8003e24:	6873      	ldr	r3, [r6, #4]
 8003e26:	438b      	bics	r3, r1
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8003e2c:	f7fd fe5c 	bl	8001ae8 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e30:	230c      	movs	r3, #12
 8003e32:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e34:	4b3b      	ldr	r3, [pc, #236]	@ (8003f24 <HAL_RCC_ClockConfig+0x178>)
    tickstart = HAL_GetTick();
 8003e36:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e38:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e3a:	e004      	b.n	8003e46 <HAL_RCC_ClockConfig+0x9a>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e3c:	f7fd fe54 	bl	8001ae8 <HAL_GetTick>
 8003e40:	1bc0      	subs	r0, r0, r7
 8003e42:	4548      	cmp	r0, r9
 8003e44:	d85e      	bhi.n	8003f04 <HAL_RCC_ClockConfig+0x158>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e46:	4643      	mov	r3, r8
 8003e48:	6872      	ldr	r2, [r6, #4]
 8003e4a:	401a      	ands	r2, r3
 8003e4c:	6863      	ldr	r3, [r4, #4]
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d1f3      	bne.n	8003e3c <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e54:	2101      	movs	r1, #1
 8003e56:	4a31      	ldr	r2, [pc, #196]	@ (8003f1c <HAL_RCC_ClockConfig+0x170>)
 8003e58:	6813      	ldr	r3, [r2, #0]
 8003e5a:	400b      	ands	r3, r1
 8003e5c:	42ab      	cmp	r3, r5
 8003e5e:	d905      	bls.n	8003e6c <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e60:	6813      	ldr	r3, [r2, #0]
 8003e62:	438b      	bics	r3, r1
 8003e64:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e66:	6813      	ldr	r3, [r2, #0]
 8003e68:	4219      	tst	r1, r3
 8003e6a:	d1b5      	bne.n	8003dd8 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e6c:	6823      	ldr	r3, [r4, #0]
 8003e6e:	075b      	lsls	r3, r3, #29
 8003e70:	d41c      	bmi.n	8003eac <HAL_RCC_ClockConfig+0x100>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e72:	200c      	movs	r0, #12
  tmpreg = RCC->CFGR;
 8003e74:	4a2a      	ldr	r2, [pc, #168]	@ (8003f20 <HAL_RCC_ClockConfig+0x174>)
 8003e76:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003e78:	4018      	ands	r0, r3
 8003e7a:	2808      	cmp	r0, #8
 8003e7c:	d023      	beq.n	8003ec6 <HAL_RCC_ClockConfig+0x11a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e7e:	380c      	subs	r0, #12
 8003e80:	4243      	negs	r3, r0
 8003e82:	4158      	adcs	r0, r3
 8003e84:	4b28      	ldr	r3, [pc, #160]	@ (8003f28 <HAL_RCC_ClockConfig+0x17c>)
 8003e86:	4240      	negs	r0, r0
 8003e88:	4018      	ands	r0, r3
 8003e8a:	4b28      	ldr	r3, [pc, #160]	@ (8003f2c <HAL_RCC_ClockConfig+0x180>)
 8003e8c:	469c      	mov	ip, r3
 8003e8e:	4460      	add	r0, ip
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003e90:	4b23      	ldr	r3, [pc, #140]	@ (8003f20 <HAL_RCC_ClockConfig+0x174>)
 8003e92:	4a27      	ldr	r2, [pc, #156]	@ (8003f30 <HAL_RCC_ClockConfig+0x184>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	4927      	ldr	r1, [pc, #156]	@ (8003f34 <HAL_RCC_ClockConfig+0x188>)
 8003e98:	061b      	lsls	r3, r3, #24
 8003e9a:	0f1b      	lsrs	r3, r3, #28
 8003e9c:	5cd3      	ldrb	r3, [r2, r3]
 8003e9e:	40d8      	lsrs	r0, r3
 8003ea0:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003ea2:	2003      	movs	r0, #3
 8003ea4:	f7fd fdde 	bl	8001a64 <HAL_InitTick>
  return HAL_OK;
 8003ea8:	2000      	movs	r0, #0
 8003eaa:	e796      	b.n	8003dda <HAL_RCC_ClockConfig+0x2e>
  switch (tmpreg & RCC_CFGR_SWS)
 8003eac:	200c      	movs	r0, #12
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003eae:	4a1c      	ldr	r2, [pc, #112]	@ (8003f20 <HAL_RCC_ClockConfig+0x174>)
 8003eb0:	4921      	ldr	r1, [pc, #132]	@ (8003f38 <HAL_RCC_ClockConfig+0x18c>)
 8003eb2:	6853      	ldr	r3, [r2, #4]
 8003eb4:	400b      	ands	r3, r1
 8003eb6:	68e1      	ldr	r1, [r4, #12]
 8003eb8:	430b      	orrs	r3, r1
 8003eba:	6053      	str	r3, [r2, #4]
  tmpreg = RCC->CFGR;
 8003ebc:	4a18      	ldr	r2, [pc, #96]	@ (8003f20 <HAL_RCC_ClockConfig+0x174>)
 8003ebe:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003ec0:	4018      	ands	r0, r3
 8003ec2:	2808      	cmp	r0, #8
 8003ec4:	d1db      	bne.n	8003e7e <HAL_RCC_ClockConfig+0xd2>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003ec6:	210f      	movs	r1, #15
 8003ec8:	0c98      	lsrs	r0, r3, #18
 8003eca:	4c1c      	ldr	r4, [pc, #112]	@ (8003f3c <HAL_RCC_ClockConfig+0x190>)
 8003ecc:	4008      	ands	r0, r1
 8003ece:	5c24      	ldrb	r4, [r4, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003ed0:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8003ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8003f40 <HAL_RCC_ClockConfig+0x194>)
 8003ed4:	4001      	ands	r1, r0
 8003ed6:	5c51      	ldrb	r1, [r2, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003ed8:	22c0      	movs	r2, #192	@ 0xc0
 8003eda:	2080      	movs	r0, #128	@ 0x80
 8003edc:	0252      	lsls	r2, r2, #9
 8003ede:	4013      	ands	r3, r2
 8003ee0:	0240      	lsls	r0, r0, #9
 8003ee2:	4283      	cmp	r3, r0
 8003ee4:	d001      	beq.n	8003eea <HAL_RCC_ClockConfig+0x13e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d00e      	beq.n	8003f08 <HAL_RCC_ClockConfig+0x15c>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003eea:	4810      	ldr	r0, [pc, #64]	@ (8003f2c <HAL_RCC_ClockConfig+0x180>)
 8003eec:	f7fc f914 	bl	8000118 <__udivsi3>
 8003ef0:	4360      	muls	r0, r4
 8003ef2:	e7cd      	b.n	8003e90 <HAL_RCC_ClockConfig+0xe4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	019b      	lsls	r3, r3, #6
 8003ef8:	d492      	bmi.n	8003e20 <HAL_RCC_ClockConfig+0x74>
 8003efa:	e76d      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	039b      	lsls	r3, r3, #14
 8003f00:	d48e      	bmi.n	8003e20 <HAL_RCC_ClockConfig+0x74>
 8003f02:	e769      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 8003f04:	2003      	movs	r0, #3
 8003f06:	e768      	b.n	8003dda <HAL_RCC_ClockConfig+0x2e>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f08:	480e      	ldr	r0, [pc, #56]	@ (8003f44 <HAL_RCC_ClockConfig+0x198>)
 8003f0a:	f7fc f905 	bl	8000118 <__udivsi3>
 8003f0e:	4360      	muls	r0, r4
 8003f10:	e7be      	b.n	8003e90 <HAL_RCC_ClockConfig+0xe4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003f12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f14:	039b      	lsls	r3, r3, #14
 8003f16:	d483      	bmi.n	8003e20 <HAL_RCC_ClockConfig+0x74>
 8003f18:	e75e      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x2c>
 8003f1a:	46c0      	nop			@ (mov r8, r8)
 8003f1c:	40022000 	.word	0x40022000
 8003f20:	40021000 	.word	0x40021000
 8003f24:	00001388 	.word	0x00001388
 8003f28:	02625a00 	.word	0x02625a00
 8003f2c:	007a1200 	.word	0x007a1200
 8003f30:	08006c98 	.word	0x08006c98
 8003f34:	20000000 	.word	0x20000000
 8003f38:	fffff8ff 	.word	0xfffff8ff
 8003f3c:	08006cb8 	.word	0x08006cb8
 8003f40:	08006ca8 	.word	0x08006ca8
 8003f44:	02dc6c00 	.word	0x02dc6c00

08003f48 <HAL_RCC_GetSysClockFreq>:
  switch (tmpreg & RCC_CFGR_SWS)
 8003f48:	200c      	movs	r0, #12
  tmpreg = RCC->CFGR;
 8003f4a:	4a16      	ldr	r2, [pc, #88]	@ (8003fa4 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8003f4c:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8003f4e:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003f50:	4018      	ands	r0, r3
 8003f52:	2808      	cmp	r0, #8
 8003f54:	d009      	beq.n	8003f6a <HAL_RCC_GetSysClockFreq+0x22>
      sysclockfreq = HSE_VALUE;
 8003f56:	380c      	subs	r0, #12
 8003f58:	4243      	negs	r3, r0
 8003f5a:	4158      	adcs	r0, r3
 8003f5c:	4b12      	ldr	r3, [pc, #72]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x60>)
 8003f5e:	4240      	negs	r0, r0
 8003f60:	4018      	ands	r0, r3
 8003f62:	4b12      	ldr	r3, [pc, #72]	@ (8003fac <HAL_RCC_GetSysClockFreq+0x64>)
 8003f64:	469c      	mov	ip, r3
 8003f66:	4460      	add	r0, ip
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003f68:	bd10      	pop	{r4, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003f6a:	210f      	movs	r1, #15
 8003f6c:	0c98      	lsrs	r0, r3, #18
 8003f6e:	4c10      	ldr	r4, [pc, #64]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x68>)
 8003f70:	4008      	ands	r0, r1
 8003f72:	5c24      	ldrb	r4, [r4, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003f74:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8003f76:	4a0f      	ldr	r2, [pc, #60]	@ (8003fb4 <HAL_RCC_GetSysClockFreq+0x6c>)
 8003f78:	4001      	ands	r1, r0
 8003f7a:	5c51      	ldrb	r1, [r2, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003f7c:	22c0      	movs	r2, #192	@ 0xc0
 8003f7e:	2080      	movs	r0, #128	@ 0x80
 8003f80:	0252      	lsls	r2, r2, #9
 8003f82:	4013      	ands	r3, r2
 8003f84:	0240      	lsls	r0, r0, #9
 8003f86:	4283      	cmp	r3, r0
 8003f88:	d001      	beq.n	8003f8e <HAL_RCC_GetSysClockFreq+0x46>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d004      	beq.n	8003f98 <HAL_RCC_GetSysClockFreq+0x50>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f8e:	4807      	ldr	r0, [pc, #28]	@ (8003fac <HAL_RCC_GetSysClockFreq+0x64>)
 8003f90:	f7fc f8c2 	bl	8000118 <__udivsi3>
 8003f94:	4360      	muls	r0, r4
 8003f96:	e7e7      	b.n	8003f68 <HAL_RCC_GetSysClockFreq+0x20>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f98:	4807      	ldr	r0, [pc, #28]	@ (8003fb8 <HAL_RCC_GetSysClockFreq+0x70>)
 8003f9a:	f7fc f8bd 	bl	8000118 <__udivsi3>
 8003f9e:	4360      	muls	r0, r4
 8003fa0:	e7e2      	b.n	8003f68 <HAL_RCC_GetSysClockFreq+0x20>
 8003fa2:	46c0      	nop			@ (mov r8, r8)
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	02625a00 	.word	0x02625a00
 8003fac:	007a1200 	.word	0x007a1200
 8003fb0:	08006cb8 	.word	0x08006cb8
 8003fb4:	08006ca8 	.word	0x08006ca8
 8003fb8:	02dc6c00 	.word	0x02dc6c00

08003fbc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003fbc:	4b04      	ldr	r3, [pc, #16]	@ (8003fd0 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8003fbe:	4a05      	ldr	r2, [pc, #20]	@ (8003fd4 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	4905      	ldr	r1, [pc, #20]	@ (8003fd8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003fc4:	055b      	lsls	r3, r3, #21
 8003fc6:	0f5b      	lsrs	r3, r3, #29
 8003fc8:	5ccb      	ldrb	r3, [r1, r3]
 8003fca:	6810      	ldr	r0, [r2, #0]
 8003fcc:	40d8      	lsrs	r0, r3
}    
 8003fce:	4770      	bx	lr
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	20000000 	.word	0x20000000
 8003fd8:	08006c90 	.word	0x08006c90

08003fdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fde:	46ce      	mov	lr, r9
 8003fe0:	4647      	mov	r7, r8
 8003fe2:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003fe4:	6803      	ldr	r3, [r0, #0]
{
 8003fe6:	0004      	movs	r4, r0
 8003fe8:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003fea:	03da      	lsls	r2, r3, #15
 8003fec:	d530      	bpl.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fee:	2280      	movs	r2, #128	@ 0x80
 8003ff0:	4b4e      	ldr	r3, [pc, #312]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003ff2:	0552      	lsls	r2, r2, #21
 8003ff4:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003ff6:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ff8:	4211      	tst	r1, r2
 8003ffa:	d05d      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ffc:	2680      	movs	r6, #128	@ 0x80
 8003ffe:	4d4c      	ldr	r5, [pc, #304]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004000:	0076      	lsls	r6, r6, #1
 8004002:	682b      	ldr	r3, [r5, #0]
 8004004:	4233      	tst	r3, r6
 8004006:	d065      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004008:	4d48      	ldr	r5, [pc, #288]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800400a:	23c0      	movs	r3, #192	@ 0xc0
 800400c:	6a2a      	ldr	r2, [r5, #32]
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	0010      	movs	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004012:	6861      	ldr	r1, [r4, #4]
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004014:	4018      	ands	r0, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004016:	421a      	tst	r2, r3
 8004018:	d011      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800401a:	400b      	ands	r3, r1
 800401c:	4283      	cmp	r3, r0
 800401e:	d00e      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004020:	2080      	movs	r0, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004022:	6a2b      	ldr	r3, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8004024:	6a2e      	ldr	r6, [r5, #32]
 8004026:	0240      	lsls	r0, r0, #9
 8004028:	4330      	orrs	r0, r6
 800402a:	6228      	str	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800402c:	6a28      	ldr	r0, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800402e:	4a41      	ldr	r2, [pc, #260]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x158>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004030:	4e41      	ldr	r6, [pc, #260]	@ (8004138 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004032:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004034:	4030      	ands	r0, r6
 8004036:	6228      	str	r0, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004038:	622a      	str	r2, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800403a:	07db      	lsls	r3, r3, #31
 800403c:	d462      	bmi.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x128>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800403e:	4a3b      	ldr	r2, [pc, #236]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004040:	483c      	ldr	r0, [pc, #240]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004042:	6a13      	ldr	r3, [r2, #32]
 8004044:	4003      	ands	r3, r0
 8004046:	430b      	orrs	r3, r1
 8004048:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800404a:	2f01      	cmp	r7, #1
 800404c:	d054      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800404e:	6823      	ldr	r3, [r4, #0]
 8004050:	07da      	lsls	r2, r3, #31
 8004052:	d506      	bpl.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004054:	2003      	movs	r0, #3
 8004056:	4935      	ldr	r1, [pc, #212]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004058:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800405a:	4382      	bics	r2, r0
 800405c:	68a0      	ldr	r0, [r4, #8]
 800405e:	4302      	orrs	r2, r0
 8004060:	630a      	str	r2, [r1, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004062:	079a      	lsls	r2, r3, #30
 8004064:	d506      	bpl.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004066:	4931      	ldr	r1, [pc, #196]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004068:	4834      	ldr	r0, [pc, #208]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800406a:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800406c:	4002      	ands	r2, r0
 800406e:	68e0      	ldr	r0, [r4, #12]
 8004070:	4302      	orrs	r2, r0
 8004072:	630a      	str	r2, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004074:	069a      	lsls	r2, r3, #26
 8004076:	d506      	bpl.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004078:	2010      	movs	r0, #16
 800407a:	492c      	ldr	r1, [pc, #176]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800407c:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800407e:	4382      	bics	r2, r0
 8004080:	6920      	ldr	r0, [r4, #16]
 8004082:	4302      	orrs	r2, r0
 8004084:	630a      	str	r2, [r1, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004086:	039a      	lsls	r2, r3, #14
 8004088:	d506      	bpl.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800408a:	2080      	movs	r0, #128	@ 0x80
 800408c:	4927      	ldr	r1, [pc, #156]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800408e:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8004090:	4382      	bics	r2, r0
 8004092:	69a0      	ldr	r0, [r4, #24]
 8004094:	4302      	orrs	r2, r0
 8004096:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004098:	055b      	lsls	r3, r3, #21
 800409a:	d405      	bmi.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800409c:	2000      	movs	r0, #0
}
 800409e:	b003      	add	sp, #12
 80040a0:	bcc0      	pop	{r6, r7}
 80040a2:	46b9      	mov	r9, r7
 80040a4:	46b0      	mov	r8, r6
 80040a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80040a8:	2140      	movs	r1, #64	@ 0x40
 80040aa:	4a20      	ldr	r2, [pc, #128]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80040ac:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80040ae:	438b      	bics	r3, r1
 80040b0:	6961      	ldr	r1, [r4, #20]
 80040b2:	430b      	orrs	r3, r1
 80040b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80040b6:	e7f1      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b8:	2680      	movs	r6, #128	@ 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 80040ba:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040bc:	4d1c      	ldr	r5, [pc, #112]	@ (8004130 <HAL_RCCEx_PeriphCLKConfig+0x154>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80040be:	4311      	orrs	r1, r2
 80040c0:	61d9      	str	r1, [r3, #28]
 80040c2:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040c4:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80040c6:	4013      	ands	r3, r2
 80040c8:	9301      	str	r3, [sp, #4]
 80040ca:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040cc:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 80040ce:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d0:	4233      	tst	r3, r6
 80040d2:	d199      	bne.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040d4:	682b      	ldr	r3, [r5, #0]
 80040d6:	4333      	orrs	r3, r6
 80040d8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80040da:	f7fd fd05 	bl	8001ae8 <HAL_GetTick>
 80040de:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e0:	682b      	ldr	r3, [r5, #0]
 80040e2:	4233      	tst	r3, r6
 80040e4:	d000      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80040e6:	e78f      	b.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040e8:	f7fd fcfe 	bl	8001ae8 <HAL_GetTick>
 80040ec:	4643      	mov	r3, r8
 80040ee:	1ac0      	subs	r0, r0, r3
 80040f0:	2864      	cmp	r0, #100	@ 0x64
 80040f2:	d9f5      	bls.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x104>
          return HAL_TIMEOUT;
 80040f4:	2003      	movs	r0, #3
 80040f6:	e7d2      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f8:	69d3      	ldr	r3, [r2, #28]
 80040fa:	4911      	ldr	r1, [pc, #68]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040fc:	400b      	ands	r3, r1
 80040fe:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004100:	6823      	ldr	r3, [r4, #0]
 8004102:	e7a5      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x74>
        tickstart = HAL_GetTick();
 8004104:	f7fd fcf0 	bl	8001ae8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004108:	2302      	movs	r3, #2
 800410a:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800410c:	4b0d      	ldr	r3, [pc, #52]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x168>)
        tickstart = HAL_GetTick();
 800410e:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004110:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004112:	e004      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x142>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004114:	f7fd fce8 	bl	8001ae8 <HAL_GetTick>
 8004118:	1b80      	subs	r0, r0, r6
 800411a:	4548      	cmp	r0, r9
 800411c:	d8ea      	bhi.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800411e:	4642      	mov	r2, r8
 8004120:	6a2b      	ldr	r3, [r5, #32]
 8004122:	421a      	tst	r2, r3
 8004124:	d0f6      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x138>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004126:	6861      	ldr	r1, [r4, #4]
 8004128:	e789      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800412a:	46c0      	nop			@ (mov r8, r8)
 800412c:	40021000 	.word	0x40021000
 8004130:	40007000 	.word	0x40007000
 8004134:	fffffcff 	.word	0xfffffcff
 8004138:	fffeffff 	.word	0xfffeffff
 800413c:	fffcffff 	.word	0xfffcffff
 8004140:	efffffff 	.word	0xefffffff
 8004144:	00001388 	.word	0x00001388

08004148 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800414a:	46de      	mov	lr, fp
 800414c:	4657      	mov	r7, sl
 800414e:	464e      	mov	r6, r9
 8004150:	4645      	mov	r5, r8
 8004152:	0004      	movs	r4, r0
 8004154:	b5e0      	push	{r5, r6, r7, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004156:	2800      	cmp	r0, #0
 8004158:	d100      	bne.n	800415c <HAL_SPI_Init+0x14>
 800415a:	e093      	b.n	8004284 <HAL_SPI_Init+0x13c>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800415c:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 800415e:	2d00      	cmp	r5, #0
 8004160:	d069      	beq.n	8004236 <HAL_SPI_Init+0xee>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004162:	2300      	movs	r3, #0
 8004164:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004166:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004168:	2300      	movs	r3, #0
 800416a:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800416c:	335d      	adds	r3, #93	@ 0x5d
 800416e:	5ce3      	ldrb	r3, [r4, r3]
 8004170:	b2da      	uxtb	r2, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d06c      	beq.n	8004250 <HAL_SPI_Init+0x108>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004176:	235d      	movs	r3, #93	@ 0x5d
 8004178:	2202      	movs	r2, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800417a:	2140      	movs	r1, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 800417c:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 800417e:	6822      	ldr	r2, [r4, #0]
 8004180:	6813      	ldr	r3, [r2, #0]
 8004182:	438b      	bics	r3, r1
 8004184:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004186:	23e0      	movs	r3, #224	@ 0xe0
 8004188:	68e1      	ldr	r1, [r4, #12]
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	4299      	cmp	r1, r3
 800418e:	d866      	bhi.n	800425e <HAL_SPI_Init+0x116>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004190:	d000      	beq.n	8004194 <HAL_SPI_Init+0x4c>
 8004192:	e070      	b.n	8004276 <HAL_SPI_Init+0x12e>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004194:	2380      	movs	r3, #128	@ 0x80
 8004196:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8004198:	019b      	lsls	r3, r3, #6
 800419a:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800419c:	2380      	movs	r3, #128	@ 0x80
 800419e:	015b      	lsls	r3, r3, #5
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041a0:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80041a2:	469b      	mov	fp, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041a4:	2682      	movs	r6, #130	@ 0x82
 80041a6:	2784      	movs	r7, #132	@ 0x84
 80041a8:	6863      	ldr	r3, [r4, #4]
 80041aa:	0076      	lsls	r6, r6, #1
 80041ac:	4033      	ands	r3, r6
 80041ae:	68a6      	ldr	r6, [r4, #8]
 80041b0:	023f      	lsls	r7, r7, #8
 80041b2:	403e      	ands	r6, r7
 80041b4:	2702      	movs	r7, #2
 80041b6:	4333      	orrs	r3, r6
 80041b8:	6926      	ldr	r6, [r4, #16]
 80041ba:	69a0      	ldr	r0, [r4, #24]
 80041bc:	403e      	ands	r6, r7
 80041be:	4333      	orrs	r3, r6
 80041c0:	2601      	movs	r6, #1
 80041c2:	6967      	ldr	r7, [r4, #20]
 80041c4:	46b2      	mov	sl, r6
 80041c6:	4037      	ands	r7, r6
 80041c8:	433b      	orrs	r3, r7
 80041ca:	2780      	movs	r7, #128	@ 0x80
 80041cc:	00bf      	lsls	r7, r7, #2
 80041ce:	4007      	ands	r7, r0
 80041d0:	433b      	orrs	r3, r7
 80041d2:	69e7      	ldr	r7, [r4, #28]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041d4:	0c00      	lsrs	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041d6:	46b8      	mov	r8, r7
 80041d8:	2738      	movs	r7, #56	@ 0x38
 80041da:	46b9      	mov	r9, r7
 80041dc:	4647      	mov	r7, r8
 80041de:	464e      	mov	r6, r9
 80041e0:	4037      	ands	r7, r6
 80041e2:	6a26      	ldr	r6, [r4, #32]
 80041e4:	433b      	orrs	r3, r7
 80041e6:	46b0      	mov	r8, r6
 80041e8:	2680      	movs	r6, #128	@ 0x80
 80041ea:	4647      	mov	r7, r8
 80041ec:	4037      	ands	r7, r6
 80041ee:	4666      	mov	r6, ip
 80041f0:	433b      	orrs	r3, r7
 80041f2:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041f4:	2608      	movs	r6, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041f6:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80041fa:	4033      	ands	r3, r6
 80041fc:	26f0      	movs	r6, #240	@ 0xf0
 80041fe:	0136      	lsls	r6, r6, #4
 8004200:	4031      	ands	r1, r6
 8004202:	4319      	orrs	r1, r3
 8004204:	2304      	movs	r3, #4
 8004206:	4003      	ands	r3, r0
 8004208:	4319      	orrs	r1, r3
 800420a:	2310      	movs	r3, #16
 800420c:	402b      	ands	r3, r5
 800420e:	4319      	orrs	r1, r3
 8004210:	465b      	mov	r3, fp
 8004212:	4319      	orrs	r1, r3
 8004214:	6051      	str	r1, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004216:	69d3      	ldr	r3, [r2, #28]
 8004218:	491d      	ldr	r1, [pc, #116]	@ (8004290 <HAL_SPI_Init+0x148>)
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 800421a:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800421c:	400b      	ands	r3, r1
 800421e:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004220:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8004222:	4652      	mov	r2, sl
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004224:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004226:	335d      	adds	r3, #93	@ 0x5d
 8004228:	54e2      	strb	r2, [r4, r3]
}
 800422a:	bcf0      	pop	{r4, r5, r6, r7}
 800422c:	46bb      	mov	fp, r7
 800422e:	46b2      	mov	sl, r6
 8004230:	46a9      	mov	r9, r5
 8004232:	46a0      	mov	r8, r4
 8004234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004236:	2382      	movs	r3, #130	@ 0x82
 8004238:	6842      	ldr	r2, [r0, #4]
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	429a      	cmp	r2, r3
 800423e:	d093      	beq.n	8004168 <HAL_SPI_Init+0x20>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004240:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004242:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004244:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004246:	335d      	adds	r3, #93	@ 0x5d
 8004248:	5ce3      	ldrb	r3, [r4, r3]
 800424a:	b2da      	uxtb	r2, r3
 800424c:	2b00      	cmp	r3, #0
 800424e:	d192      	bne.n	8004176 <HAL_SPI_Init+0x2e>
    hspi->Lock = HAL_UNLOCKED;
 8004250:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8004252:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8004254:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8004256:	f7fd f9a3 	bl	80015a0 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800425a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800425c:	e78b      	b.n	8004176 <HAL_SPI_Init+0x2e>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800425e:	23f0      	movs	r3, #240	@ 0xf0
 8004260:	011b      	lsls	r3, r3, #4
 8004262:	4299      	cmp	r1, r3
 8004264:	d110      	bne.n	8004288 <HAL_SPI_Init+0x140>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004266:	2380      	movs	r3, #128	@ 0x80
 8004268:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800426a:	019b      	lsls	r3, r3, #6
 800426c:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800426e:	2300      	movs	r3, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004270:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004272:	469b      	mov	fp, r3
 8004274:	e796      	b.n	80041a4 <HAL_SPI_Init+0x5c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004276:	2380      	movs	r3, #128	@ 0x80
 8004278:	015b      	lsls	r3, r3, #5
 800427a:	469b      	mov	fp, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800427c:	2300      	movs	r3, #0
 800427e:	469c      	mov	ip, r3
 8004280:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004282:	e78f      	b.n	80041a4 <HAL_SPI_Init+0x5c>
    return HAL_ERROR;
 8004284:	2001      	movs	r0, #1
 8004286:	e7d0      	b.n	800422a <HAL_SPI_Init+0xe2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004288:	2300      	movs	r3, #0
 800428a:	469b      	mov	fp, r3
 800428c:	e7f6      	b.n	800427c <HAL_SPI_Init+0x134>
 800428e:	46c0      	nop			@ (mov r8, r8)
 8004290:	fffff7ff 	.word	0xfffff7ff

08004294 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004294:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004296:	2401      	movs	r4, #1
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004298:	2573      	movs	r5, #115	@ 0x73
  tmpccer = TIMx->CCER;
 800429a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800429c:	6a02      	ldr	r2, [r0, #32]
 800429e:	43a2      	bics	r2, r4
 80042a0:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80042a2:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80042a4:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042a6:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042a8:	680d      	ldr	r5, [r1, #0]
 80042aa:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042ac:	2502      	movs	r5, #2
 80042ae:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80042b0:	688d      	ldr	r5, [r1, #8]
 80042b2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80042b4:	4d0e      	ldr	r5, [pc, #56]	@ (80042f0 <TIM_OC1_SetConfig+0x5c>)
 80042b6:	42a8      	cmp	r0, r5
 80042b8:	d008      	beq.n	80042cc <TIM_OC1_SetConfig+0x38>
 80042ba:	4d0e      	ldr	r5, [pc, #56]	@ (80042f4 <TIM_OC1_SetConfig+0x60>)
 80042bc:	42a8      	cmp	r0, r5
 80042be:	d005      	beq.n	80042cc <TIM_OC1_SetConfig+0x38>
 80042c0:	4d0d      	ldr	r5, [pc, #52]	@ (80042f8 <TIM_OC1_SetConfig+0x64>)
 80042c2:	42a8      	cmp	r0, r5
 80042c4:	d002      	beq.n	80042cc <TIM_OC1_SetConfig+0x38>
 80042c6:	4d0d      	ldr	r5, [pc, #52]	@ (80042fc <TIM_OC1_SetConfig+0x68>)
 80042c8:	42a8      	cmp	r0, r5
 80042ca:	d10b      	bne.n	80042e4 <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80042cc:	2508      	movs	r5, #8
 80042ce:	43ab      	bics	r3, r5
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80042d0:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042d2:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80042d4:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80042d6:	2504      	movs	r5, #4
 80042d8:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042da:	4d09      	ldr	r5, [pc, #36]	@ (8004300 <TIM_OC1_SetConfig+0x6c>)
 80042dc:	4015      	ands	r5, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 80042de:	694a      	ldr	r2, [r1, #20]
 80042e0:	4332      	orrs	r2, r6
 80042e2:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042e4:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042e6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80042e8:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80042ea:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ec:	6203      	str	r3, [r0, #32]
}
 80042ee:	bd70      	pop	{r4, r5, r6, pc}
 80042f0:	40012c00 	.word	0x40012c00
 80042f4:	40014000 	.word	0x40014000
 80042f8:	40014400 	.word	0x40014400
 80042fc:	40014800 	.word	0x40014800
 8004300:	fffffcff 	.word	0xfffffcff

08004304 <HAL_TIM_Base_Init>:
{
 8004304:	b570      	push	{r4, r5, r6, lr}
 8004306:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8004308:	d069      	beq.n	80043de <HAL_TIM_Base_Init+0xda>
  if (htim->State == HAL_TIM_STATE_RESET)
 800430a:	233d      	movs	r3, #61	@ 0x3d
 800430c:	5cc3      	ldrb	r3, [r0, r3]
 800430e:	b2da      	uxtb	r2, r3
 8004310:	2b00      	cmp	r3, #0
 8004312:	d056      	beq.n	80043c2 <HAL_TIM_Base_Init+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 8004314:	233d      	movs	r3, #61	@ 0x3d
 8004316:	2202      	movs	r2, #2
 8004318:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800431a:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800431c:	4e36      	ldr	r6, [pc, #216]	@ (80043f8 <HAL_TIM_Base_Init+0xf4>)
  tmpcr1 = TIMx->CR1;
 800431e:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004320:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004322:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8004324:	6861      	ldr	r1, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004326:	42b3      	cmp	r3, r6
 8004328:	d019      	beq.n	800435e <HAL_TIM_Base_Init+0x5a>
 800432a:	2680      	movs	r6, #128	@ 0x80
 800432c:	05f6      	lsls	r6, r6, #23
 800432e:	42b3      	cmp	r3, r6
 8004330:	d015      	beq.n	800435e <HAL_TIM_Base_Init+0x5a>
 8004332:	4e32      	ldr	r6, [pc, #200]	@ (80043fc <HAL_TIM_Base_Init+0xf8>)
 8004334:	42b3      	cmp	r3, r6
 8004336:	d049      	beq.n	80043cc <HAL_TIM_Base_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004338:	4e31      	ldr	r6, [pc, #196]	@ (8004400 <HAL_TIM_Base_Init+0xfc>)
 800433a:	42b3      	cmp	r3, r6
 800433c:	d04a      	beq.n	80043d4 <HAL_TIM_Base_Init+0xd0>
 800433e:	4e31      	ldr	r6, [pc, #196]	@ (8004404 <HAL_TIM_Base_Init+0x100>)
 8004340:	42b3      	cmp	r3, r6
 8004342:	d04e      	beq.n	80043e2 <HAL_TIM_Base_Init+0xde>
 8004344:	4e30      	ldr	r6, [pc, #192]	@ (8004408 <HAL_TIM_Base_Init+0x104>)
 8004346:	42b3      	cmp	r3, r6
 8004348:	d04b      	beq.n	80043e2 <HAL_TIM_Base_Init+0xde>
 800434a:	4e30      	ldr	r6, [pc, #192]	@ (800440c <HAL_TIM_Base_Init+0x108>)
 800434c:	42b3      	cmp	r3, r6
 800434e:	d048      	beq.n	80043e2 <HAL_TIM_Base_Init+0xde>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004350:	2680      	movs	r6, #128	@ 0x80
 8004352:	43b2      	bics	r2, r6
 8004354:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8004356:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004358:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800435a:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800435c:	e012      	b.n	8004384 <HAL_TIM_Base_Init+0x80>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800435e:	2670      	movs	r6, #112	@ 0x70
 8004360:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8004362:	68a6      	ldr	r6, [r4, #8]
 8004364:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8004366:	4e2a      	ldr	r6, [pc, #168]	@ (8004410 <HAL_TIM_Base_Init+0x10c>)
 8004368:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800436a:	6926      	ldr	r6, [r4, #16]
 800436c:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800436e:	2680      	movs	r6, #128	@ 0x80
 8004370:	43b2      	bics	r2, r6
 8004372:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8004374:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004376:	4a20      	ldr	r2, [pc, #128]	@ (80043f8 <HAL_TIM_Base_Init+0xf4>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004378:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800437a:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800437c:	4293      	cmp	r3, r2
 800437e:	d101      	bne.n	8004384 <HAL_TIM_Base_Init+0x80>
    TIMx->RCR = Structure->RepetitionCounter;
 8004380:	6962      	ldr	r2, [r4, #20]
 8004382:	631a      	str	r2, [r3, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004384:	2201      	movs	r2, #1
 8004386:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004388:	6919      	ldr	r1, [r3, #16]
 800438a:	420a      	tst	r2, r1
 800438c:	d002      	beq.n	8004394 <HAL_TIM_Base_Init+0x90>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800438e:	6919      	ldr	r1, [r3, #16]
 8004390:	4391      	bics	r1, r2
 8004392:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004394:	2301      	movs	r3, #1
 8004396:	2246      	movs	r2, #70	@ 0x46
  return HAL_OK;
 8004398:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800439a:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800439c:	3a08      	subs	r2, #8
 800439e:	54a3      	strb	r3, [r4, r2]
 80043a0:	3201      	adds	r2, #1
 80043a2:	54a3      	strb	r3, [r4, r2]
 80043a4:	3201      	adds	r2, #1
 80043a6:	54a3      	strb	r3, [r4, r2]
 80043a8:	3201      	adds	r2, #1
 80043aa:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043ac:	3201      	adds	r2, #1
 80043ae:	54a3      	strb	r3, [r4, r2]
 80043b0:	3201      	adds	r2, #1
 80043b2:	54a3      	strb	r3, [r4, r2]
 80043b4:	3201      	adds	r2, #1
 80043b6:	54a3      	strb	r3, [r4, r2]
 80043b8:	3201      	adds	r2, #1
 80043ba:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80043bc:	3a08      	subs	r2, #8
 80043be:	54a3      	strb	r3, [r4, r2]
}
 80043c0:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80043c2:	333c      	adds	r3, #60	@ 0x3c
 80043c4:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80043c6:	f7fd fa77 	bl	80018b8 <HAL_TIM_Base_MspInit>
 80043ca:	e7a3      	b.n	8004314 <HAL_TIM_Base_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043cc:	2670      	movs	r6, #112	@ 0x70
 80043ce:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80043d0:	68a6      	ldr	r6, [r4, #8]
 80043d2:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80043d4:	4e0e      	ldr	r6, [pc, #56]	@ (8004410 <HAL_TIM_Base_Init+0x10c>)
 80043d6:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043d8:	6926      	ldr	r6, [r4, #16]
 80043da:	4332      	orrs	r2, r6
 80043dc:	e7b8      	b.n	8004350 <HAL_TIM_Base_Init+0x4c>
    return HAL_ERROR;
 80043de:	2001      	movs	r0, #1
 80043e0:	e7ee      	b.n	80043c0 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 &= ~TIM_CR1_CKD;
 80043e2:	4e0b      	ldr	r6, [pc, #44]	@ (8004410 <HAL_TIM_Base_Init+0x10c>)
 80043e4:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043e6:	6926      	ldr	r6, [r4, #16]
 80043e8:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043ea:	2680      	movs	r6, #128	@ 0x80
 80043ec:	43b2      	bics	r2, r6
 80043ee:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80043f0:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043f2:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80043f4:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043f6:	e7c3      	b.n	8004380 <HAL_TIM_Base_Init+0x7c>
 80043f8:	40012c00 	.word	0x40012c00
 80043fc:	40000400 	.word	0x40000400
 8004400:	40002000 	.word	0x40002000
 8004404:	40014000 	.word	0x40014000
 8004408:	40014400 	.word	0x40014400
 800440c:	40014800 	.word	0x40014800
 8004410:	fffffcff 	.word	0xfffffcff

08004414 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004414:	213d      	movs	r1, #61	@ 0x3d
{
 8004416:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8004418:	5c42      	ldrb	r2, [r0, r1]
{
 800441a:	0003      	movs	r3, r0
  if (htim->State != HAL_TIM_STATE_READY)
 800441c:	b2d4      	uxtb	r4, r2
    return HAL_ERROR;
 800441e:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8004420:	2a01      	cmp	r2, #1
 8004422:	d113      	bne.n	800444c <HAL_TIM_Base_Start+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 8004424:	3201      	adds	r2, #1
 8004426:	545a      	strb	r2, [r3, r1]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a0e      	ldr	r2, [pc, #56]	@ (8004464 <HAL_TIM_Base_Start+0x50>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d00e      	beq.n	800444e <HAL_TIM_Base_Start+0x3a>
 8004430:	2280      	movs	r2, #128	@ 0x80
 8004432:	05d2      	lsls	r2, r2, #23
 8004434:	4293      	cmp	r3, r2
 8004436:	d00a      	beq.n	800444e <HAL_TIM_Base_Start+0x3a>
 8004438:	4a0b      	ldr	r2, [pc, #44]	@ (8004468 <HAL_TIM_Base_Start+0x54>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d007      	beq.n	800444e <HAL_TIM_Base_Start+0x3a>
 800443e:	4a0b      	ldr	r2, [pc, #44]	@ (800446c <HAL_TIM_Base_Start+0x58>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d004      	beq.n	800444e <HAL_TIM_Base_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	4322      	orrs	r2, r4
 8004448:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800444a:	2000      	movs	r0, #0
}
 800444c:	bd10      	pop	{r4, pc}
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800444e:	2207      	movs	r2, #7
 8004450:	6899      	ldr	r1, [r3, #8]
 8004452:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004454:	2a06      	cmp	r2, #6
 8004456:	d0f8      	beq.n	800444a <HAL_TIM_Base_Start+0x36>
      __HAL_TIM_ENABLE(htim);
 8004458:	2101      	movs	r1, #1
 800445a:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 800445c:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800445e:	430a      	orrs	r2, r1
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	e7f3      	b.n	800444c <HAL_TIM_Base_Start+0x38>
 8004464:	40012c00 	.word	0x40012c00
 8004468:	40000400 	.word	0x40000400
 800446c:	40014000 	.word	0x40014000

08004470 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8004470:	4770      	bx	lr
 8004472:	46c0      	nop			@ (mov r8, r8)

08004474 <HAL_TIM_PWM_Init>:
{
 8004474:	b570      	push	{r4, r5, r6, lr}
 8004476:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8004478:	d069      	beq.n	800454e <HAL_TIM_PWM_Init+0xda>
  if (htim->State == HAL_TIM_STATE_RESET)
 800447a:	233d      	movs	r3, #61	@ 0x3d
 800447c:	5cc3      	ldrb	r3, [r0, r3]
 800447e:	b2da      	uxtb	r2, r3
 8004480:	2b00      	cmp	r3, #0
 8004482:	d056      	beq.n	8004532 <HAL_TIM_PWM_Init+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 8004484:	233d      	movs	r3, #61	@ 0x3d
 8004486:	2202      	movs	r2, #2
 8004488:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800448a:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800448c:	4e36      	ldr	r6, [pc, #216]	@ (8004568 <HAL_TIM_PWM_Init+0xf4>)
  tmpcr1 = TIMx->CR1;
 800448e:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004490:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004492:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8004494:	6861      	ldr	r1, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004496:	42b3      	cmp	r3, r6
 8004498:	d019      	beq.n	80044ce <HAL_TIM_PWM_Init+0x5a>
 800449a:	2680      	movs	r6, #128	@ 0x80
 800449c:	05f6      	lsls	r6, r6, #23
 800449e:	42b3      	cmp	r3, r6
 80044a0:	d015      	beq.n	80044ce <HAL_TIM_PWM_Init+0x5a>
 80044a2:	4e32      	ldr	r6, [pc, #200]	@ (800456c <HAL_TIM_PWM_Init+0xf8>)
 80044a4:	42b3      	cmp	r3, r6
 80044a6:	d049      	beq.n	800453c <HAL_TIM_PWM_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044a8:	4e31      	ldr	r6, [pc, #196]	@ (8004570 <HAL_TIM_PWM_Init+0xfc>)
 80044aa:	42b3      	cmp	r3, r6
 80044ac:	d04a      	beq.n	8004544 <HAL_TIM_PWM_Init+0xd0>
 80044ae:	4e31      	ldr	r6, [pc, #196]	@ (8004574 <HAL_TIM_PWM_Init+0x100>)
 80044b0:	42b3      	cmp	r3, r6
 80044b2:	d04e      	beq.n	8004552 <HAL_TIM_PWM_Init+0xde>
 80044b4:	4e30      	ldr	r6, [pc, #192]	@ (8004578 <HAL_TIM_PWM_Init+0x104>)
 80044b6:	42b3      	cmp	r3, r6
 80044b8:	d04b      	beq.n	8004552 <HAL_TIM_PWM_Init+0xde>
 80044ba:	4e30      	ldr	r6, [pc, #192]	@ (800457c <HAL_TIM_PWM_Init+0x108>)
 80044bc:	42b3      	cmp	r3, r6
 80044be:	d048      	beq.n	8004552 <HAL_TIM_PWM_Init+0xde>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044c0:	2680      	movs	r6, #128	@ 0x80
 80044c2:	43b2      	bics	r2, r6
 80044c4:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80044c6:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044c8:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80044ca:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044cc:	e012      	b.n	80044f4 <HAL_TIM_PWM_Init+0x80>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044ce:	2670      	movs	r6, #112	@ 0x70
 80044d0:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80044d2:	68a6      	ldr	r6, [r4, #8]
 80044d4:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80044d6:	4e2a      	ldr	r6, [pc, #168]	@ (8004580 <HAL_TIM_PWM_Init+0x10c>)
 80044d8:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044da:	6926      	ldr	r6, [r4, #16]
 80044dc:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044de:	2680      	movs	r6, #128	@ 0x80
 80044e0:	43b2      	bics	r2, r6
 80044e2:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80044e4:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044e6:	4a20      	ldr	r2, [pc, #128]	@ (8004568 <HAL_TIM_PWM_Init+0xf4>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044e8:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80044ea:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d101      	bne.n	80044f4 <HAL_TIM_PWM_Init+0x80>
    TIMx->RCR = Structure->RepetitionCounter;
 80044f0:	6962      	ldr	r2, [r4, #20]
 80044f2:	631a      	str	r2, [r3, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80044f4:	2201      	movs	r2, #1
 80044f6:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044f8:	6919      	ldr	r1, [r3, #16]
 80044fa:	420a      	tst	r2, r1
 80044fc:	d002      	beq.n	8004504 <HAL_TIM_PWM_Init+0x90>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044fe:	6919      	ldr	r1, [r3, #16]
 8004500:	4391      	bics	r1, r2
 8004502:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004504:	2301      	movs	r3, #1
 8004506:	2246      	movs	r2, #70	@ 0x46
  return HAL_OK;
 8004508:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800450a:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800450c:	3a08      	subs	r2, #8
 800450e:	54a3      	strb	r3, [r4, r2]
 8004510:	3201      	adds	r2, #1
 8004512:	54a3      	strb	r3, [r4, r2]
 8004514:	3201      	adds	r2, #1
 8004516:	54a3      	strb	r3, [r4, r2]
 8004518:	3201      	adds	r2, #1
 800451a:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800451c:	3201      	adds	r2, #1
 800451e:	54a3      	strb	r3, [r4, r2]
 8004520:	3201      	adds	r2, #1
 8004522:	54a3      	strb	r3, [r4, r2]
 8004524:	3201      	adds	r2, #1
 8004526:	54a3      	strb	r3, [r4, r2]
 8004528:	3201      	adds	r2, #1
 800452a:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 800452c:	3a08      	subs	r2, #8
 800452e:	54a3      	strb	r3, [r4, r2]
}
 8004530:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8004532:	333c      	adds	r3, #60	@ 0x3c
 8004534:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8004536:	f7ff ff9b 	bl	8004470 <HAL_TIM_PWM_MspInit>
 800453a:	e7a3      	b.n	8004484 <HAL_TIM_PWM_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800453c:	2670      	movs	r6, #112	@ 0x70
 800453e:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8004540:	68a6      	ldr	r6, [r4, #8]
 8004542:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8004544:	4e0e      	ldr	r6, [pc, #56]	@ (8004580 <HAL_TIM_PWM_Init+0x10c>)
 8004546:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004548:	6926      	ldr	r6, [r4, #16]
 800454a:	4332      	orrs	r2, r6
 800454c:	e7b8      	b.n	80044c0 <HAL_TIM_PWM_Init+0x4c>
    return HAL_ERROR;
 800454e:	2001      	movs	r0, #1
 8004550:	e7ee      	b.n	8004530 <HAL_TIM_PWM_Init+0xbc>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004552:	4e0b      	ldr	r6, [pc, #44]	@ (8004580 <HAL_TIM_PWM_Init+0x10c>)
 8004554:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004556:	6926      	ldr	r6, [r4, #16]
 8004558:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800455a:	2680      	movs	r6, #128	@ 0x80
 800455c:	43b2      	bics	r2, r6
 800455e:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8004560:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004562:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004564:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004566:	e7c3      	b.n	80044f0 <HAL_TIM_PWM_Init+0x7c>
 8004568:	40012c00 	.word	0x40012c00
 800456c:	40000400 	.word	0x40000400
 8004570:	40002000 	.word	0x40002000
 8004574:	40014000 	.word	0x40014000
 8004578:	40014400 	.word	0x40014400
 800457c:	40014800 	.word	0x40014800
 8004580:	fffffcff 	.word	0xfffffcff

08004584 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8004584:	2900      	cmp	r1, #0
 8004586:	d124      	bne.n	80045d2 <HAL_TIM_PWM_Start+0x4e>
 8004588:	233e      	movs	r3, #62	@ 0x3e
 800458a:	5cc2      	ldrb	r2, [r0, r3]
 800458c:	2a01      	cmp	r2, #1
 800458e:	d128      	bne.n	80045e2 <HAL_TIM_PWM_Start+0x5e>
 8004590:	2202      	movs	r2, #2
 8004592:	54c2      	strb	r2, [r0, r3]
 8004594:	221f      	movs	r2, #31
 8004596:	4011      	ands	r1, r2
 8004598:	3a1e      	subs	r2, #30
 800459a:	408a      	lsls	r2, r1
 800459c:	6803      	ldr	r3, [r0, #0]
 800459e:	6a19      	ldr	r1, [r3, #32]
 80045a0:	4391      	bics	r1, r2
 80045a2:	6219      	str	r1, [r3, #32]
 80045a4:	6a19      	ldr	r1, [r3, #32]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	621a      	str	r2, [r3, #32]
 80045aa:	4a1f      	ldr	r2, [pc, #124]	@ (8004628 <HAL_TIM_PWM_Start+0xa4>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d01a      	beq.n	80045e6 <HAL_TIM_PWM_Start+0x62>
 80045b0:	4a1e      	ldr	r2, [pc, #120]	@ (800462c <HAL_TIM_PWM_Start+0xa8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d017      	beq.n	80045e6 <HAL_TIM_PWM_Start+0x62>
 80045b6:	4a1e      	ldr	r2, [pc, #120]	@ (8004630 <HAL_TIM_PWM_Start+0xac>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d029      	beq.n	8004610 <HAL_TIM_PWM_Start+0x8c>
 80045bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004634 <HAL_TIM_PWM_Start+0xb0>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d026      	beq.n	8004610 <HAL_TIM_PWM_Start+0x8c>
 80045c2:	2280      	movs	r2, #128	@ 0x80
 80045c4:	05d2      	lsls	r2, r2, #23
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d012      	beq.n	80045f0 <HAL_TIM_PWM_Start+0x6c>
 80045ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004638 <HAL_TIM_PWM_Start+0xb4>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d114      	bne.n	80045fa <HAL_TIM_PWM_Start+0x76>
 80045d0:	e00e      	b.n	80045f0 <HAL_TIM_PWM_Start+0x6c>
 80045d2:	2904      	cmp	r1, #4
 80045d4:	d017      	beq.n	8004606 <HAL_TIM_PWM_Start+0x82>
 80045d6:	2908      	cmp	r1, #8
 80045d8:	d020      	beq.n	800461c <HAL_TIM_PWM_Start+0x98>
 80045da:	2341      	movs	r3, #65	@ 0x41
 80045dc:	5cc2      	ldrb	r2, [r0, r3]
 80045de:	2a01      	cmp	r2, #1
 80045e0:	d0d6      	beq.n	8004590 <HAL_TIM_PWM_Start+0xc>
 80045e2:	2001      	movs	r0, #1
 80045e4:	e00e      	b.n	8004604 <HAL_TIM_PWM_Start+0x80>
 80045e6:	2280      	movs	r2, #128	@ 0x80
 80045e8:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80045ea:	0212      	lsls	r2, r2, #8
 80045ec:	430a      	orrs	r2, r1
 80045ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80045f0:	2207      	movs	r2, #7
 80045f2:	6899      	ldr	r1, [r3, #8]
 80045f4:	400a      	ands	r2, r1
 80045f6:	2a06      	cmp	r2, #6
 80045f8:	d003      	beq.n	8004602 <HAL_TIM_PWM_Start+0x7e>
 80045fa:	2101      	movs	r1, #1
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	430a      	orrs	r2, r1
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	2000      	movs	r0, #0
 8004604:	4770      	bx	lr
 8004606:	233f      	movs	r3, #63	@ 0x3f
 8004608:	5cc2      	ldrb	r2, [r0, r3]
 800460a:	2a01      	cmp	r2, #1
 800460c:	d0c0      	beq.n	8004590 <HAL_TIM_PWM_Start+0xc>
 800460e:	e7e8      	b.n	80045e2 <HAL_TIM_PWM_Start+0x5e>
 8004610:	2280      	movs	r2, #128	@ 0x80
 8004612:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8004614:	0212      	lsls	r2, r2, #8
 8004616:	430a      	orrs	r2, r1
 8004618:	645a      	str	r2, [r3, #68]	@ 0x44
 800461a:	e7ee      	b.n	80045fa <HAL_TIM_PWM_Start+0x76>
 800461c:	2340      	movs	r3, #64	@ 0x40
 800461e:	5cc2      	ldrb	r2, [r0, r3]
 8004620:	2a01      	cmp	r2, #1
 8004622:	d0b5      	beq.n	8004590 <HAL_TIM_PWM_Start+0xc>
 8004624:	e7dd      	b.n	80045e2 <HAL_TIM_PWM_Start+0x5e>
 8004626:	46c0      	nop			@ (mov r8, r8)
 8004628:	40012c00 	.word	0x40012c00
 800462c:	40014000 	.word	0x40014000
 8004630:	40014400 	.word	0x40014400
 8004634:	40014800 	.word	0x40014800
 8004638:	40000400 	.word	0x40000400

0800463c <HAL_TIM_PWM_ConfigChannel>:
{
 800463c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800463e:	233c      	movs	r3, #60	@ 0x3c
{
 8004640:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8004642:	5cc1      	ldrb	r1, [r0, r3]
{
 8004644:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8004646:	2901      	cmp	r1, #1
 8004648:	d100      	bne.n	800464c <HAL_TIM_PWM_ConfigChannel+0x10>
 800464a:	e0df      	b.n	800480c <HAL_TIM_PWM_ConfigChannel+0x1d0>
 800464c:	2101      	movs	r1, #1
 800464e:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 8004650:	2a08      	cmp	r2, #8
 8004652:	d100      	bne.n	8004656 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004654:	e09b      	b.n	800478e <HAL_TIM_PWM_ConfigChannel+0x152>
 8004656:	d837      	bhi.n	80046c8 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8004658:	2a00      	cmp	r2, #0
 800465a:	d100      	bne.n	800465e <HAL_TIM_PWM_ConfigChannel+0x22>
 800465c:	e084      	b.n	8004768 <HAL_TIM_PWM_ConfigChannel+0x12c>
 800465e:	2a04      	cmp	r2, #4
 8004660:	d167      	bne.n	8004732 <HAL_TIM_PWM_ConfigChannel+0xf6>

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004662:	2110      	movs	r1, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004664:	6803      	ldr	r3, [r0, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004666:	4e6a      	ldr	r6, [pc, #424]	@ (8004810 <HAL_TIM_PWM_ConfigChannel+0x1d4>)
  tmpccer = TIMx->CCER;
 8004668:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800466a:	6a1a      	ldr	r2, [r3, #32]
 800466c:	438a      	bics	r2, r1
 800466e:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004670:	6859      	ldr	r1, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004672:	699a      	ldr	r2, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004674:	4032      	ands	r2, r6

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004676:	682e      	ldr	r6, [r5, #0]
 8004678:	0236      	lsls	r6, r6, #8
 800467a:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800467c:	2220      	movs	r2, #32
 800467e:	4390      	bics	r0, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004680:	68aa      	ldr	r2, [r5, #8]
 8004682:	0112      	lsls	r2, r2, #4
 8004684:	4302      	orrs	r2, r0

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004686:	4863      	ldr	r0, [pc, #396]	@ (8004814 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 8004688:	4283      	cmp	r3, r0
 800468a:	d05d      	beq.n	8004748 <HAL_TIM_PWM_ConfigChannel+0x10c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800468c:	4862      	ldr	r0, [pc, #392]	@ (8004818 <HAL_TIM_PWM_ConfigChannel+0x1dc>)
 800468e:	4283      	cmp	r3, r0
 8004690:	d062      	beq.n	8004758 <HAL_TIM_PWM_ConfigChannel+0x11c>
 8004692:	4862      	ldr	r0, [pc, #392]	@ (800481c <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 8004694:	4283      	cmp	r3, r0
 8004696:	d05f      	beq.n	8004758 <HAL_TIM_PWM_ConfigChannel+0x11c>
 8004698:	4861      	ldr	r0, [pc, #388]	@ (8004820 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 800469a:	4283      	cmp	r3, r0
 800469c:	d05c      	beq.n	8004758 <HAL_TIM_PWM_ConfigChannel+0x11c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800469e:	6059      	str	r1, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046a0:	6869      	ldr	r1, [r5, #4]
  TIMx->CCMR1 = tmpccmrx;
 80046a2:	619e      	str	r6, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80046a4:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046a6:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046a8:	2280      	movs	r2, #128	@ 0x80
 80046aa:	6999      	ldr	r1, [r3, #24]
 80046ac:	0112      	lsls	r2, r2, #4
 80046ae:	430a      	orrs	r2, r1
 80046b0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046b2:	699a      	ldr	r2, [r3, #24]
 80046b4:	495b      	ldr	r1, [pc, #364]	@ (8004824 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
  HAL_StatusTypeDef status = HAL_OK;
 80046b6:	2000      	movs	r0, #0
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046b8:	400a      	ands	r2, r1
 80046ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046bc:	692a      	ldr	r2, [r5, #16]
 80046be:	6999      	ldr	r1, [r3, #24]
 80046c0:	0212      	lsls	r2, r2, #8
 80046c2:	430a      	orrs	r2, r1
 80046c4:	619a      	str	r2, [r3, #24]
      break;
 80046c6:	e035      	b.n	8004734 <HAL_TIM_PWM_ConfigChannel+0xf8>
  switch (Channel)
 80046c8:	2a0c      	cmp	r2, #12
 80046ca:	d132      	bne.n	8004732 <HAL_TIM_PWM_ConfigChannel+0xf6>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046cc:	6803      	ldr	r3, [r0, #0]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046ce:	4856      	ldr	r0, [pc, #344]	@ (8004828 <HAL_TIM_PWM_ConfigChannel+0x1ec>)
  tmpccer = TIMx->CCER;
 80046d0:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046d2:	6a1a      	ldr	r2, [r3, #32]
 80046d4:	4002      	ands	r2, r0
 80046d6:	621a      	str	r2, [r3, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046d8:	484d      	ldr	r0, [pc, #308]	@ (8004810 <HAL_TIM_PWM_ConfigChannel+0x1d4>)
  tmpcr2 =  TIMx->CR2;
 80046da:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80046dc:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046de:	4002      	ands	r2, r0

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046e0:	6828      	ldr	r0, [r5, #0]
 80046e2:	0200      	lsls	r0, r0, #8
 80046e4:	4310      	orrs	r0, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046e6:	4a51      	ldr	r2, [pc, #324]	@ (800482c <HAL_TIM_PWM_ConfigChannel+0x1f0>)
 80046e8:	4011      	ands	r1, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046ea:	68aa      	ldr	r2, [r5, #8]
 80046ec:	0312      	lsls	r2, r2, #12
 80046ee:	430a      	orrs	r2, r1

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046f0:	4948      	ldr	r1, [pc, #288]	@ (8004814 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 80046f2:	428b      	cmp	r3, r1
 80046f4:	d022      	beq.n	800473c <HAL_TIM_PWM_ConfigChannel+0x100>
 80046f6:	4948      	ldr	r1, [pc, #288]	@ (8004818 <HAL_TIM_PWM_ConfigChannel+0x1dc>)
 80046f8:	428b      	cmp	r3, r1
 80046fa:	d01f      	beq.n	800473c <HAL_TIM_PWM_ConfigChannel+0x100>
 80046fc:	4947      	ldr	r1, [pc, #284]	@ (800481c <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 80046fe:	428b      	cmp	r3, r1
 8004700:	d01c      	beq.n	800473c <HAL_TIM_PWM_ConfigChannel+0x100>
 8004702:	4947      	ldr	r1, [pc, #284]	@ (8004820 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8004704:	428b      	cmp	r3, r1
 8004706:	d019      	beq.n	800473c <HAL_TIM_PWM_ConfigChannel+0x100>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004708:	6869      	ldr	r1, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800470a:	605e      	str	r6, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800470c:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800470e:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004710:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004712:	2280      	movs	r2, #128	@ 0x80
 8004714:	69d9      	ldr	r1, [r3, #28]
 8004716:	0112      	lsls	r2, r2, #4
 8004718:	430a      	orrs	r2, r1
 800471a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800471c:	69da      	ldr	r2, [r3, #28]
 800471e:	4941      	ldr	r1, [pc, #260]	@ (8004824 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
  HAL_StatusTypeDef status = HAL_OK;
 8004720:	2000      	movs	r0, #0
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004722:	400a      	ands	r2, r1
 8004724:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004726:	692a      	ldr	r2, [r5, #16]
 8004728:	69d9      	ldr	r1, [r3, #28]
 800472a:	0212      	lsls	r2, r2, #8
 800472c:	430a      	orrs	r2, r1
 800472e:	61da      	str	r2, [r3, #28]
      break;
 8004730:	e000      	b.n	8004734 <HAL_TIM_PWM_ConfigChannel+0xf8>
  switch (Channel)
 8004732:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004734:	233c      	movs	r3, #60	@ 0x3c
 8004736:	2200      	movs	r2, #0
 8004738:	54e2      	strb	r2, [r4, r3]
}
 800473a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 800473c:	493c      	ldr	r1, [pc, #240]	@ (8004830 <HAL_TIM_PWM_ConfigChannel+0x1f4>)
 800473e:	4031      	ands	r1, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004740:	696e      	ldr	r6, [r5, #20]
 8004742:	01b6      	lsls	r6, r6, #6
 8004744:	430e      	orrs	r6, r1
 8004746:	e7df      	b.n	8004708 <HAL_TIM_PWM_ConfigChannel+0xcc>
    tmpccer &= ~TIM_CCER_CC2NP;
 8004748:	2080      	movs	r0, #128	@ 0x80
 800474a:	4382      	bics	r2, r0
 800474c:	0017      	movs	r7, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800474e:	68ea      	ldr	r2, [r5, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8004750:	3840      	subs	r0, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004752:	0112      	lsls	r2, r2, #4
 8004754:	433a      	orrs	r2, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8004756:	4382      	bics	r2, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004758:	4836      	ldr	r0, [pc, #216]	@ (8004834 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800475a:	69af      	ldr	r7, [r5, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800475c:	4008      	ands	r0, r1
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800475e:	6969      	ldr	r1, [r5, #20]
 8004760:	4339      	orrs	r1, r7
 8004762:	0089      	lsls	r1, r1, #2
 8004764:	4301      	orrs	r1, r0
 8004766:	e79a      	b.n	800469e <HAL_TIM_PWM_ConfigChannel+0x62>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004768:	6806      	ldr	r6, [r0, #0]
 800476a:	0029      	movs	r1, r5
 800476c:	0030      	movs	r0, r6
 800476e:	f7ff fd91 	bl	8004294 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004772:	2208      	movs	r2, #8
 8004774:	69b3      	ldr	r3, [r6, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004776:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004778:	4313      	orrs	r3, r2
 800477a:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800477c:	69b3      	ldr	r3, [r6, #24]
 800477e:	3a04      	subs	r2, #4
 8004780:	4393      	bics	r3, r2
 8004782:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004784:	69b3      	ldr	r3, [r6, #24]
 8004786:	692a      	ldr	r2, [r5, #16]
 8004788:	4313      	orrs	r3, r2
 800478a:	61b3      	str	r3, [r6, #24]
      break;
 800478c:	e7d2      	b.n	8004734 <HAL_TIM_PWM_ConfigChannel+0xf8>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800478e:	2673      	movs	r6, #115	@ 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004790:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004792:	4929      	ldr	r1, [pc, #164]	@ (8004838 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
  tmpccer = TIMx->CCER;
 8004794:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004796:	6a1a      	ldr	r2, [r3, #32]
 8004798:	400a      	ands	r2, r1
 800479a:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800479c:	6859      	ldr	r1, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800479e:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047a0:	43b2      	bics	r2, r6
  tmpccmrx |= OC_Config->OCMode;
 80047a2:	682e      	ldr	r6, [r5, #0]
 80047a4:	4316      	orrs	r6, r2
  tmpccer &= ~TIM_CCER_CC3P;
 80047a6:	4a25      	ldr	r2, [pc, #148]	@ (800483c <HAL_TIM_PWM_ConfigChannel+0x200>)
 80047a8:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047aa:	68aa      	ldr	r2, [r5, #8]
 80047ac:	0212      	lsls	r2, r2, #8
 80047ae:	4302      	orrs	r2, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047b0:	4818      	ldr	r0, [pc, #96]	@ (8004814 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 80047b2:	4283      	cmp	r3, r0
 80047b4:	d01b      	beq.n	80047ee <HAL_TIM_PWM_ConfigChannel+0x1b2>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047b6:	4818      	ldr	r0, [pc, #96]	@ (8004818 <HAL_TIM_PWM_ConfigChannel+0x1dc>)
 80047b8:	4283      	cmp	r3, r0
 80047ba:	d01f      	beq.n	80047fc <HAL_TIM_PWM_ConfigChannel+0x1c0>
 80047bc:	4817      	ldr	r0, [pc, #92]	@ (800481c <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 80047be:	4283      	cmp	r3, r0
 80047c0:	d01c      	beq.n	80047fc <HAL_TIM_PWM_ConfigChannel+0x1c0>
 80047c2:	4817      	ldr	r0, [pc, #92]	@ (8004820 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 80047c4:	4283      	cmp	r3, r0
 80047c6:	d019      	beq.n	80047fc <HAL_TIM_PWM_ConfigChannel+0x1c0>
  TIMx->CR2 = tmpcr2;
 80047c8:	6059      	str	r1, [r3, #4]
  TIMx->CCR3 = OC_Config->Pulse;
 80047ca:	6869      	ldr	r1, [r5, #4]
  TIMx->CCMR2 = tmpccmrx;
 80047cc:	61de      	str	r6, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80047ce:	63d9      	str	r1, [r3, #60]	@ 0x3c
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047d0:	2108      	movs	r1, #8
  TIMx->CCER = tmpccer;
 80047d2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047d4:	69da      	ldr	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80047d6:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047d8:	430a      	orrs	r2, r1
 80047da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047dc:	69da      	ldr	r2, [r3, #28]
 80047de:	3904      	subs	r1, #4
 80047e0:	438a      	bics	r2, r1
 80047e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047e4:	69da      	ldr	r2, [r3, #28]
 80047e6:	6929      	ldr	r1, [r5, #16]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	61da      	str	r2, [r3, #28]
      break;
 80047ec:	e7a2      	b.n	8004734 <HAL_TIM_PWM_ConfigChannel+0xf8>
    tmpccer &= ~TIM_CCER_CC3NP;
 80047ee:	4814      	ldr	r0, [pc, #80]	@ (8004840 <HAL_TIM_PWM_ConfigChannel+0x204>)
 80047f0:	4010      	ands	r0, r2
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80047f2:	68ea      	ldr	r2, [r5, #12]
 80047f4:	0212      	lsls	r2, r2, #8
 80047f6:	4302      	orrs	r2, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 80047f8:	480a      	ldr	r0, [pc, #40]	@ (8004824 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 80047fa:	4002      	ands	r2, r0
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047fc:	4811      	ldr	r0, [pc, #68]	@ (8004844 <HAL_TIM_PWM_ConfigChannel+0x208>)
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047fe:	69af      	ldr	r7, [r5, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004800:	4008      	ands	r0, r1
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004802:	6969      	ldr	r1, [r5, #20]
 8004804:	4339      	orrs	r1, r7
 8004806:	0109      	lsls	r1, r1, #4
 8004808:	4301      	orrs	r1, r0
 800480a:	e7dd      	b.n	80047c8 <HAL_TIM_PWM_ConfigChannel+0x18c>
  __HAL_LOCK(htim);
 800480c:	2002      	movs	r0, #2
 800480e:	e794      	b.n	800473a <HAL_TIM_PWM_ConfigChannel+0xfe>
 8004810:	ffff8cff 	.word	0xffff8cff
 8004814:	40012c00 	.word	0x40012c00
 8004818:	40014000 	.word	0x40014000
 800481c:	40014400 	.word	0x40014400
 8004820:	40014800 	.word	0x40014800
 8004824:	fffffbff 	.word	0xfffffbff
 8004828:	ffffefff 	.word	0xffffefff
 800482c:	ffffdfff 	.word	0xffffdfff
 8004830:	ffffbfff 	.word	0xffffbfff
 8004834:	fffff3ff 	.word	0xfffff3ff
 8004838:	fffffeff 	.word	0xfffffeff
 800483c:	fffffdff 	.word	0xfffffdff
 8004840:	fffff7ff 	.word	0xfffff7ff
 8004844:	ffffcfff 	.word	0xffffcfff

08004848 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004848:	223c      	movs	r2, #60	@ 0x3c
{
 800484a:	b570      	push	{r4, r5, r6, lr}
 800484c:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800484e:	5c80      	ldrb	r0, [r0, r2]
 8004850:	2801      	cmp	r0, #1
 8004852:	d100      	bne.n	8004856 <HAL_TIM_ConfigClockSource+0xe>
 8004854:	e06f      	b.n	8004936 <HAL_TIM_ConfigClockSource+0xee>
 8004856:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8004858:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 800485a:	549c      	strb	r4, [r3, r2]
  htim->State = HAL_TIM_STATE_BUSY;
 800485c:	3201      	adds	r2, #1
 800485e:	5498      	strb	r0, [r3, r2]
  tmpsmcr = htim->Instance->SMCR;
 8004860:	681a      	ldr	r2, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004862:	4d4e      	ldr	r5, [pc, #312]	@ (800499c <HAL_TIM_ConfigClockSource+0x154>)
  tmpsmcr = htim->Instance->SMCR;
 8004864:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004866:	4028      	ands	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 8004868:	6090      	str	r0, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800486a:	6808      	ldr	r0, [r1, #0]
 800486c:	2860      	cmp	r0, #96	@ 0x60
 800486e:	d100      	bne.n	8004872 <HAL_TIM_ConfigClockSource+0x2a>
 8004870:	e07a      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x120>
 8004872:	d80b      	bhi.n	800488c <HAL_TIM_ConfigClockSource+0x44>
 8004874:	2840      	cmp	r0, #64	@ 0x40
 8004876:	d060      	beq.n	800493a <HAL_TIM_ConfigClockSource+0xf2>
 8004878:	d829      	bhi.n	80048ce <HAL_TIM_ConfigClockSource+0x86>
 800487a:	2820      	cmp	r0, #32
 800487c:	d053      	beq.n	8004926 <HAL_TIM_ConfigClockSource+0xde>
 800487e:	d850      	bhi.n	8004922 <HAL_TIM_ConfigClockSource+0xda>
 8004880:	2110      	movs	r1, #16
 8004882:	0004      	movs	r4, r0
 8004884:	438c      	bics	r4, r1
 8004886:	d04e      	beq.n	8004926 <HAL_TIM_ConfigClockSource+0xde>
      status = HAL_ERROR;
 8004888:	2001      	movs	r0, #1
 800488a:	e019      	b.n	80048c0 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 800488c:	2480      	movs	r4, #128	@ 0x80
 800488e:	0164      	lsls	r4, r4, #5
 8004890:	42a0      	cmp	r0, r4
 8004892:	d014      	beq.n	80048be <HAL_TIM_ConfigClockSource+0x76>
 8004894:	2480      	movs	r4, #128	@ 0x80
 8004896:	01a4      	lsls	r4, r4, #6
 8004898:	42a0      	cmp	r0, r4
 800489a:	d031      	beq.n	8004900 <HAL_TIM_ConfigClockSource+0xb8>
 800489c:	2870      	cmp	r0, #112	@ 0x70
 800489e:	d1f3      	bne.n	8004888 <HAL_TIM_ConfigClockSource+0x40>
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048a0:	6894      	ldr	r4, [r2, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048a2:	483f      	ldr	r0, [pc, #252]	@ (80049a0 <HAL_TIM_ConfigClockSource+0x158>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048a4:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048a6:	4004      	ands	r4, r0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048a8:	6888      	ldr	r0, [r1, #8]
 80048aa:	68c9      	ldr	r1, [r1, #12]
 80048ac:	4328      	orrs	r0, r5
 80048ae:	0209      	lsls	r1, r1, #8
 80048b0:	4301      	orrs	r1, r0
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048b2:	2077      	movs	r0, #119	@ 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048b4:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048b6:	6091      	str	r1, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 80048b8:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048ba:	4301      	orrs	r1, r0
      htim->Instance->SMCR = tmpsmcr;
 80048bc:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80048be:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80048c0:	223d      	movs	r2, #61	@ 0x3d
 80048c2:	2101      	movs	r1, #1
 80048c4:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(htim);
 80048c6:	2100      	movs	r1, #0
 80048c8:	3a01      	subs	r2, #1
 80048ca:	5499      	strb	r1, [r3, r2]
}
 80048cc:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80048ce:	2850      	cmp	r0, #80	@ 0x50
 80048d0:	d1da      	bne.n	8004888 <HAL_TIM_ConfigClockSource+0x40>
  tmpccer = TIMx->CCER;
 80048d2:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048d4:	6a16      	ldr	r6, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 80048d6:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048d8:	43a6      	bics	r6, r4
                               sClockSourceConfig->ClockFilter);
 80048da:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048dc:	6216      	str	r6, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048de:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80048e0:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048e2:	0109      	lsls	r1, r1, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048e4:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048e6:	4321      	orrs	r1, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048e8:	240a      	movs	r4, #10
 80048ea:	43a5      	bics	r5, r4
  tmpccer |= TIM_ICPolarity;
 80048ec:	4328      	orrs	r0, r5
  TIMx->CCMR1 = tmpccmr1;
 80048ee:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 80048f0:	6210      	str	r0, [r2, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80048f2:	2070      	movs	r0, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 80048f4:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80048f6:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048f8:	3819      	subs	r0, #25
 80048fa:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 80048fc:	6091      	str	r1, [r2, #8]
}
 80048fe:	e7de      	b.n	80048be <HAL_TIM_ConfigClockSource+0x76>
  tmpsmcr = TIMx->SMCR;
 8004900:	6894      	ldr	r4, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004902:	4827      	ldr	r0, [pc, #156]	@ (80049a0 <HAL_TIM_ConfigClockSource+0x158>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004904:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004906:	4004      	ands	r4, r0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004908:	6888      	ldr	r0, [r1, #8]
 800490a:	68c9      	ldr	r1, [r1, #12]
 800490c:	4328      	orrs	r0, r5
 800490e:	0209      	lsls	r1, r1, #8
 8004910:	4301      	orrs	r1, r0
 8004912:	4321      	orrs	r1, r4
  TIMx->SMCR = tmpsmcr;
 8004914:	6091      	str	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004916:	2180      	movs	r1, #128	@ 0x80
 8004918:	6890      	ldr	r0, [r2, #8]
 800491a:	01c9      	lsls	r1, r1, #7
 800491c:	4301      	orrs	r1, r0
 800491e:	6091      	str	r1, [r2, #8]
      break;
 8004920:	e7cd      	b.n	80048be <HAL_TIM_ConfigClockSource+0x76>
  switch (sClockSourceConfig->ClockSource)
 8004922:	2830      	cmp	r0, #48	@ 0x30
 8004924:	d1b0      	bne.n	8004888 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr &= ~TIM_SMCR_TS;
 8004926:	2470      	movs	r4, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8004928:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800492a:	43a1      	bics	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800492c:	4301      	orrs	r1, r0
 800492e:	2007      	movs	r0, #7
 8004930:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 8004932:	6091      	str	r1, [r2, #8]
}
 8004934:	e7c3      	b.n	80048be <HAL_TIM_ConfigClockSource+0x76>
  __HAL_LOCK(htim);
 8004936:	2002      	movs	r0, #2
 8004938:	e7c8      	b.n	80048cc <HAL_TIM_ConfigClockSource+0x84>
  tmpccer = TIMx->CCER;
 800493a:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800493c:	6a16      	ldr	r6, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 800493e:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004940:	43a6      	bics	r6, r4
                               sClockSourceConfig->ClockFilter);
 8004942:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004944:	6216      	str	r6, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004946:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8004948:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800494a:	0109      	lsls	r1, r1, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800494c:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800494e:	4321      	orrs	r1, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004950:	240a      	movs	r4, #10
 8004952:	43a5      	bics	r5, r4
  tmpccer |= TIM_ICPolarity;
 8004954:	4328      	orrs	r0, r5
  TIMx->CCMR1 = tmpccmr1;
 8004956:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8004958:	6210      	str	r0, [r2, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 800495a:	2070      	movs	r0, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 800495c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800495e:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004960:	3829      	subs	r0, #41	@ 0x29
 8004962:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 8004964:	6091      	str	r1, [r2, #8]
}
 8004966:	e7aa      	b.n	80048be <HAL_TIM_ConfigClockSource+0x76>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004968:	2610      	movs	r6, #16
  tmpccer = TIMx->CCER;
 800496a:	6a15      	ldr	r5, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 800496c:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800496e:	68cc      	ldr	r4, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004970:	6a11      	ldr	r1, [r2, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004972:	0324      	lsls	r4, r4, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004974:	43b1      	bics	r1, r6
 8004976:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004978:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800497a:	4e0a      	ldr	r6, [pc, #40]	@ (80049a4 <HAL_TIM_ConfigClockSource+0x15c>)
 800497c:	4031      	ands	r1, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800497e:	430c      	orrs	r4, r1
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004980:	21a0      	movs	r1, #160	@ 0xa0
 8004982:	438d      	bics	r5, r1
  tmpccer |= (TIM_ICPolarity << 4U);
 8004984:	0101      	lsls	r1, r0, #4
  tmpsmcr &= ~TIM_SMCR_TS;
 8004986:	2070      	movs	r0, #112	@ 0x70
  tmpccer |= (TIM_ICPolarity << 4U);
 8004988:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1 ;
 800498a:	6194      	str	r4, [r2, #24]
  TIMx->CCER = tmpccer;
 800498c:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800498e:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004990:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004992:	3809      	subs	r0, #9
 8004994:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 8004996:	6091      	str	r1, [r2, #8]
}
 8004998:	e791      	b.n	80048be <HAL_TIM_ConfigClockSource+0x76>
 800499a:	46c0      	nop			@ (mov r8, r8)
 800499c:	ffff0088 	.word	0xffff0088
 80049a0:	ffff00ff 	.word	0xffff00ff
 80049a4:	ffff0fff 	.word	0xffff0fff

080049a8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049a8:	233c      	movs	r3, #60	@ 0x3c
{
 80049aa:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80049ac:	5cc3      	ldrb	r3, [r0, r3]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d024      	beq.n	80049fc <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b2:	233d      	movs	r3, #61	@ 0x3d
 80049b4:	2202      	movs	r2, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049b6:	2570      	movs	r5, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 80049b8:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 80049ba:	6803      	ldr	r3, [r0, #0]
 80049bc:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80049be:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80049c0:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049c2:	680d      	ldr	r5, [r1, #0]
 80049c4:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004a00 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d009      	beq.n	80049e2 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 80049ce:	2280      	movs	r2, #128	@ 0x80
 80049d0:	05d2      	lsls	r2, r2, #23
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d005      	beq.n	80049e2 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 80049d6:	4a0b      	ldr	r2, [pc, #44]	@ (8004a04 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d002      	beq.n	80049e2 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 80049dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004a08 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d104      	bne.n	80049ec <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049e2:	2280      	movs	r2, #128	@ 0x80
 80049e4:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049e6:	684a      	ldr	r2, [r1, #4]
 80049e8:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049ea:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049ec:	233d      	movs	r3, #61	@ 0x3d
 80049ee:	2201      	movs	r2, #1
 80049f0:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 80049f2:	2200      	movs	r2, #0
 80049f4:	3b01      	subs	r3, #1
 80049f6:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 80049f8:	2000      	movs	r0, #0
}
 80049fa:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80049fc:	2002      	movs	r0, #2
 80049fe:	e7fc      	b.n	80049fa <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8004a00:	40012c00 	.word	0x40012c00
 8004a04:	40000400 	.word	0x40000400
 8004a08:	40014000 	.word	0x40014000

08004a0c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a0c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8004a0e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a10:	071a      	lsls	r2, r3, #28
 8004a12:	d506      	bpl.n	8004a22 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a14:	6801      	ldr	r1, [r0, #0]
 8004a16:	4c28      	ldr	r4, [pc, #160]	@ (8004ab8 <UART_AdvFeatureConfig+0xac>)
 8004a18:	684a      	ldr	r2, [r1, #4]
 8004a1a:	4022      	ands	r2, r4
 8004a1c:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004a1e:	4322      	orrs	r2, r4
 8004a20:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a22:	07da      	lsls	r2, r3, #31
 8004a24:	d506      	bpl.n	8004a34 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a26:	6801      	ldr	r1, [r0, #0]
 8004a28:	4c24      	ldr	r4, [pc, #144]	@ (8004abc <UART_AdvFeatureConfig+0xb0>)
 8004a2a:	684a      	ldr	r2, [r1, #4]
 8004a2c:	4022      	ands	r2, r4
 8004a2e:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8004a30:	4322      	orrs	r2, r4
 8004a32:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a34:	079a      	lsls	r2, r3, #30
 8004a36:	d506      	bpl.n	8004a46 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a38:	6801      	ldr	r1, [r0, #0]
 8004a3a:	4c21      	ldr	r4, [pc, #132]	@ (8004ac0 <UART_AdvFeatureConfig+0xb4>)
 8004a3c:	684a      	ldr	r2, [r1, #4]
 8004a3e:	4022      	ands	r2, r4
 8004a40:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004a42:	4322      	orrs	r2, r4
 8004a44:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a46:	075a      	lsls	r2, r3, #29
 8004a48:	d506      	bpl.n	8004a58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a4a:	6801      	ldr	r1, [r0, #0]
 8004a4c:	4c1d      	ldr	r4, [pc, #116]	@ (8004ac4 <UART_AdvFeatureConfig+0xb8>)
 8004a4e:	684a      	ldr	r2, [r1, #4]
 8004a50:	4022      	ands	r2, r4
 8004a52:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004a54:	4322      	orrs	r2, r4
 8004a56:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a58:	06da      	lsls	r2, r3, #27
 8004a5a:	d506      	bpl.n	8004a6a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a5c:	6801      	ldr	r1, [r0, #0]
 8004a5e:	4c1a      	ldr	r4, [pc, #104]	@ (8004ac8 <UART_AdvFeatureConfig+0xbc>)
 8004a60:	688a      	ldr	r2, [r1, #8]
 8004a62:	4022      	ands	r2, r4
 8004a64:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004a66:	4322      	orrs	r2, r4
 8004a68:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a6a:	069a      	lsls	r2, r3, #26
 8004a6c:	d506      	bpl.n	8004a7c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a6e:	6801      	ldr	r1, [r0, #0]
 8004a70:	4c16      	ldr	r4, [pc, #88]	@ (8004acc <UART_AdvFeatureConfig+0xc0>)
 8004a72:	688a      	ldr	r2, [r1, #8]
 8004a74:	4022      	ands	r2, r4
 8004a76:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8004a78:	4322      	orrs	r2, r4
 8004a7a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a7c:	065a      	lsls	r2, r3, #25
 8004a7e:	d50a      	bpl.n	8004a96 <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a80:	6801      	ldr	r1, [r0, #0]
 8004a82:	4d13      	ldr	r5, [pc, #76]	@ (8004ad0 <UART_AdvFeatureConfig+0xc4>)
 8004a84:	684a      	ldr	r2, [r1, #4]
 8004a86:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8004a88:	402a      	ands	r2, r5
 8004a8a:	4322      	orrs	r2, r4
 8004a8c:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a8e:	2280      	movs	r2, #128	@ 0x80
 8004a90:	0352      	lsls	r2, r2, #13
 8004a92:	4294      	cmp	r4, r2
 8004a94:	d009      	beq.n	8004aaa <UART_AdvFeatureConfig+0x9e>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a96:	061b      	lsls	r3, r3, #24
 8004a98:	d506      	bpl.n	8004aa8 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a9a:	6802      	ldr	r2, [r0, #0]
 8004a9c:	490d      	ldr	r1, [pc, #52]	@ (8004ad4 <UART_AdvFeatureConfig+0xc8>)
 8004a9e:	6853      	ldr	r3, [r2, #4]
 8004aa0:	400b      	ands	r3, r1
 8004aa2:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004aa4:	430b      	orrs	r3, r1
 8004aa6:	6053      	str	r3, [r2, #4]
  }
}
 8004aa8:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004aaa:	684a      	ldr	r2, [r1, #4]
 8004aac:	4c0a      	ldr	r4, [pc, #40]	@ (8004ad8 <UART_AdvFeatureConfig+0xcc>)
 8004aae:	4022      	ands	r2, r4
 8004ab0:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004ab2:	4322      	orrs	r2, r4
 8004ab4:	604a      	str	r2, [r1, #4]
 8004ab6:	e7ee      	b.n	8004a96 <UART_AdvFeatureConfig+0x8a>
 8004ab8:	ffff7fff 	.word	0xffff7fff
 8004abc:	fffdffff 	.word	0xfffdffff
 8004ac0:	fffeffff 	.word	0xfffeffff
 8004ac4:	fffbffff 	.word	0xfffbffff
 8004ac8:	ffffefff 	.word	0xffffefff
 8004acc:	ffffdfff 	.word	0xffffdfff
 8004ad0:	ffefffff 	.word	0xffefffff
 8004ad4:	fff7ffff 	.word	0xfff7ffff
 8004ad8:	ff9fffff 	.word	0xff9fffff

08004adc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004adc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ade:	2384      	movs	r3, #132	@ 0x84
 8004ae0:	2200      	movs	r2, #0
{
 8004ae2:	46c6      	mov	lr, r8
 8004ae4:	0004      	movs	r4, r0
 8004ae6:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae8:	50c2      	str	r2, [r0, r3]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004aea:	f7fc fffd 	bl	8001ae8 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004aee:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004af0:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	0712      	lsls	r2, r2, #28
 8004af6:	d410      	bmi.n	8004b1a <UART_CheckIdleState+0x3e>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	0752      	lsls	r2, r2, #29
 8004afc:	d43c      	bmi.n	8004b78 <UART_CheckIdleState+0x9c>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004afe:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 8004b00:	2280      	movs	r2, #128	@ 0x80
  huart->gState = HAL_UART_STATE_READY;
 8004b02:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b04:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b06:	2300      	movs	r3, #0
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8004b08:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b0a:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b0c:	6663      	str	r3, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 8004b0e:	2378      	movs	r3, #120	@ 0x78
 8004b10:	2200      	movs	r2, #0
 8004b12:	54e2      	strb	r2, [r4, r3]
}
 8004b14:	bc80      	pop	{r7}
 8004b16:	46b8      	mov	r8, r7
 8004b18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b1a:	69da      	ldr	r2, [r3, #28]
 8004b1c:	0292      	lsls	r2, r2, #10
 8004b1e:	d4eb      	bmi.n	8004af8 <UART_CheckIdleState+0x1c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b20:	2680      	movs	r6, #128	@ 0x80
        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b22:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b24:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b26:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b28:	04b6      	lsls	r6, r6, #18
 8004b2a:	e010      	b.n	8004b4e <UART_CheckIdleState+0x72>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b2c:	6823      	ldr	r3, [r4, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	4217      	tst	r7, r2
 8004b32:	d009      	beq.n	8004b48 <UART_CheckIdleState+0x6c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b34:	4641      	mov	r1, r8
 8004b36:	69da      	ldr	r2, [r3, #28]
 8004b38:	4211      	tst	r1, r2
 8004b3a:	d158      	bne.n	8004bee <UART_CheckIdleState+0x112>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b3c:	2280      	movs	r2, #128	@ 0x80
 8004b3e:	69d9      	ldr	r1, [r3, #28]
 8004b40:	0112      	lsls	r2, r2, #4
 8004b42:	4211      	tst	r1, r2
 8004b44:	d000      	beq.n	8004b48 <UART_CheckIdleState+0x6c>
 8004b46:	e083      	b.n	8004c50 <UART_CheckIdleState+0x174>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b48:	69da      	ldr	r2, [r3, #28]
 8004b4a:	0292      	lsls	r2, r2, #10
 8004b4c:	d4d4      	bmi.n	8004af8 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4e:	f7fc ffcb 	bl	8001ae8 <HAL_GetTick>
 8004b52:	1b40      	subs	r0, r0, r5
 8004b54:	42b0      	cmp	r0, r6
 8004b56:	d3e9      	bcc.n	8004b2c <UART_CheckIdleState+0x50>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b58:	f3ef 8110 	mrs	r1, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004b62:	2080      	movs	r0, #128	@ 0x80
 8004b64:	6822      	ldr	r2, [r4, #0]
 8004b66:	6813      	ldr	r3, [r2, #0]
 8004b68:	4383      	bics	r3, r0
 8004b6a:	6013      	str	r3, [r2, #0]
 8004b6c:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8004b70:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 8004b72:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8004b74:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8004b76:	e7ca      	b.n	8004b0e <UART_CheckIdleState+0x32>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	025b      	lsls	r3, r3, #9
 8004b7c:	d4bf      	bmi.n	8004afe <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b7e:	2680      	movs	r6, #128	@ 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b80:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b82:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b84:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b86:	04b6      	lsls	r6, r6, #18
 8004b88:	e011      	b.n	8004bae <UART_CheckIdleState+0xd2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b8a:	6823      	ldr	r3, [r4, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	4217      	tst	r7, r2
 8004b90:	d00a      	beq.n	8004ba8 <UART_CheckIdleState+0xcc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b92:	4641      	mov	r1, r8
 8004b94:	69da      	ldr	r2, [r3, #28]
 8004b96:	4211      	tst	r1, r2
 8004b98:	d000      	beq.n	8004b9c <UART_CheckIdleState+0xc0>
 8004b9a:	e089      	b.n	8004cb0 <UART_CheckIdleState+0x1d4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b9c:	2280      	movs	r2, #128	@ 0x80
 8004b9e:	69d9      	ldr	r1, [r3, #28]
 8004ba0:	0112      	lsls	r2, r2, #4
 8004ba2:	4211      	tst	r1, r2
 8004ba4:	d000      	beq.n	8004ba8 <UART_CheckIdleState+0xcc>
 8004ba6:	e0b4      	b.n	8004d12 <UART_CheckIdleState+0x236>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ba8:	69db      	ldr	r3, [r3, #28]
 8004baa:	025b      	lsls	r3, r3, #9
 8004bac:	d4a7      	bmi.n	8004afe <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bae:	f7fc ff9b 	bl	8001ae8 <HAL_GetTick>
 8004bb2:	1b40      	subs	r0, r0, r5
 8004bb4:	42b0      	cmp	r0, r6
 8004bb6:	d3e8      	bcc.n	8004b8a <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bb8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bc2:	6821      	ldr	r1, [r4, #0]
 8004bc4:	4d6b      	ldr	r5, [pc, #428]	@ (8004d74 <UART_CheckIdleState+0x298>)
 8004bc6:	680b      	ldr	r3, [r1, #0]
 8004bc8:	402b      	ands	r3, r5
 8004bca:	600b      	str	r3, [r1, #0]
 8004bcc:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bd0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bd4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd8:	6821      	ldr	r1, [r4, #0]
 8004bda:	688b      	ldr	r3, [r1, #8]
 8004bdc:	4393      	bics	r3, r2
 8004bde:	608b      	str	r3, [r1, #8]
 8004be0:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8004be4:	2380      	movs	r3, #128	@ 0x80
 8004be6:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 8004be8:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 8004bea:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004bec:	e78f      	b.n	8004b0e <UART_CheckIdleState+0x32>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bee:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bf0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f382 8810 	msr	PRIMASK, r2
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bfa:	6821      	ldr	r1, [r4, #0]
 8004bfc:	4d5d      	ldr	r5, [pc, #372]	@ (8004d74 <UART_CheckIdleState+0x298>)
 8004bfe:	680b      	ldr	r3, [r1, #0]
 8004c00:	402b      	ands	r3, r5
 8004c02:	600b      	str	r3, [r1, #0]
 8004c04:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c08:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c0c:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c10:	6821      	ldr	r1, [r4, #0]
 8004c12:	688b      	ldr	r3, [r1, #8]
 8004c14:	4393      	bics	r3, r2
 8004c16:	608b      	str	r3, [r1, #8]
 8004c18:	f380 8810 	msr	PRIMASK, r0

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c1c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d10a      	bne.n	8004c38 <UART_CheckIdleState+0x15c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c22:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c26:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c2a:	2010      	movs	r0, #16
 8004c2c:	6822      	ldr	r2, [r4, #0]
 8004c2e:	6813      	ldr	r3, [r2, #0]
 8004c30:	4383      	bics	r3, r0
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c38:	2380      	movs	r3, #128	@ 0x80
 8004c3a:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c3c:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8004c3e:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c40:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c42:	3264      	adds	r2, #100	@ 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c44:	6623      	str	r3, [r4, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c46:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c48:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8004c4a:	3a0c      	subs	r2, #12
 8004c4c:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8004c4e:	e783      	b.n	8004b58 <UART_CheckIdleState+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c50:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c52:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c56:	2201      	movs	r2, #1
 8004c58:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c5c:	6821      	ldr	r1, [r4, #0]
 8004c5e:	4d45      	ldr	r5, [pc, #276]	@ (8004d74 <UART_CheckIdleState+0x298>)
 8004c60:	680b      	ldr	r3, [r1, #0]
 8004c62:	402b      	ands	r3, r5
 8004c64:	600b      	str	r3, [r1, #0]
 8004c66:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c6a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c6e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c72:	6821      	ldr	r1, [r4, #0]
 8004c74:	688b      	ldr	r3, [r1, #8]
 8004c76:	4393      	bics	r3, r2
 8004c78:	608b      	str	r3, [r1, #8]
 8004c7a:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c7e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d10a      	bne.n	8004c9a <UART_CheckIdleState+0x1be>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c84:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c88:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c8c:	2010      	movs	r0, #16
 8004c8e:	6822      	ldr	r2, [r4, #0]
 8004c90:	6813      	ldr	r3, [r2, #0]
 8004c92:	4383      	bics	r3, r0
 8004c94:	6013      	str	r3, [r2, #0]
 8004c96:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	2380      	movs	r3, #128	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c9e:	2184      	movs	r1, #132	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004ca0:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxISR = NULL;
 8004ca6:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ca8:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8004caa:	3258      	adds	r2, #88	@ 0x58
 8004cac:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8004cae:	e753      	b.n	8004b58 <UART_CheckIdleState+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004cb0:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cb2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cbc:	6821      	ldr	r1, [r4, #0]
 8004cbe:	4d2d      	ldr	r5, [pc, #180]	@ (8004d74 <UART_CheckIdleState+0x298>)
 8004cc0:	680b      	ldr	r3, [r1, #0]
 8004cc2:	402b      	ands	r3, r5
 8004cc4:	600b      	str	r3, [r1, #0]
 8004cc6:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cca:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cce:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd2:	6821      	ldr	r1, [r4, #0]
 8004cd4:	688b      	ldr	r3, [r1, #8]
 8004cd6:	4393      	bics	r3, r2
 8004cd8:	608b      	str	r3, [r1, #8]
 8004cda:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cde:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d10a      	bne.n	8004cfa <UART_CheckIdleState+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ce4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ce8:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cec:	2010      	movs	r0, #16
 8004cee:	6822      	ldr	r2, [r4, #0]
 8004cf0:	6813      	ldr	r3, [r2, #0]
 8004cf2:	4383      	bics	r3, r0
 8004cf4:	6013      	str	r3, [r2, #0]
 8004cf6:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004cfa:	2380      	movs	r3, #128	@ 0x80
 8004cfc:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004cfe:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8004d00:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d02:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d04:	3264      	adds	r2, #100	@ 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d06:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxISR = NULL;
 8004d08:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d0a:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8004d0c:	3a0c      	subs	r2, #12
 8004d0e:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8004d10:	e752      	b.n	8004bb8 <UART_CheckIdleState+0xdc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d12:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d14:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d1e:	6821      	ldr	r1, [r4, #0]
 8004d20:	4d14      	ldr	r5, [pc, #80]	@ (8004d74 <UART_CheckIdleState+0x298>)
 8004d22:	680b      	ldr	r3, [r1, #0]
 8004d24:	402b      	ands	r3, r5
 8004d26:	600b      	str	r3, [r1, #0]
 8004d28:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d2c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d30:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d34:	6821      	ldr	r1, [r4, #0]
 8004d36:	688b      	ldr	r3, [r1, #8]
 8004d38:	4393      	bics	r3, r2
 8004d3a:	608b      	str	r3, [r1, #8]
 8004d3c:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d40:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d10a      	bne.n	8004d5c <UART_CheckIdleState+0x280>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d46:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d4a:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d4e:	2010      	movs	r0, #16
 8004d50:	6822      	ldr	r2, [r4, #0]
 8004d52:	6813      	ldr	r3, [r2, #0]
 8004d54:	4383      	bics	r3, r0
 8004d56:	6013      	str	r3, [r2, #0]
 8004d58:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	2380      	movs	r3, #128	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d60:	2184      	movs	r1, #132	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004d62:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d64:	2300      	movs	r3, #0
 8004d66:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxISR = NULL;
 8004d68:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d6a:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8004d6c:	3258      	adds	r2, #88	@ 0x58
 8004d6e:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8004d70:	e722      	b.n	8004bb8 <UART_CheckIdleState+0xdc>
 8004d72:	46c0      	nop			@ (mov r8, r8)
 8004d74:	fffffedf 	.word	0xfffffedf

08004d78 <HAL_UART_Init>:
{
 8004d78:	b570      	push	{r4, r5, r6, lr}
 8004d7a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8004d7c:	d035      	beq.n	8004dea <HAL_UART_Init+0x72>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004d7e:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d05f      	beq.n	8004e44 <HAL_UART_Init+0xcc>
  huart->gState = HAL_UART_STATE_BUSY;
 8004d84:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8004d86:	2201      	movs	r2, #1
 8004d88:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004d8a:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8004d8c:	682b      	ldr	r3, [r5, #0]
 8004d8e:	4393      	bics	r3, r2
 8004d90:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d92:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d151      	bne.n	8004e3c <HAL_UART_Init+0xc4>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d98:	6920      	ldr	r0, [r4, #16]
 8004d9a:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d9c:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d9e:	4303      	orrs	r3, r0
 8004da0:	6960      	ldr	r0, [r4, #20]
 8004da2:	69e2      	ldr	r2, [r4, #28]
 8004da4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004da6:	4852      	ldr	r0, [pc, #328]	@ (8004ef0 <HAL_UART_Init+0x178>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004da8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004daa:	4001      	ands	r1, r0
 8004dac:	430b      	orrs	r3, r1
 8004dae:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004db0:	686b      	ldr	r3, [r5, #4]
 8004db2:	4950      	ldr	r1, [pc, #320]	@ (8004ef4 <HAL_UART_Init+0x17c>)
  tmpreg |= huart->Init.OneBitSampling;
 8004db4:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004db6:	400b      	ands	r3, r1
 8004db8:	68e1      	ldr	r1, [r4, #12]
 8004dba:	430b      	orrs	r3, r1
 8004dbc:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004dbe:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dc0:	68a9      	ldr	r1, [r5, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8004dc2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dc4:	484c      	ldr	r0, [pc, #304]	@ (8004ef8 <HAL_UART_Init+0x180>)
 8004dc6:	4001      	ands	r1, r0
 8004dc8:	430b      	orrs	r3, r1
 8004dca:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8004efc <HAL_UART_Init+0x184>)
 8004dce:	429d      	cmp	r5, r3
 8004dd0:	d03d      	beq.n	8004e4e <HAL_UART_Init+0xd6>
 8004dd2:	4b4b      	ldr	r3, [pc, #300]	@ (8004f00 <HAL_UART_Init+0x188>)
 8004dd4:	429d      	cmp	r5, r3
 8004dd6:	d00a      	beq.n	8004dee <HAL_UART_Init+0x76>
 8004dd8:	4b4a      	ldr	r3, [pc, #296]	@ (8004f04 <HAL_UART_Init+0x18c>)
 8004dda:	429d      	cmp	r5, r3
 8004ddc:	d013      	beq.n	8004e06 <HAL_UART_Init+0x8e>
 8004dde:	4b4a      	ldr	r3, [pc, #296]	@ (8004f08 <HAL_UART_Init+0x190>)
 8004de0:	429d      	cmp	r5, r3
 8004de2:	d010      	beq.n	8004e06 <HAL_UART_Init+0x8e>
  huart->RxISR = NULL;
 8004de4:	2300      	movs	r3, #0
 8004de6:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8004de8:	66e3      	str	r3, [r4, #108]	@ 0x6c
    return HAL_ERROR;
 8004dea:	2001      	movs	r0, #1
}
 8004dec:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dee:	20c0      	movs	r0, #192	@ 0xc0
 8004df0:	2180      	movs	r1, #128	@ 0x80
 8004df2:	4b46      	ldr	r3, [pc, #280]	@ (8004f0c <HAL_UART_Init+0x194>)
 8004df4:	0280      	lsls	r0, r0, #10
 8004df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df8:	0289      	lsls	r1, r1, #10
 8004dfa:	4003      	ands	r3, r0
 8004dfc:	428b      	cmp	r3, r1
 8004dfe:	d051      	beq.n	8004ea4 <HAL_UART_Init+0x12c>
 8004e00:	d865      	bhi.n	8004ece <HAL_UART_Init+0x156>
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d12d      	bne.n	8004e62 <HAL_UART_Init+0xea>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e06:	2380      	movs	r3, #128	@ 0x80
 8004e08:	021b      	lsls	r3, r3, #8
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d030      	beq.n	8004e70 <HAL_UART_Init+0xf8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e0e:	f7ff f8d5 	bl	8003fbc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004e12:	2800      	cmp	r0, #0
 8004e14:	d14a      	bne.n	8004eac <HAL_UART_Init+0x134>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e16:	6823      	ldr	r3, [r4, #0]
  huart->RxISR = NULL;
 8004e18:	66a0      	str	r0, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8004e1a:	66e0      	str	r0, [r4, #108]	@ 0x6c
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	493c      	ldr	r1, [pc, #240]	@ (8004f10 <HAL_UART_Init+0x198>)
  return (UART_CheckIdleState(huart));
 8004e20:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e22:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e24:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e28:	689a      	ldr	r2, [r3, #8]
 8004e2a:	438a      	bics	r2, r1
 8004e2c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	3929      	subs	r1, #41	@ 0x29
 8004e32:	430a      	orrs	r2, r1
 8004e34:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004e36:	f7ff fe51 	bl	8004adc <UART_CheckIdleState>
 8004e3a:	e7d7      	b.n	8004dec <HAL_UART_Init+0x74>
    UART_AdvFeatureConfig(huart);
 8004e3c:	0020      	movs	r0, r4
 8004e3e:	f7ff fde5 	bl	8004a0c <UART_AdvFeatureConfig>
 8004e42:	e7a9      	b.n	8004d98 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8004e44:	2278      	movs	r2, #120	@ 0x78
 8004e46:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8004e48:	f7fc fdb0 	bl	80019ac <HAL_UART_MspInit>
 8004e4c:	e79a      	b.n	8004d84 <HAL_UART_Init+0xc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8004f0c <HAL_UART_Init+0x194>)
 8004e50:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004e52:	2303      	movs	r3, #3
 8004e54:	400b      	ands	r3, r1
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d024      	beq.n	8004ea4 <HAL_UART_Init+0x12c>
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	d03a      	beq.n	8004ed4 <HAL_UART_Init+0x15c>
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d1d1      	bne.n	8004e06 <HAL_UART_Init+0x8e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e62:	2380      	movs	r3, #128	@ 0x80
 8004e64:	021b      	lsls	r3, r3, #8
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d03a      	beq.n	8004ee0 <HAL_UART_Init+0x168>
        pclk = HAL_RCC_GetSysClockFreq();
 8004e6a:	f7ff f86d 	bl	8003f48 <HAL_RCC_GetSysClockFreq>
        break;
 8004e6e:	e7d0      	b.n	8004e12 <HAL_UART_Init+0x9a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e70:	f7ff f8a4 	bl	8003fbc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004e74:	2800      	cmp	r0, #0
 8004e76:	d0ce      	beq.n	8004e16 <HAL_UART_Init+0x9e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e78:	0040      	lsls	r0, r0, #1
 8004e7a:	6861      	ldr	r1, [r4, #4]
 8004e7c:	084b      	lsrs	r3, r1, #1
 8004e7e:	1818      	adds	r0, r3, r0
 8004e80:	f7fb f94a 	bl	8000118 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e84:	0002      	movs	r2, r0
 8004e86:	4b23      	ldr	r3, [pc, #140]	@ (8004f14 <HAL_UART_Init+0x19c>)
 8004e88:	3a10      	subs	r2, #16
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d8aa      	bhi.n	8004de4 <HAL_UART_Init+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e8e:	4a22      	ldr	r2, [pc, #136]	@ (8004f18 <HAL_UART_Init+0x1a0>)
        huart->Instance->BRR = brrtemp;
 8004e90:	6823      	ldr	r3, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e92:	4002      	ands	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e94:	0700      	lsls	r0, r0, #28
 8004e96:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8004e98:	4302      	orrs	r2, r0
 8004e9a:	60da      	str	r2, [r3, #12]
  huart->RxISR = NULL;
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8004ea0:	66e2      	str	r2, [r4, #108]	@ 0x6c
  return ret;
 8004ea2:	e7bb      	b.n	8004e1c <HAL_UART_Init+0xa4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ea4:	2080      	movs	r0, #128	@ 0x80
 8004ea6:	0200      	lsls	r0, r0, #8
 8004ea8:	4282      	cmp	r2, r0
 8004eaa:	d01c      	beq.n	8004ee6 <HAL_UART_Init+0x16e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004eac:	6861      	ldr	r1, [r4, #4]
 8004eae:	084b      	lsrs	r3, r1, #1
 8004eb0:	1818      	adds	r0, r3, r0
 8004eb2:	f7fb f931 	bl	8000118 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004eb6:	0002      	movs	r2, r0
 8004eb8:	4b16      	ldr	r3, [pc, #88]	@ (8004f14 <HAL_UART_Init+0x19c>)
 8004eba:	3a10      	subs	r2, #16
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d900      	bls.n	8004ec2 <HAL_UART_Init+0x14a>
 8004ec0:	e790      	b.n	8004de4 <HAL_UART_Init+0x6c>
  huart->RxISR = NULL;
 8004ec2:	2200      	movs	r2, #0
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ec4:	6823      	ldr	r3, [r4, #0]
 8004ec6:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8004ec8:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8004eca:	66e2      	str	r2, [r4, #108]	@ 0x6c
  return ret;
 8004ecc:	e7a6      	b.n	8004e1c <HAL_UART_Init+0xa4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ece:	4283      	cmp	r3, r0
 8004ed0:	d000      	beq.n	8004ed4 <HAL_UART_Init+0x15c>
 8004ed2:	e787      	b.n	8004de4 <HAL_UART_Init+0x6c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ed4:	2380      	movs	r3, #128	@ 0x80
 8004ed6:	021b      	lsls	r3, r3, #8
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d007      	beq.n	8004eec <HAL_UART_Init+0x174>
        pclk = (uint32_t) HSI_VALUE;
 8004edc:	480f      	ldr	r0, [pc, #60]	@ (8004f1c <HAL_UART_Init+0x1a4>)
 8004ede:	e7e5      	b.n	8004eac <HAL_UART_Init+0x134>
        pclk = HAL_RCC_GetSysClockFreq();
 8004ee0:	f7ff f832 	bl	8003f48 <HAL_RCC_GetSysClockFreq>
        break;
 8004ee4:	e7c6      	b.n	8004e74 <HAL_UART_Init+0xfc>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ee6:	2080      	movs	r0, #128	@ 0x80
 8004ee8:	0240      	lsls	r0, r0, #9
 8004eea:	e7c6      	b.n	8004e7a <HAL_UART_Init+0x102>
 8004eec:	480c      	ldr	r0, [pc, #48]	@ (8004f20 <HAL_UART_Init+0x1a8>)
 8004eee:	e7c4      	b.n	8004e7a <HAL_UART_Init+0x102>
 8004ef0:	efff69f3 	.word	0xefff69f3
 8004ef4:	ffffcfff 	.word	0xffffcfff
 8004ef8:	fffff4ff 	.word	0xfffff4ff
 8004efc:	40013800 	.word	0x40013800
 8004f00:	40004400 	.word	0x40004400
 8004f04:	40004800 	.word	0x40004800
 8004f08:	40004c00 	.word	0x40004c00
 8004f0c:	40021000 	.word	0x40021000
 8004f10:	ffffb7ff 	.word	0xffffb7ff
 8004f14:	0000ffef 	.word	0x0000ffef
 8004f18:	0000fff0 	.word	0x0000fff0
 8004f1c:	007a1200 	.word	0x007a1200
 8004f20:	00f42400 	.word	0x00f42400

08004f24 <USB_EnableGlobalInt>:
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004f24:	2344      	movs	r3, #68	@ 0x44
 8004f26:	2200      	movs	r2, #0
 8004f28:	52c2      	strh	r2, [r0, r3]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004f2a:	4a02      	ldr	r2, [pc, #8]	@ (8004f34 <USB_EnableGlobalInt+0x10>)
 8004f2c:	3b04      	subs	r3, #4
 8004f2e:	52c2      	strh	r2, [r0, r3]

  return HAL_OK;
}
 8004f30:	2000      	movs	r0, #0
 8004f32:	4770      	bx	lr
 8004f34:	ffffbf80 	.word	0xffffbf80

08004f38 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004f38:	2240      	movs	r2, #64	@ 0x40
 8004f3a:	5a83      	ldrh	r3, [r0, r2]
 8004f3c:	4902      	ldr	r1, [pc, #8]	@ (8004f48 <USB_DisableGlobalInt+0x10>)
 8004f3e:	400b      	ands	r3, r1
 8004f40:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 8004f42:	2000      	movs	r0, #0
 8004f44:	4770      	bx	lr
 8004f46:	46c0      	nop			@ (mov r8, r8)
 8004f48:	0000407f 	.word	0x0000407f

08004f4c <USB_DevInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004f4c:	2240      	movs	r2, #64	@ 0x40
 8004f4e:	2301      	movs	r3, #1
{
 8004f50:	b082      	sub	sp, #8
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004f52:	5283      	strh	r3, [r0, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	5283      	strh	r3, [r0, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004f58:	3204      	adds	r2, #4
 8004f5a:	5283      	strh	r3, [r0, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004f5c:	320c      	adds	r2, #12
 8004f5e:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 8004f60:	2000      	movs	r0, #0
 8004f62:	b002      	add	sp, #8
 8004f64:	4770      	bx	lr
 8004f66:	46c0      	nop			@ (mov r8, r8)

08004f68 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f6a:	46ce      	mov	lr, r9
 8004f6c:	4647      	mov	r7, r8
 8004f6e:	b580      	push	{r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004f70:	780d      	ldrb	r5, [r1, #0]
{
 8004f72:	0004      	movs	r4, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004f74:	00ab      	lsls	r3, r5, #2
 8004f76:	18c3      	adds	r3, r0, r3
 8004f78:	881a      	ldrh	r2, [r3, #0]
 8004f7a:	489e      	ldr	r0, [pc, #632]	@ (80051f4 <USB_ActivateEndpoint+0x28c>)

  /* initialize Endpoint */
  switch (ep->type)
 8004f7c:	78ce      	ldrb	r6, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004f7e:	4002      	ands	r2, r0
  switch (ep->type)
 8004f80:	2e02      	cmp	r6, #2
 8004f82:	d100      	bne.n	8004f86 <USB_ActivateEndpoint+0x1e>
 8004f84:	e096      	b.n	80050b4 <USB_ActivateEndpoint+0x14c>
 8004f86:	d858      	bhi.n	800503a <USB_ActivateEndpoint+0xd2>
 8004f88:	2e00      	cmp	r6, #0
 8004f8a:	d100      	bne.n	8004f8e <USB_ActivateEndpoint+0x26>
 8004f8c:	e0fd      	b.n	800518a <USB_ActivateEndpoint+0x222>
    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
      break;

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004f8e:	2080      	movs	r0, #128	@ 0x80
 8004f90:	00c0      	lsls	r0, r0, #3
 8004f92:	4302      	orrs	r2, r0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004f94:	4898      	ldr	r0, [pc, #608]	@ (80051f8 <USB_ActivateEndpoint+0x290>)

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004f96:	4f99      	ldr	r7, [pc, #612]	@ (80051fc <USB_ActivateEndpoint+0x294>)
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004f98:	4302      	orrs	r2, r0
 8004f9a:	b292      	uxth	r2, r2
 8004f9c:	801a      	strh	r2, [r3, #0]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004f9e:	881a      	ldrh	r2, [r3, #0]
 8004fa0:	403a      	ands	r2, r7
 8004fa2:	432a      	orrs	r2, r5
 8004fa4:	4310      	orrs	r0, r2
 8004fa6:	b280      	uxth	r0, r0
 8004fa8:	8018      	strh	r0, [r3, #0]

  if (ep->doublebuffer == 0U)
 8004faa:	7b0a      	ldrb	r2, [r1, #12]
 8004fac:	2000      	movs	r0, #0
 8004fae:	2a00      	cmp	r2, #0
 8004fb0:	d100      	bne.n	8004fb4 <USB_ActivateEndpoint+0x4c>
 8004fb2:	e08d      	b.n	80050d0 <USB_ActivateEndpoint+0x168>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8004fb4:	881a      	ldrh	r2, [r3, #0]
 8004fb6:	4f92      	ldr	r7, [pc, #584]	@ (8005200 <USB_ActivateEndpoint+0x298>)
 8004fb8:	403a      	ands	r2, r7
 8004fba:	4f92      	ldr	r7, [pc, #584]	@ (8005204 <USB_ActivateEndpoint+0x29c>)
 8004fbc:	433a      	orrs	r2, r7
 8004fbe:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004fc0:	2780      	movs	r7, #128	@ 0x80
 8004fc2:	2250      	movs	r2, #80	@ 0x50
 8004fc4:	00ff      	lsls	r7, r7, #3
 8004fc6:	46b8      	mov	r8, r7
 8004fc8:	4694      	mov	ip, r2
 8004fca:	890f      	ldrh	r7, [r1, #8]
 8004fcc:	5aa2      	ldrh	r2, [r4, r2]
 8004fce:	00ed      	lsls	r5, r5, #3
 8004fd0:	1965      	adds	r5, r4, r5
 8004fd2:	1952      	adds	r2, r2, r5
 8004fd4:	087f      	lsrs	r7, r7, #1
 8004fd6:	4442      	add	r2, r8
 8004fd8:	007f      	lsls	r7, r7, #1
 8004fda:	8017      	strh	r7, [r2, #0]
 8004fdc:	4662      	mov	r2, ip
 8004fde:	5aa2      	ldrh	r2, [r4, r2]
 8004fe0:	4c89      	ldr	r4, [pc, #548]	@ (8005208 <USB_ActivateEndpoint+0x2a0>)
 8004fe2:	1952      	adds	r2, r2, r5
 8004fe4:	46a4      	mov	ip, r4
 8004fe6:	894c      	ldrh	r4, [r1, #10]
 8004fe8:	4462      	add	r2, ip
 8004fea:	0864      	lsrs	r4, r4, #1
 8004fec:	0064      	lsls	r4, r4, #1
 8004fee:	8014      	strh	r4, [r2, #0]

    if (ep->is_in == 0U)
 8004ff0:	784a      	ldrb	r2, [r1, #1]
 8004ff2:	2a00      	cmp	r2, #0
 8004ff4:	d000      	beq.n	8004ff8 <USB_ActivateEndpoint+0x90>
 8004ff6:	e0a4      	b.n	8005142 <USB_ActivateEndpoint+0x1da>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004ff8:	881a      	ldrh	r2, [r3, #0]
 8004ffa:	0452      	lsls	r2, r2, #17
 8004ffc:	d505      	bpl.n	800500a <USB_ActivateEndpoint+0xa2>
 8004ffe:	881a      	ldrh	r2, [r3, #0]
 8005000:	497e      	ldr	r1, [pc, #504]	@ (80051fc <USB_ActivateEndpoint+0x294>)
 8005002:	400a      	ands	r2, r1
 8005004:	4981      	ldr	r1, [pc, #516]	@ (800520c <USB_ActivateEndpoint+0x2a4>)
 8005006:	430a      	orrs	r2, r1
 8005008:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800500a:	881a      	ldrh	r2, [r3, #0]
 800500c:	0652      	lsls	r2, r2, #25
 800500e:	d500      	bpl.n	8005012 <USB_ActivateEndpoint+0xaa>
 8005010:	e0c5      	b.n	800519e <USB_ActivateEndpoint+0x236>

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005012:	8819      	ldrh	r1, [r3, #0]
 8005014:	4a7e      	ldr	r2, [pc, #504]	@ (8005210 <USB_ActivateEndpoint+0x2a8>)
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005016:	4c7f      	ldr	r4, [pc, #508]	@ (8005214 <USB_ActivateEndpoint+0x2ac>)
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005018:	4011      	ands	r1, r2
 800501a:	22c0      	movs	r2, #192	@ 0xc0
 800501c:	0192      	lsls	r2, r2, #6
 800501e:	404a      	eors	r2, r1
 8005020:	4975      	ldr	r1, [pc, #468]	@ (80051f8 <USB_ActivateEndpoint+0x290>)
 8005022:	430a      	orrs	r2, r1
 8005024:	b292      	uxth	r2, r2
 8005026:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005028:	881a      	ldrh	r2, [r3, #0]
 800502a:	4022      	ands	r2, r4
 800502c:	4311      	orrs	r1, r2
 800502e:	b289      	uxth	r1, r1
 8005030:	8019      	strh	r1, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8005032:	bcc0      	pop	{r6, r7}
 8005034:	46b9      	mov	r9, r7
 8005036:	46b0      	mov	r8, r6
 8005038:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (ep->type)
 800503a:	2e03      	cmp	r6, #3
 800503c:	d103      	bne.n	8005046 <USB_ActivateEndpoint+0xde>
      wEpRegVal |= USB_EP_INTERRUPT;
 800503e:	20c0      	movs	r0, #192	@ 0xc0
 8005040:	00c0      	lsls	r0, r0, #3
 8005042:	4302      	orrs	r2, r0
      break;
 8005044:	e7a6      	b.n	8004f94 <USB_ActivateEndpoint+0x2c>
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005046:	486c      	ldr	r0, [pc, #432]	@ (80051f8 <USB_ActivateEndpoint+0x290>)
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005048:	4f6c      	ldr	r7, [pc, #432]	@ (80051fc <USB_ActivateEndpoint+0x294>)
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800504a:	4302      	orrs	r2, r0
 800504c:	b292      	uxth	r2, r2
 800504e:	801a      	strh	r2, [r3, #0]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005050:	881a      	ldrh	r2, [r3, #0]
 8005052:	403a      	ands	r2, r7
 8005054:	432a      	orrs	r2, r5
 8005056:	4310      	orrs	r0, r2
 8005058:	b280      	uxth	r0, r0
 800505a:	8018      	strh	r0, [r3, #0]
  if (ep->doublebuffer == 0U)
 800505c:	7b0a      	ldrb	r2, [r1, #12]
 800505e:	2001      	movs	r0, #1
 8005060:	2a00      	cmp	r2, #0
 8005062:	d1a7      	bne.n	8004fb4 <USB_ActivateEndpoint+0x4c>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005064:	88ca      	ldrh	r2, [r1, #6]
 8005066:	00ef      	lsls	r7, r5, #3
 8005068:	0852      	lsrs	r2, r2, #1
 800506a:	0052      	lsls	r2, r2, #1
 800506c:	4691      	mov	r9, r2
    if (ep->is_in != 0U)
 800506e:	784a      	ldrb	r2, [r1, #1]
 8005070:	19e7      	adds	r7, r4, r7
 8005072:	2a00      	cmp	r2, #0
 8005074:	d02e      	beq.n	80050d4 <USB_ActivateEndpoint+0x16c>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005076:	2280      	movs	r2, #128	@ 0x80
 8005078:	2150      	movs	r1, #80	@ 0x50
 800507a:	00d2      	lsls	r2, r2, #3
 800507c:	4694      	mov	ip, r2
 800507e:	464a      	mov	r2, r9
 8005080:	5a61      	ldrh	r1, [r4, r1]
 8005082:	19c9      	adds	r1, r1, r7
 8005084:	4461      	add	r1, ip
 8005086:	800a      	strh	r2, [r1, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005088:	881a      	ldrh	r2, [r3, #0]
 800508a:	0652      	lsls	r2, r2, #25
 800508c:	d505      	bpl.n	800509a <USB_ActivateEndpoint+0x132>
 800508e:	881a      	ldrh	r2, [r3, #0]
 8005090:	495a      	ldr	r1, [pc, #360]	@ (80051fc <USB_ActivateEndpoint+0x294>)
 8005092:	400a      	ands	r2, r1
 8005094:	4960      	ldr	r1, [pc, #384]	@ (8005218 <USB_ActivateEndpoint+0x2b0>)
 8005096:	430a      	orrs	r2, r1
 8005098:	801a      	strh	r2, [r3, #0]
      if (ep->type != EP_TYPE_ISOC)
 800509a:	2e01      	cmp	r6, #1
 800509c:	d100      	bne.n	80050a0 <USB_ActivateEndpoint+0x138>
 800509e:	e093      	b.n	80051c8 <USB_ActivateEndpoint+0x260>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80050a0:	8819      	ldrh	r1, [r3, #0]
 80050a2:	4a5c      	ldr	r2, [pc, #368]	@ (8005214 <USB_ActivateEndpoint+0x2ac>)
 80050a4:	4011      	ands	r1, r2
 80050a6:	2220      	movs	r2, #32
 80050a8:	4051      	eors	r1, r2
 80050aa:	4a53      	ldr	r2, [pc, #332]	@ (80051f8 <USB_ActivateEndpoint+0x290>)
 80050ac:	430a      	orrs	r2, r1
 80050ae:	b292      	uxth	r2, r2
 80050b0:	801a      	strh	r2, [r3, #0]
 80050b2:	e7be      	b.n	8005032 <USB_ActivateEndpoint+0xca>
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80050b4:	4850      	ldr	r0, [pc, #320]	@ (80051f8 <USB_ActivateEndpoint+0x290>)
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80050b6:	4f51      	ldr	r7, [pc, #324]	@ (80051fc <USB_ActivateEndpoint+0x294>)
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80050b8:	4302      	orrs	r2, r0
 80050ba:	b292      	uxth	r2, r2
 80050bc:	801a      	strh	r2, [r3, #0]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80050be:	881a      	ldrh	r2, [r3, #0]
 80050c0:	403a      	ands	r2, r7
 80050c2:	432a      	orrs	r2, r5
 80050c4:	4310      	orrs	r0, r2
 80050c6:	b280      	uxth	r0, r0
 80050c8:	8018      	strh	r0, [r3, #0]
  if (ep->doublebuffer == 0U)
 80050ca:	7b0a      	ldrb	r2, [r1, #12]
 80050cc:	2a00      	cmp	r2, #0
 80050ce:	d16d      	bne.n	80051ac <USB_ActivateEndpoint+0x244>
  HAL_StatusTypeDef ret = HAL_OK;
 80050d0:	2000      	movs	r0, #0
 80050d2:	e7c7      	b.n	8005064 <USB_ActivateEndpoint+0xfc>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80050d4:	2250      	movs	r2, #80	@ 0x50
 80050d6:	5aa6      	ldrh	r6, [r4, r2]
 80050d8:	4694      	mov	ip, r2
 80050da:	4a4b      	ldr	r2, [pc, #300]	@ (8005208 <USB_ActivateEndpoint+0x2a0>)
 80050dc:	19f6      	adds	r6, r6, r7
 80050de:	4690      	mov	r8, r2
 80050e0:	464a      	mov	r2, r9
 80050e2:	4446      	add	r6, r8
 80050e4:	8032      	strh	r2, [r6, #0]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80050e6:	4662      	mov	r2, ip
 80050e8:	5aa2      	ldrh	r2, [r4, r2]
 80050ea:	4c4c      	ldr	r4, [pc, #304]	@ (800521c <USB_ActivateEndpoint+0x2b4>)
 80050ec:	19d2      	adds	r2, r2, r7
 80050ee:	46a4      	mov	ip, r4
 80050f0:	4462      	add	r2, ip
 80050f2:	8814      	ldrh	r4, [r2, #0]
 80050f4:	6909      	ldr	r1, [r1, #16]
 80050f6:	05a4      	lsls	r4, r4, #22
 80050f8:	0da4      	lsrs	r4, r4, #22
 80050fa:	8014      	strh	r4, [r2, #0]
 80050fc:	2900      	cmp	r1, #0
 80050fe:	d048      	beq.n	8005192 <USB_ActivateEndpoint+0x22a>
 8005100:	293e      	cmp	r1, #62	@ 0x3e
 8005102:	d868      	bhi.n	80051d6 <USB_ActivateEndpoint+0x26e>
 8005104:	2601      	movs	r6, #1
 8005106:	084c      	lsrs	r4, r1, #1
 8005108:	4031      	ands	r1, r6
 800510a:	1864      	adds	r4, r4, r1
 800510c:	8811      	ldrh	r1, [r2, #0]
 800510e:	02a4      	lsls	r4, r4, #10
 8005110:	4321      	orrs	r1, r4
 8005112:	b289      	uxth	r1, r1
 8005114:	8011      	strh	r1, [r2, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005116:	881a      	ldrh	r2, [r3, #0]
 8005118:	0452      	lsls	r2, r2, #17
 800511a:	d505      	bpl.n	8005128 <USB_ActivateEndpoint+0x1c0>
 800511c:	881a      	ldrh	r2, [r3, #0]
 800511e:	4937      	ldr	r1, [pc, #220]	@ (80051fc <USB_ActivateEndpoint+0x294>)
 8005120:	400a      	ands	r2, r1
 8005122:	493a      	ldr	r1, [pc, #232]	@ (800520c <USB_ActivateEndpoint+0x2a4>)
 8005124:	430a      	orrs	r2, r1
 8005126:	801a      	strh	r2, [r3, #0]
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005128:	4a39      	ldr	r2, [pc, #228]	@ (8005210 <USB_ActivateEndpoint+0x2a8>)
 800512a:	8819      	ldrh	r1, [r3, #0]
 800512c:	4011      	ands	r1, r2
 800512e:	22c0      	movs	r2, #192	@ 0xc0
      if (ep->num == 0U)
 8005130:	2d00      	cmp	r5, #0
 8005132:	d000      	beq.n	8005136 <USB_ActivateEndpoint+0x1ce>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005134:	2280      	movs	r2, #128	@ 0x80
 8005136:	0192      	lsls	r2, r2, #6
 8005138:	404a      	eors	r2, r1
 800513a:	4932      	ldr	r1, [pc, #200]	@ (8005204 <USB_ActivateEndpoint+0x29c>)
 800513c:	430a      	orrs	r2, r1
 800513e:	801a      	strh	r2, [r3, #0]
 8005140:	e777      	b.n	8005032 <USB_ActivateEndpoint+0xca>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005142:	881a      	ldrh	r2, [r3, #0]
 8005144:	0452      	lsls	r2, r2, #17
 8005146:	d505      	bpl.n	8005154 <USB_ActivateEndpoint+0x1ec>
 8005148:	881a      	ldrh	r2, [r3, #0]
 800514a:	492c      	ldr	r1, [pc, #176]	@ (80051fc <USB_ActivateEndpoint+0x294>)
 800514c:	400a      	ands	r2, r1
 800514e:	492f      	ldr	r1, [pc, #188]	@ (800520c <USB_ActivateEndpoint+0x2a4>)
 8005150:	430a      	orrs	r2, r1
 8005152:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005154:	881a      	ldrh	r2, [r3, #0]
 8005156:	0652      	lsls	r2, r2, #25
 8005158:	d505      	bpl.n	8005166 <USB_ActivateEndpoint+0x1fe>
 800515a:	881a      	ldrh	r2, [r3, #0]
 800515c:	4927      	ldr	r1, [pc, #156]	@ (80051fc <USB_ActivateEndpoint+0x294>)
 800515e:	400a      	ands	r2, r1
 8005160:	492d      	ldr	r1, [pc, #180]	@ (8005218 <USB_ActivateEndpoint+0x2b0>)
 8005162:	430a      	orrs	r2, r1
 8005164:	801a      	strh	r2, [r3, #0]
      if (ep->type != EP_TYPE_ISOC)
 8005166:	2e01      	cmp	r6, #1
 8005168:	d027      	beq.n	80051ba <USB_ActivateEndpoint+0x252>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800516a:	8819      	ldrh	r1, [r3, #0]
 800516c:	4a29      	ldr	r2, [pc, #164]	@ (8005214 <USB_ActivateEndpoint+0x2ac>)
 800516e:	4011      	ands	r1, r2
 8005170:	2220      	movs	r2, #32
 8005172:	4051      	eors	r1, r2
 8005174:	4a20      	ldr	r2, [pc, #128]	@ (80051f8 <USB_ActivateEndpoint+0x290>)
 8005176:	430a      	orrs	r2, r1
 8005178:	b292      	uxth	r2, r2
 800517a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800517c:	881a      	ldrh	r2, [r3, #0]
 800517e:	4924      	ldr	r1, [pc, #144]	@ (8005210 <USB_ActivateEndpoint+0x2a8>)
 8005180:	400a      	ands	r2, r1
 8005182:	4920      	ldr	r1, [pc, #128]	@ (8005204 <USB_ActivateEndpoint+0x29c>)
 8005184:	430a      	orrs	r2, r1
 8005186:	801a      	strh	r2, [r3, #0]
  return ret;
 8005188:	e753      	b.n	8005032 <USB_ActivateEndpoint+0xca>
      wEpRegVal |= USB_EP_CONTROL;
 800518a:	2080      	movs	r0, #128	@ 0x80
 800518c:	0080      	lsls	r0, r0, #2
 800518e:	4302      	orrs	r2, r0
      break;
 8005190:	e700      	b.n	8004f94 <USB_ActivateEndpoint+0x2c>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005192:	2480      	movs	r4, #128	@ 0x80
 8005194:	8811      	ldrh	r1, [r2, #0]
 8005196:	0224      	lsls	r4, r4, #8
 8005198:	4321      	orrs	r1, r4
 800519a:	8011      	strh	r1, [r2, #0]
 800519c:	e7bb      	b.n	8005116 <USB_ActivateEndpoint+0x1ae>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800519e:	881a      	ldrh	r2, [r3, #0]
 80051a0:	4916      	ldr	r1, [pc, #88]	@ (80051fc <USB_ActivateEndpoint+0x294>)
 80051a2:	400a      	ands	r2, r1
 80051a4:	491c      	ldr	r1, [pc, #112]	@ (8005218 <USB_ActivateEndpoint+0x2b0>)
 80051a6:	430a      	orrs	r2, r1
 80051a8:	801a      	strh	r2, [r3, #0]
 80051aa:	e732      	b.n	8005012 <USB_ActivateEndpoint+0xaa>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80051ac:	881a      	ldrh	r2, [r3, #0]
 80051ae:	481c      	ldr	r0, [pc, #112]	@ (8005220 <USB_ActivateEndpoint+0x2b8>)
 80051b0:	403a      	ands	r2, r7
 80051b2:	4302      	orrs	r2, r0
 80051b4:	801a      	strh	r2, [r3, #0]
 80051b6:	2000      	movs	r0, #0
 80051b8:	e702      	b.n	8004fc0 <USB_ActivateEndpoint+0x58>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80051ba:	881a      	ldrh	r2, [r3, #0]
 80051bc:	4915      	ldr	r1, [pc, #84]	@ (8005214 <USB_ActivateEndpoint+0x2ac>)
 80051be:	400a      	ands	r2, r1
 80051c0:	4910      	ldr	r1, [pc, #64]	@ (8005204 <USB_ActivateEndpoint+0x29c>)
 80051c2:	430a      	orrs	r2, r1
 80051c4:	801a      	strh	r2, [r3, #0]
 80051c6:	e7d9      	b.n	800517c <USB_ActivateEndpoint+0x214>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80051c8:	881a      	ldrh	r2, [r3, #0]
 80051ca:	4912      	ldr	r1, [pc, #72]	@ (8005214 <USB_ActivateEndpoint+0x2ac>)
 80051cc:	400a      	ands	r2, r1
 80051ce:	490d      	ldr	r1, [pc, #52]	@ (8005204 <USB_ActivateEndpoint+0x29c>)
 80051d0:	430a      	orrs	r2, r1
 80051d2:	801a      	strh	r2, [r3, #0]
 80051d4:	e72d      	b.n	8005032 <USB_ActivateEndpoint+0xca>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80051d6:	261f      	movs	r6, #31
 80051d8:	094c      	lsrs	r4, r1, #5
 80051da:	4031      	ands	r1, r6
 80051dc:	424e      	negs	r6, r1
 80051de:	4171      	adcs	r1, r6
 80051e0:	1a64      	subs	r4, r4, r1
 80051e2:	8811      	ldrh	r1, [r2, #0]
 80051e4:	02a4      	lsls	r4, r4, #10
 80051e6:	430c      	orrs	r4, r1
 80051e8:	490e      	ldr	r1, [pc, #56]	@ (8005224 <USB_ActivateEndpoint+0x2bc>)
 80051ea:	4321      	orrs	r1, r4
 80051ec:	b289      	uxth	r1, r1
 80051ee:	8011      	strh	r1, [r2, #0]
 80051f0:	e791      	b.n	8005116 <USB_ActivateEndpoint+0x1ae>
 80051f2:	46c0      	nop			@ (mov r8, r8)
 80051f4:	ffff898f 	.word	0xffff898f
 80051f8:	ffff8080 	.word	0xffff8080
 80051fc:	ffff8f8f 	.word	0xffff8f8f
 8005200:	ffff8e8f 	.word	0xffff8e8f
 8005204:	00008080 	.word	0x00008080
 8005208:	00000404 	.word	0x00000404
 800520c:	0000c080 	.word	0x0000c080
 8005210:	ffffbf8f 	.word	0xffffbf8f
 8005214:	ffff8fbf 	.word	0xffff8fbf
 8005218:	000080c0 	.word	0x000080c0
 800521c:	00000406 	.word	0x00000406
 8005220:	00008180 	.word	0x00008180
 8005224:	ffff8000 	.word	0xffff8000

08005228 <USB_DeactivateEndpoint>:
{
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005228:	780b      	ldrb	r3, [r1, #0]
    if (ep->is_in != 0U)
 800522a:	784a      	ldrb	r2, [r1, #1]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800522c:	009b      	lsls	r3, r3, #2
  if (ep->doublebuffer == 0U)
 800522e:	7b09      	ldrb	r1, [r1, #12]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005230:	18c0      	adds	r0, r0, r3
 8005232:	8803      	ldrh	r3, [r0, #0]
  if (ep->doublebuffer == 0U)
 8005234:	2900      	cmp	r1, #0
 8005236:	d10c      	bne.n	8005252 <USB_DeactivateEndpoint+0x2a>
    if (ep->is_in != 0U)
 8005238:	2a00      	cmp	r2, #0
 800523a:	d056      	beq.n	80052ea <USB_DeactivateEndpoint+0xc2>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800523c:	065b      	lsls	r3, r3, #25
 800523e:	d500      	bpl.n	8005242 <USB_DeactivateEndpoint+0x1a>
 8005240:	e062      	b.n	8005308 <USB_DeactivateEndpoint+0xe0>

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005242:	8803      	ldrh	r3, [r0, #0]
 8005244:	4a34      	ldr	r2, [pc, #208]	@ (8005318 <USB_DeactivateEndpoint+0xf0>)
 8005246:	4013      	ands	r3, r2
 8005248:	4a34      	ldr	r2, [pc, #208]	@ (800531c <USB_DeactivateEndpoint+0xf4>)
 800524a:	4313      	orrs	r3, r2
 800524c:	8003      	strh	r3, [r0, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 800524e:	2000      	movs	r0, #0
 8005250:	4770      	bx	lr
    if (ep->is_in == 0U)
 8005252:	2a00      	cmp	r2, #0
 8005254:	d124      	bne.n	80052a0 <USB_DeactivateEndpoint+0x78>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005256:	045b      	lsls	r3, r3, #17
 8005258:	d505      	bpl.n	8005266 <USB_DeactivateEndpoint+0x3e>
 800525a:	8803      	ldrh	r3, [r0, #0]
 800525c:	4a30      	ldr	r2, [pc, #192]	@ (8005320 <USB_DeactivateEndpoint+0xf8>)
 800525e:	4013      	ands	r3, r2
 8005260:	4a30      	ldr	r2, [pc, #192]	@ (8005324 <USB_DeactivateEndpoint+0xfc>)
 8005262:	4313      	orrs	r3, r2
 8005264:	8003      	strh	r3, [r0, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005266:	8803      	ldrh	r3, [r0, #0]
 8005268:	065b      	lsls	r3, r3, #25
 800526a:	d505      	bpl.n	8005278 <USB_DeactivateEndpoint+0x50>
 800526c:	8803      	ldrh	r3, [r0, #0]
 800526e:	4a2c      	ldr	r2, [pc, #176]	@ (8005320 <USB_DeactivateEndpoint+0xf8>)
 8005270:	4013      	ands	r3, r2
 8005272:	4a2d      	ldr	r2, [pc, #180]	@ (8005328 <USB_DeactivateEndpoint+0x100>)
 8005274:	4313      	orrs	r3, r2
 8005276:	8003      	strh	r3, [r0, #0]
      PCD_TX_DTOG(USBx, ep->num);
 8005278:	8803      	ldrh	r3, [r0, #0]
 800527a:	4a29      	ldr	r2, [pc, #164]	@ (8005320 <USB_DeactivateEndpoint+0xf8>)
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800527c:	4926      	ldr	r1, [pc, #152]	@ (8005318 <USB_DeactivateEndpoint+0xf0>)
      PCD_TX_DTOG(USBx, ep->num);
 800527e:	4013      	ands	r3, r2
 8005280:	4a29      	ldr	r2, [pc, #164]	@ (8005328 <USB_DeactivateEndpoint+0x100>)
 8005282:	4313      	orrs	r3, r2
 8005284:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005286:	8803      	ldrh	r3, [r0, #0]
 8005288:	4a28      	ldr	r2, [pc, #160]	@ (800532c <USB_DeactivateEndpoint+0x104>)
 800528a:	4013      	ands	r3, r2
 800528c:	4a28      	ldr	r2, [pc, #160]	@ (8005330 <USB_DeactivateEndpoint+0x108>)
 800528e:	4313      	orrs	r3, r2
 8005290:	b29b      	uxth	r3, r3
 8005292:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005294:	8803      	ldrh	r3, [r0, #0]
 8005296:	400b      	ands	r3, r1
 8005298:	431a      	orrs	r2, r3
 800529a:	b292      	uxth	r2, r2
 800529c:	8002      	strh	r2, [r0, #0]
 800529e:	e7d6      	b.n	800524e <USB_DeactivateEndpoint+0x26>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052a0:	045b      	lsls	r3, r3, #17
 80052a2:	d505      	bpl.n	80052b0 <USB_DeactivateEndpoint+0x88>
 80052a4:	8803      	ldrh	r3, [r0, #0]
 80052a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005320 <USB_DeactivateEndpoint+0xf8>)
 80052a8:	4013      	ands	r3, r2
 80052aa:	4a1e      	ldr	r2, [pc, #120]	@ (8005324 <USB_DeactivateEndpoint+0xfc>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	8003      	strh	r3, [r0, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80052b0:	8803      	ldrh	r3, [r0, #0]
 80052b2:	065b      	lsls	r3, r3, #25
 80052b4:	d505      	bpl.n	80052c2 <USB_DeactivateEndpoint+0x9a>
 80052b6:	8803      	ldrh	r3, [r0, #0]
 80052b8:	4a19      	ldr	r2, [pc, #100]	@ (8005320 <USB_DeactivateEndpoint+0xf8>)
 80052ba:	4013      	ands	r3, r2
 80052bc:	4a1a      	ldr	r2, [pc, #104]	@ (8005328 <USB_DeactivateEndpoint+0x100>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	8003      	strh	r3, [r0, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80052c2:	8803      	ldrh	r3, [r0, #0]
 80052c4:	4a16      	ldr	r2, [pc, #88]	@ (8005320 <USB_DeactivateEndpoint+0xf8>)
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80052c6:	4919      	ldr	r1, [pc, #100]	@ (800532c <USB_DeactivateEndpoint+0x104>)
      PCD_RX_DTOG(USBx, ep->num);
 80052c8:	4013      	ands	r3, r2
 80052ca:	4a16      	ldr	r2, [pc, #88]	@ (8005324 <USB_DeactivateEndpoint+0xfc>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80052d0:	8803      	ldrh	r3, [r0, #0]
 80052d2:	4a11      	ldr	r2, [pc, #68]	@ (8005318 <USB_DeactivateEndpoint+0xf0>)
 80052d4:	4013      	ands	r3, r2
 80052d6:	4a16      	ldr	r2, [pc, #88]	@ (8005330 <USB_DeactivateEndpoint+0x108>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	b29b      	uxth	r3, r3
 80052dc:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80052de:	8803      	ldrh	r3, [r0, #0]
 80052e0:	400b      	ands	r3, r1
 80052e2:	431a      	orrs	r2, r3
 80052e4:	b292      	uxth	r2, r2
 80052e6:	8002      	strh	r2, [r0, #0]
 80052e8:	e7b1      	b.n	800524e <USB_DeactivateEndpoint+0x26>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052ea:	045b      	lsls	r3, r3, #17
 80052ec:	d505      	bpl.n	80052fa <USB_DeactivateEndpoint+0xd2>
 80052ee:	8803      	ldrh	r3, [r0, #0]
 80052f0:	4a0b      	ldr	r2, [pc, #44]	@ (8005320 <USB_DeactivateEndpoint+0xf8>)
 80052f2:	4013      	ands	r3, r2
 80052f4:	4a0b      	ldr	r2, [pc, #44]	@ (8005324 <USB_DeactivateEndpoint+0xfc>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80052fa:	8803      	ldrh	r3, [r0, #0]
 80052fc:	4a0b      	ldr	r2, [pc, #44]	@ (800532c <USB_DeactivateEndpoint+0x104>)
 80052fe:	4013      	ands	r3, r2
 8005300:	4a06      	ldr	r2, [pc, #24]	@ (800531c <USB_DeactivateEndpoint+0xf4>)
 8005302:	4313      	orrs	r3, r2
 8005304:	8003      	strh	r3, [r0, #0]
 8005306:	e7a2      	b.n	800524e <USB_DeactivateEndpoint+0x26>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005308:	8803      	ldrh	r3, [r0, #0]
 800530a:	4a05      	ldr	r2, [pc, #20]	@ (8005320 <USB_DeactivateEndpoint+0xf8>)
 800530c:	4013      	ands	r3, r2
 800530e:	4a06      	ldr	r2, [pc, #24]	@ (8005328 <USB_DeactivateEndpoint+0x100>)
 8005310:	4313      	orrs	r3, r2
 8005312:	8003      	strh	r3, [r0, #0]
 8005314:	e795      	b.n	8005242 <USB_DeactivateEndpoint+0x1a>
 8005316:	46c0      	nop			@ (mov r8, r8)
 8005318:	ffff8fbf 	.word	0xffff8fbf
 800531c:	00008080 	.word	0x00008080
 8005320:	ffff8f8f 	.word	0xffff8f8f
 8005324:	0000c080 	.word	0x0000c080
 8005328:	000080c0 	.word	0x000080c0
 800532c:	ffffbf8f 	.word	0xffffbf8f
 8005330:	ffff8080 	.word	0xffff8080

08005334 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005334:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005336:	4645      	mov	r5, r8
 8005338:	46de      	mov	lr, fp
 800533a:	4657      	mov	r7, sl
 800533c:	464e      	mov	r6, r9
 800533e:	b5e0      	push	{r5, r6, r7, lr}
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005340:	784b      	ldrb	r3, [r1, #1]
{
 8005342:	0002      	movs	r2, r0
    {
      len = ep->xfer_len;
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005344:	7b0d      	ldrb	r5, [r1, #12]
{
 8005346:	b087      	sub	sp, #28
  if (ep->is_in == 1U)
 8005348:	2b01      	cmp	r3, #1
 800534a:	d100      	bne.n	800534e <USB_EPStartXfer+0x1a>
 800534c:	e074      	b.n	8005438 <USB_EPStartXfer+0x104>

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800534e:	2d00      	cmp	r5, #0
 8005350:	d03b      	beq.n	80053ca <USB_EPStartXfer+0x96>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005352:	78cc      	ldrb	r4, [r1, #3]
 8005354:	2c02      	cmp	r4, #2
 8005356:	d100      	bne.n	800535a <USB_EPStartXfer+0x26>
 8005358:	e107      	b.n	800556a <USB_EPStartXfer+0x236>
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
      }
      else
      {
        return HAL_ERROR;
 800535a:	2001      	movs	r0, #1
      else if (ep->type == EP_TYPE_ISOC)
 800535c:	2c01      	cmp	r4, #1
 800535e:	d164      	bne.n	800542a <USB_EPStartXfer+0xf6>
        if (ep->xfer_len > ep->maxpacket)
 8005360:	698d      	ldr	r5, [r1, #24]
 8005362:	6908      	ldr	r0, [r1, #16]
          ep->xfer_len = 0U;
 8005364:	2400      	movs	r4, #0
        if (ep->xfer_len > ep->maxpacket)
 8005366:	4285      	cmp	r5, r0
 8005368:	d901      	bls.n	800536e <USB_EPStartXfer+0x3a>
          ep->xfer_len -= len;
 800536a:	1a2c      	subs	r4, r5, r0
          len = ep->maxpacket;
 800536c:	0005      	movs	r5, r0
 800536e:	618c      	str	r4, [r1, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005370:	2b00      	cmp	r3, #0
 8005372:	d000      	beq.n	8005376 <USB_EPStartXfer+0x42>
 8005374:	e0f7      	b.n	8005566 <USB_EPStartXfer+0x232>
 8005376:	2650      	movs	r6, #80	@ 0x50
 8005378:	4ba4      	ldr	r3, [pc, #656]	@ (800560c <USB_EPStartXfer+0x2d8>)
 800537a:	5b90      	ldrh	r0, [r2, r6]
 800537c:	780c      	ldrb	r4, [r1, #0]
 800537e:	18d3      	adds	r3, r2, r3
 8005380:	181b      	adds	r3, r3, r0
 8005382:	00e4      	lsls	r4, r4, #3
 8005384:	191b      	adds	r3, r3, r4
 8005386:	8818      	ldrh	r0, [r3, #0]
 8005388:	0580      	lsls	r0, r0, #22
 800538a:	0d80      	lsrs	r0, r0, #22
 800538c:	8018      	strh	r0, [r3, #0]
 800538e:	48a0      	ldr	r0, [pc, #640]	@ (8005610 <USB_EPStartXfer+0x2dc>)
 8005390:	4680      	mov	r8, r0
 8005392:	4490      	add	r8, r2
 8005394:	2d00      	cmp	r5, #0
 8005396:	d100      	bne.n	800539a <USB_EPStartXfer+0x66>
 8005398:	e22b      	b.n	80057f2 <USB_EPStartXfer+0x4be>
 800539a:	2d3e      	cmp	r5, #62	@ 0x3e
 800539c:	d900      	bls.n	80053a0 <USB_EPStartXfer+0x6c>
 800539e:	e0c5      	b.n	800552c <USB_EPStartXfer+0x1f8>
 80053a0:	2001      	movs	r0, #1
 80053a2:	086f      	lsrs	r7, r5, #1
 80053a4:	4005      	ands	r5, r0
 80053a6:	197f      	adds	r7, r7, r5
 80053a8:	02bf      	lsls	r7, r7, #10
 80053aa:	881d      	ldrh	r5, [r3, #0]
 80053ac:	b2bf      	uxth	r7, r7
 80053ae:	433d      	orrs	r5, r7
 80053b0:	801d      	strh	r5, [r3, #0]
 80053b2:	5b93      	ldrh	r3, [r2, r6]
 80053b4:	4443      	add	r3, r8
 80053b6:	191b      	adds	r3, r3, r4
 80053b8:	8818      	ldrh	r0, [r3, #0]
 80053ba:	0580      	lsls	r0, r0, #22
 80053bc:	0d80      	lsrs	r0, r0, #22
 80053be:	8018      	strh	r0, [r3, #0]
 80053c0:	8818      	ldrh	r0, [r3, #0]
 80053c2:	4307      	orrs	r7, r0
 80053c4:	801f      	strh	r7, [r3, #0]
 80053c6:	780b      	ldrb	r3, [r1, #0]
 80053c8:	e023      	b.n	8005412 <USB_EPStartXfer+0xde>
      if (ep->xfer_len > ep->maxpacket)
 80053ca:	698c      	ldr	r4, [r1, #24]
 80053cc:	690b      	ldr	r3, [r1, #16]
        ep->xfer_len = 0U;
 80053ce:	2000      	movs	r0, #0
      if (ep->xfer_len > ep->maxpacket)
 80053d0:	429c      	cmp	r4, r3
 80053d2:	d901      	bls.n	80053d8 <USB_EPStartXfer+0xa4>
        ep->xfer_len -= len;
 80053d4:	1ae0      	subs	r0, r4, r3
        len = ep->maxpacket;
 80053d6:	001c      	movs	r4, r3
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80053d8:	2350      	movs	r3, #80	@ 0x50
 80053da:	6188      	str	r0, [r1, #24]
 80053dc:	5ad5      	ldrh	r5, [r2, r3]
 80053de:	4b8c      	ldr	r3, [pc, #560]	@ (8005610 <USB_EPStartXfer+0x2dc>)
 80053e0:	7808      	ldrb	r0, [r1, #0]
 80053e2:	18d3      	adds	r3, r2, r3
 80053e4:	195b      	adds	r3, r3, r5
 80053e6:	00c0      	lsls	r0, r0, #3
 80053e8:	18c0      	adds	r0, r0, r3
 80053ea:	8803      	ldrh	r3, [r0, #0]
 80053ec:	059b      	lsls	r3, r3, #22
 80053ee:	0d9b      	lsrs	r3, r3, #22
 80053f0:	8003      	strh	r3, [r0, #0]
 80053f2:	2c00      	cmp	r4, #0
 80053f4:	d100      	bne.n	80053f8 <USB_EPStartXfer+0xc4>
 80053f6:	e092      	b.n	800551e <USB_EPStartXfer+0x1ea>
 80053f8:	2c3e      	cmp	r4, #62	@ 0x3e
 80053fa:	d900      	bls.n	80053fe <USB_EPStartXfer+0xca>
 80053fc:	e0f7      	b.n	80055ee <USB_EPStartXfer+0x2ba>
 80053fe:	2301      	movs	r3, #1
 8005400:	0865      	lsrs	r5, r4, #1
 8005402:	4023      	ands	r3, r4
 8005404:	18ed      	adds	r5, r5, r3
 8005406:	8803      	ldrh	r3, [r0, #0]
 8005408:	02ad      	lsls	r5, r5, #10
 800540a:	432b      	orrs	r3, r5
 800540c:	b29b      	uxth	r3, r3
 800540e:	8003      	strh	r3, [r0, #0]
 8005410:	780b      	ldrb	r3, [r1, #0]
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	18d2      	adds	r2, r2, r3
 8005416:	8811      	ldrh	r1, [r2, #0]
 8005418:	4b7e      	ldr	r3, [pc, #504]	@ (8005614 <USB_EPStartXfer+0x2e0>)
  }

  return HAL_OK;
 800541a:	2000      	movs	r0, #0
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800541c:	4019      	ands	r1, r3
 800541e:	23c0      	movs	r3, #192	@ 0xc0
 8005420:	019b      	lsls	r3, r3, #6
 8005422:	404b      	eors	r3, r1
 8005424:	497c      	ldr	r1, [pc, #496]	@ (8005618 <USB_EPStartXfer+0x2e4>)
 8005426:	430b      	orrs	r3, r1
 8005428:	8013      	strh	r3, [r2, #0]
}
 800542a:	b007      	add	sp, #28
 800542c:	bcf0      	pop	{r4, r5, r6, r7}
 800542e:	46bb      	mov	fp, r7
 8005430:	46b2      	mov	sl, r6
 8005432:	46a9      	mov	r9, r5
 8005434:	46a0      	mov	r8, r4
 8005436:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len > ep->maxpacket)
 8005438:	690c      	ldr	r4, [r1, #16]
 800543a:	6988      	ldr	r0, [r1, #24]
 800543c:	42a0      	cmp	r0, r4
 800543e:	d866      	bhi.n	800550e <USB_EPStartXfer+0x1da>
    if (ep->doublebuffer == 0U)
 8005440:	2680      	movs	r6, #128	@ 0x80
 8005442:	00f6      	lsls	r6, r6, #3
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005444:	694b      	ldr	r3, [r1, #20]
 8005446:	1997      	adds	r7, r2, r6
    if (ep->doublebuffer == 0U)
 8005448:	2d00      	cmp	r5, #0
 800544a:	d12e      	bne.n	80054aa <USB_EPStartXfer+0x176>
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800544c:	0405      	lsls	r5, r0, #16
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800544e:	88cc      	ldrh	r4, [r1, #6]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005450:	0c2d      	lsrs	r5, r5, #16
 8005452:	3501      	adds	r5, #1
 8005454:	086d      	lsrs	r5, r5, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005456:	19e4      	adds	r4, r4, r7

  for (count = n; count != 0U; count--)
 8005458:	2d00      	cmp	r5, #0
 800545a:	d00e      	beq.n	800547a <USB_EPStartXfer+0x146>
 800545c:	1ae4      	subs	r4, r4, r3
 800545e:	4694      	mov	ip, r2
 8005460:	0022      	movs	r2, r4
 8005462:	006d      	lsls	r5, r5, #1
 8005464:	195d      	adds	r5, r3, r5
 8005466:	785c      	ldrb	r4, [r3, #1]
 8005468:	781f      	ldrb	r7, [r3, #0]
 800546a:	0224      	lsls	r4, r4, #8
 800546c:	189e      	adds	r6, r3, r2
  {
    WrVal = pBuf[0];
    WrVal |= (uint16_t)pBuf[1] << 8;
 800546e:	433c      	orrs	r4, r7
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
 8005470:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8005472:	8034      	strh	r4, [r6, #0]
  for (count = n; count != 0U; count--)
 8005474:	42ab      	cmp	r3, r5
 8005476:	d1f6      	bne.n	8005466 <USB_EPStartXfer+0x132>
 8005478:	4662      	mov	r2, ip
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800547a:	2350      	movs	r3, #80	@ 0x50
 800547c:	4c63      	ldr	r4, [pc, #396]	@ (800560c <USB_EPStartXfer+0x2d8>)
 800547e:	5ad5      	ldrh	r5, [r2, r3]
 8005480:	780b      	ldrb	r3, [r1, #0]
 8005482:	1914      	adds	r4, r2, r4
 8005484:	00db      	lsls	r3, r3, #3
 8005486:	1964      	adds	r4, r4, r5
 8005488:	191b      	adds	r3, r3, r4
 800548a:	b280      	uxth	r0, r0
 800548c:	8018      	strh	r0, [r3, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800548e:	780b      	ldrb	r3, [r1, #0]
  return HAL_OK;
 8005490:	2000      	movs	r0, #0
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	18d3      	adds	r3, r2, r3
 8005496:	8819      	ldrh	r1, [r3, #0]
 8005498:	4a60      	ldr	r2, [pc, #384]	@ (800561c <USB_EPStartXfer+0x2e8>)
 800549a:	4011      	ands	r1, r2
 800549c:	2230      	movs	r2, #48	@ 0x30
 800549e:	4051      	eors	r1, r2
 80054a0:	4a5f      	ldr	r2, [pc, #380]	@ (8005620 <USB_EPStartXfer+0x2ec>)
 80054a2:	430a      	orrs	r2, r1
 80054a4:	b292      	uxth	r2, r2
 80054a6:	801a      	strh	r2, [r3, #0]
 80054a8:	e7bf      	b.n	800542a <USB_EPStartXfer+0xf6>
        if (ep->xfer_len_db > ep->maxpacket)
 80054aa:	6a0d      	ldr	r5, [r1, #32]
 80054ac:	46ab      	mov	fp, r5
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80054ae:	780d      	ldrb	r5, [r1, #0]
 80054b0:	00ae      	lsls	r6, r5, #2
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80054b2:	00ed      	lsls	r5, r5, #3
 80054b4:	9501      	str	r5, [sp, #4]
      if (ep->type == EP_TYPE_BULK)
 80054b6:	78cd      	ldrb	r5, [r1, #3]
 80054b8:	2d02      	cmp	r5, #2
 80054ba:	d100      	bne.n	80054be <USB_EPStartXfer+0x18a>
 80054bc:	e0ba      	b.n	8005634 <USB_EPStartXfer+0x300>
        ep->xfer_len_db -= len;
 80054be:	465c      	mov	r4, fp
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80054c0:	1996      	adds	r6, r2, r6
        ep->xfer_len_db -= len;
 80054c2:	1a24      	subs	r4, r4, r0
 80054c4:	620c      	str	r4, [r1, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80054c6:	8834      	ldrh	r4, [r6, #0]
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80054c8:	b286      	uxth	r6, r0
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80054ca:	0400      	lsls	r0, r0, #16
 80054cc:	0c00      	lsrs	r0, r0, #16
 80054ce:	3001      	adds	r0, #1
 80054d0:	0840      	lsrs	r0, r0, #1
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80054d2:	0664      	lsls	r4, r4, #25
 80054d4:	d400      	bmi.n	80054d8 <USB_EPStartXfer+0x1a4>
 80054d6:	e138      	b.n	800574a <USB_EPStartXfer+0x416>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80054d8:	2450      	movs	r4, #80	@ 0x50
 80054da:	5b14      	ldrh	r4, [r2, r4]
 80054dc:	9d01      	ldr	r5, [sp, #4]
 80054de:	46a4      	mov	ip, r4
 80054e0:	4c4b      	ldr	r4, [pc, #300]	@ (8005610 <USB_EPStartXfer+0x2dc>)
 80054e2:	1914      	adds	r4, r2, r4
 80054e4:	4464      	add	r4, ip
 80054e6:	46ac      	mov	ip, r5
 80054e8:	4464      	add	r4, ip
 80054ea:	8026      	strh	r6, [r4, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80054ec:	894d      	ldrh	r5, [r1, #10]
 80054ee:	19ef      	adds	r7, r5, r7
  for (count = n; count != 0U; count--)
 80054f0:	2800      	cmp	r0, #0
 80054f2:	d0cc      	beq.n	800548e <USB_EPStartXfer+0x15a>
 80054f4:	0044      	lsls	r4, r0, #1
 80054f6:	191c      	adds	r4, r3, r4
 80054f8:	1aff      	subs	r7, r7, r3
 80054fa:	7858      	ldrb	r0, [r3, #1]
 80054fc:	781e      	ldrb	r6, [r3, #0]
 80054fe:	0200      	lsls	r0, r0, #8
 8005500:	19dd      	adds	r5, r3, r7
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005502:	4330      	orrs	r0, r6
    pBuf++;
 8005504:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8005506:	8028      	strh	r0, [r5, #0]
  for (count = n; count != 0U; count--)
 8005508:	42a3      	cmp	r3, r4
 800550a:	d1f6      	bne.n	80054fa <USB_EPStartXfer+0x1c6>
 800550c:	e7bf      	b.n	800548e <USB_EPStartXfer+0x15a>
 800550e:	2680      	movs	r6, #128	@ 0x80
 8005510:	00f6      	lsls	r6, r6, #3
    if (ep->xfer_len > ep->maxpacket)
 8005512:	0020      	movs	r0, r4
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005514:	694b      	ldr	r3, [r1, #20]
 8005516:	1997      	adds	r7, r2, r6
    if (ep->doublebuffer == 0U)
 8005518:	2d00      	cmp	r5, #0
 800551a:	d1c6      	bne.n	80054aa <USB_EPStartXfer+0x176>
 800551c:	e796      	b.n	800544c <USB_EPStartXfer+0x118>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800551e:	2480      	movs	r4, #128	@ 0x80
 8005520:	8803      	ldrh	r3, [r0, #0]
 8005522:	0224      	lsls	r4, r4, #8
 8005524:	4323      	orrs	r3, r4
 8005526:	8003      	strh	r3, [r0, #0]
 8005528:	780b      	ldrb	r3, [r1, #0]
 800552a:	e772      	b.n	8005412 <USB_EPStartXfer+0xde>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800552c:	201f      	movs	r0, #31
 800552e:	096f      	lsrs	r7, r5, #5
 8005530:	4005      	ands	r5, r0
 8005532:	0028      	movs	r0, r5
 8005534:	4245      	negs	r5, r0
 8005536:	4145      	adcs	r5, r0
 8005538:	483a      	ldr	r0, [pc, #232]	@ (8005624 <USB_EPStartXfer+0x2f0>)
 800553a:	1b7f      	subs	r7, r7, r5
 800553c:	4684      	mov	ip, r0
 800553e:	881d      	ldrh	r5, [r3, #0]
 8005540:	02bf      	lsls	r7, r7, #10
 8005542:	b2bf      	uxth	r7, r7
 8005544:	433d      	orrs	r5, r7
 8005546:	4305      	orrs	r5, r0
 8005548:	b2ad      	uxth	r5, r5
 800554a:	801d      	strh	r5, [r3, #0]
 800554c:	5b93      	ldrh	r3, [r2, r6]
 800554e:	4443      	add	r3, r8
 8005550:	1918      	adds	r0, r3, r4
 8005552:	8803      	ldrh	r3, [r0, #0]
 8005554:	059b      	lsls	r3, r3, #22
 8005556:	0d9b      	lsrs	r3, r3, #22
 8005558:	8003      	strh	r3, [r0, #0]
 800555a:	8803      	ldrh	r3, [r0, #0]
 800555c:	431f      	orrs	r7, r3
 800555e:	4663      	mov	r3, ip
 8005560:	431f      	orrs	r7, r3
 8005562:	b2bb      	uxth	r3, r7
 8005564:	8003      	strh	r3, [r0, #0]
 8005566:	780b      	ldrb	r3, [r1, #0]
 8005568:	e753      	b.n	8005412 <USB_EPStartXfer+0xde>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800556a:	2b00      	cmp	r3, #0
 800556c:	d129      	bne.n	80055c2 <USB_EPStartXfer+0x28e>
 800556e:	2650      	movs	r6, #80	@ 0x50
 8005570:	4b26      	ldr	r3, [pc, #152]	@ (800560c <USB_EPStartXfer+0x2d8>)
 8005572:	5b80      	ldrh	r0, [r0, r6]
 8005574:	780c      	ldrb	r4, [r1, #0]
 8005576:	18d3      	adds	r3, r2, r3
 8005578:	181b      	adds	r3, r3, r0
 800557a:	00e4      	lsls	r4, r4, #3
 800557c:	191b      	adds	r3, r3, r4
 800557e:	8818      	ldrh	r0, [r3, #0]
 8005580:	690d      	ldr	r5, [r1, #16]
 8005582:	0580      	lsls	r0, r0, #22
 8005584:	0d80      	lsrs	r0, r0, #22
 8005586:	8018      	strh	r0, [r3, #0]
 8005588:	4821      	ldr	r0, [pc, #132]	@ (8005610 <USB_EPStartXfer+0x2dc>)
 800558a:	1810      	adds	r0, r2, r0
 800558c:	2d00      	cmp	r5, #0
 800558e:	d100      	bne.n	8005592 <USB_EPStartXfer+0x25e>
 8005590:	e11e      	b.n	80057d0 <USB_EPStartXfer+0x49c>
 8005592:	2d3e      	cmp	r5, #62	@ 0x3e
 8005594:	d900      	bls.n	8005598 <USB_EPStartXfer+0x264>
 8005596:	e19b      	b.n	80058d0 <USB_EPStartXfer+0x59c>
 8005598:	086f      	lsrs	r7, r5, #1
 800559a:	46b8      	mov	r8, r7
 800559c:	2701      	movs	r7, #1
 800559e:	403d      	ands	r5, r7
 80055a0:	44a8      	add	r8, r5
 80055a2:	4647      	mov	r7, r8
 80055a4:	881d      	ldrh	r5, [r3, #0]
 80055a6:	02bf      	lsls	r7, r7, #10
 80055a8:	b2bf      	uxth	r7, r7
 80055aa:	433d      	orrs	r5, r7
 80055ac:	801d      	strh	r5, [r3, #0]
 80055ae:	5b93      	ldrh	r3, [r2, r6]
 80055b0:	18c3      	adds	r3, r0, r3
 80055b2:	191b      	adds	r3, r3, r4
 80055b4:	8818      	ldrh	r0, [r3, #0]
 80055b6:	0580      	lsls	r0, r0, #22
 80055b8:	0d80      	lsrs	r0, r0, #22
 80055ba:	8018      	strh	r0, [r3, #0]
 80055bc:	8818      	ldrh	r0, [r3, #0]
 80055be:	4307      	orrs	r7, r0
 80055c0:	801f      	strh	r7, [r3, #0]
        if (ep->xfer_count != 0U)
 80055c2:	69cb      	ldr	r3, [r1, #28]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d0ce      	beq.n	8005566 <USB_EPStartXfer+0x232>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80055c8:	780b      	ldrb	r3, [r1, #0]
 80055ca:	4d17      	ldr	r5, [pc, #92]	@ (8005628 <USB_EPStartXfer+0x2f4>)
 80055cc:	0098      	lsls	r0, r3, #2
 80055ce:	1810      	adds	r0, r2, r0
 80055d0:	8804      	ldrh	r4, [r0, #0]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80055d2:	402c      	ands	r4, r5
 80055d4:	42ac      	cmp	r4, r5
 80055d6:	d002      	beq.n	80055de <USB_EPStartXfer+0x2aa>
 80055d8:	2c00      	cmp	r4, #0
 80055da:	d000      	beq.n	80055de <USB_EPStartXfer+0x2aa>
 80055dc:	e719      	b.n	8005412 <USB_EPStartXfer+0xde>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80055de:	8803      	ldrh	r3, [r0, #0]
 80055e0:	4c12      	ldr	r4, [pc, #72]	@ (800562c <USB_EPStartXfer+0x2f8>)
 80055e2:	4023      	ands	r3, r4
 80055e4:	4c12      	ldr	r4, [pc, #72]	@ (8005630 <USB_EPStartXfer+0x2fc>)
 80055e6:	4323      	orrs	r3, r4
 80055e8:	8003      	strh	r3, [r0, #0]
 80055ea:	780b      	ldrb	r3, [r1, #0]
 80055ec:	e711      	b.n	8005412 <USB_EPStartXfer+0xde>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80055ee:	251f      	movs	r5, #31
 80055f0:	0963      	lsrs	r3, r4, #5
 80055f2:	402c      	ands	r4, r5
 80055f4:	4265      	negs	r5, r4
 80055f6:	416c      	adcs	r4, r5
 80055f8:	1b1b      	subs	r3, r3, r4
 80055fa:	8804      	ldrh	r4, [r0, #0]
 80055fc:	029b      	lsls	r3, r3, #10
 80055fe:	431c      	orrs	r4, r3
 8005600:	4b08      	ldr	r3, [pc, #32]	@ (8005624 <USB_EPStartXfer+0x2f0>)
 8005602:	4323      	orrs	r3, r4
 8005604:	b29b      	uxth	r3, r3
 8005606:	8003      	strh	r3, [r0, #0]
 8005608:	780b      	ldrb	r3, [r1, #0]
 800560a:	e702      	b.n	8005412 <USB_EPStartXfer+0xde>
 800560c:	00000402 	.word	0x00000402
 8005610:	00000406 	.word	0x00000406
 8005614:	ffffbf8f 	.word	0xffffbf8f
 8005618:	00008080 	.word	0x00008080
 800561c:	ffff8fbf 	.word	0xffff8fbf
 8005620:	ffff8080 	.word	0xffff8080
 8005624:	ffff8000 	.word	0xffff8000
 8005628:	00004040 	.word	0x00004040
 800562c:	ffff8f8f 	.word	0xffff8f8f
 8005630:	000080c0 	.word	0x000080c0
        if (ep->xfer_len_db > ep->maxpacket)
 8005634:	4db8      	ldr	r5, [pc, #736]	@ (8005918 <USB_EPStartXfer+0x5e4>)
 8005636:	46a9      	mov	r9, r5
 8005638:	4491      	add	r9, r2
 800563a:	455c      	cmp	r4, fp
 800563c:	d300      	bcc.n	8005640 <USB_EPStartXfer+0x30c>
 800563e:	e0a0      	b.n	8005782 <USB_EPStartXfer+0x44e>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005640:	46b4      	mov	ip, r6
 8005642:	4494      	add	ip, r2
 8005644:	4665      	mov	r5, ip
 8005646:	882d      	ldrh	r5, [r5, #0]
 8005648:	46a8      	mov	r8, r5
 800564a:	4db4      	ldr	r5, [pc, #720]	@ (800591c <USB_EPStartXfer+0x5e8>)
 800564c:	46aa      	mov	sl, r5
 800564e:	4645      	mov	r5, r8
 8005650:	4656      	mov	r6, sl
 8005652:	4035      	ands	r5, r6
 8005654:	46a8      	mov	r8, r5
 8005656:	4db2      	ldr	r5, [pc, #712]	@ (8005920 <USB_EPStartXfer+0x5ec>)
 8005658:	46aa      	mov	sl, r5
 800565a:	4645      	mov	r5, r8
 800565c:	4656      	mov	r6, sl
 800565e:	4335      	orrs	r5, r6
 8005660:	4666      	mov	r6, ip
 8005662:	8035      	strh	r5, [r6, #0]
          ep->xfer_len_db -= len;
 8005664:	465d      	mov	r5, fp
 8005666:	1a2d      	subs	r5, r5, r0
 8005668:	46ab      	mov	fp, r5
 800566a:	620d      	str	r5, [r1, #32]
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800566c:	b285      	uxth	r5, r0
 800566e:	9502      	str	r5, [sp, #8]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005670:	0405      	lsls	r5, r0, #16
 8005672:	0c2d      	lsrs	r5, r5, #16
 8005674:	46ac      	mov	ip, r5
 8005676:	2501      	movs	r5, #1
 8005678:	46a8      	mov	r8, r5
 800567a:	44c4      	add	ip, r8
 800567c:	4665      	mov	r5, ip
 800567e:	086d      	lsrs	r5, r5, #1
 8005680:	46aa      	mov	sl, r5
 8005682:	4da8      	ldr	r5, [pc, #672]	@ (8005924 <USB_EPStartXfer+0x5f0>)
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005684:	8836      	ldrh	r6, [r6, #0]
 8005686:	46ac      	mov	ip, r5
 8005688:	4494      	add	ip, r2
 800568a:	4665      	mov	r5, ip
 800568c:	9503      	str	r5, [sp, #12]
 800568e:	0676      	lsls	r6, r6, #25
 8005690:	d400      	bmi.n	8005694 <USB_EPStartXfer+0x360>
 8005692:	e0c0      	b.n	8005816 <USB_EPStartXfer+0x4e2>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005694:	2650      	movs	r6, #80	@ 0x50
 8005696:	9d01      	ldr	r5, [sp, #4]
 8005698:	5b96      	ldrh	r6, [r2, r6]
 800569a:	4466      	add	r6, ip
 800569c:	46ac      	mov	ip, r5
 800569e:	b285      	uxth	r5, r0
 80056a0:	4466      	add	r6, ip
 80056a2:	8035      	strh	r5, [r6, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80056a4:	894e      	ldrh	r6, [r1, #10]
  for (count = n; count != 0U; count--)
 80056a6:	4655      	mov	r5, sl
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80056a8:	46b4      	mov	ip, r6
 80056aa:	44bc      	add	ip, r7
  for (count = n; count != 0U; count--)
 80056ac:	2d00      	cmp	r5, #0
 80056ae:	d022      	beq.n	80056f6 <USB_EPStartXfer+0x3c2>
 80056b0:	006e      	lsls	r6, r5, #1
 80056b2:	4665      	mov	r5, ip
 80056b4:	46b0      	mov	r8, r6
 80056b6:	1aed      	subs	r5, r5, r3
 80056b8:	46ac      	mov	ip, r5
 80056ba:	9005      	str	r0, [sp, #20]
 80056bc:	0010      	movs	r0, r2
 80056be:	4498      	add	r8, r3
 80056c0:	9403      	str	r4, [sp, #12]
 80056c2:	465c      	mov	r4, fp
 80056c4:	4642      	mov	r2, r8
 80056c6:	468b      	mov	fp, r1
  uint8_t *pBuf = pbUsrBuf;
 80056c8:	001e      	movs	r6, r3
 80056ca:	4661      	mov	r1, ip
 80056cc:	4680      	mov	r8, r0
 80056ce:	469c      	mov	ip, r3
 80056d0:	9d01      	ldr	r5, [sp, #4]
 80056d2:	9404      	str	r4, [sp, #16]
 80056d4:	7870      	ldrb	r0, [r6, #1]
 80056d6:	7833      	ldrb	r3, [r6, #0]
 80056d8:	0200      	lsls	r0, r0, #8
 80056da:	1874      	adds	r4, r6, r1
    WrVal |= (uint16_t)pBuf[1] << 8;
 80056dc:	4318      	orrs	r0, r3
    pBuf++;
 80056de:	3602      	adds	r6, #2
    *pdwVal = (WrVal & 0xFFFFU);
 80056e0:	8020      	strh	r0, [r4, #0]
  for (count = n; count != 0U; count--)
 80056e2:	4296      	cmp	r6, r2
 80056e4:	d1f6      	bne.n	80056d4 <USB_EPStartXfer+0x3a0>
 80056e6:	9501      	str	r5, [sp, #4]
 80056e8:	9d04      	ldr	r5, [sp, #16]
 80056ea:	4659      	mov	r1, fp
 80056ec:	4663      	mov	r3, ip
 80056ee:	4642      	mov	r2, r8
 80056f0:	46ab      	mov	fp, r5
 80056f2:	9c03      	ldr	r4, [sp, #12]
 80056f4:	9805      	ldr	r0, [sp, #20]
              ep->xfer_len_db -= len;
 80056f6:	465d      	mov	r5, fp
            ep->xfer_buff += len;
 80056f8:	181b      	adds	r3, r3, r0
 80056fa:	614b      	str	r3, [r1, #20]
              ep->xfer_len_db -= len;
 80056fc:	1a28      	subs	r0, r5, r0
            if (ep->xfer_len_db > ep->maxpacket)
 80056fe:	455c      	cmp	r4, fp
 8005700:	d307      	bcc.n	8005712 <USB_EPStartXfer+0x3de>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005702:	b2a8      	uxth	r0, r5
 8005704:	9002      	str	r0, [sp, #8]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005706:	0428      	lsls	r0, r5, #16
 8005708:	0c00      	lsrs	r0, r0, #16
 800570a:	3001      	adds	r0, #1
 800570c:	0840      	lsrs	r0, r0, #1
 800570e:	4682      	mov	sl, r0
              ep->xfer_len_db = 0U;
 8005710:	2000      	movs	r0, #0
 8005712:	6208      	str	r0, [r1, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005714:	2050      	movs	r0, #80	@ 0x50
 8005716:	9c01      	ldr	r4, [sp, #4]
 8005718:	5a10      	ldrh	r0, [r2, r0]
 800571a:	46a4      	mov	ip, r4
 800571c:	4448      	add	r0, r9
 800571e:	9c02      	ldr	r4, [sp, #8]
 8005720:	4460      	add	r0, ip
 8005722:	8004      	strh	r4, [r0, #0]
  for (count = n; count != 0U; count--)
 8005724:	4650      	mov	r0, sl
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005726:	890e      	ldrh	r6, [r1, #8]
 8005728:	19f6      	adds	r6, r6, r7
  for (count = n; count != 0U; count--)
 800572a:	2800      	cmp	r0, #0
 800572c:	d100      	bne.n	8005730 <USB_EPStartXfer+0x3fc>
 800572e:	e6ae      	b.n	800548e <USB_EPStartXfer+0x15a>
 8005730:	0047      	lsls	r7, r0, #1
 8005732:	19df      	adds	r7, r3, r7
 8005734:	1af6      	subs	r6, r6, r3
 8005736:	7858      	ldrb	r0, [r3, #1]
 8005738:	781d      	ldrb	r5, [r3, #0]
 800573a:	0200      	lsls	r0, r0, #8
 800573c:	199c      	adds	r4, r3, r6
    WrVal |= (uint16_t)pBuf[1] << 8;
 800573e:	4328      	orrs	r0, r5
    pBuf++;
 8005740:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8005742:	8020      	strh	r0, [r4, #0]
  for (count = n; count != 0U; count--)
 8005744:	42bb      	cmp	r3, r7
 8005746:	d1f6      	bne.n	8005736 <USB_EPStartXfer+0x402>
 8005748:	e6a1      	b.n	800548e <USB_EPStartXfer+0x15a>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800574a:	2450      	movs	r4, #80	@ 0x50
 800574c:	5b14      	ldrh	r4, [r2, r4]
 800574e:	9d01      	ldr	r5, [sp, #4]
 8005750:	46a4      	mov	ip, r4
 8005752:	4c71      	ldr	r4, [pc, #452]	@ (8005918 <USB_EPStartXfer+0x5e4>)
 8005754:	1914      	adds	r4, r2, r4
 8005756:	4464      	add	r4, ip
 8005758:	46ac      	mov	ip, r5
 800575a:	4464      	add	r4, ip
 800575c:	8026      	strh	r6, [r4, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800575e:	890d      	ldrh	r5, [r1, #8]
 8005760:	19ef      	adds	r7, r5, r7
  for (count = n; count != 0U; count--)
 8005762:	2800      	cmp	r0, #0
 8005764:	d100      	bne.n	8005768 <USB_EPStartXfer+0x434>
 8005766:	e692      	b.n	800548e <USB_EPStartXfer+0x15a>
 8005768:	0044      	lsls	r4, r0, #1
 800576a:	191c      	adds	r4, r3, r4
 800576c:	1aff      	subs	r7, r7, r3
 800576e:	7858      	ldrb	r0, [r3, #1]
 8005770:	781e      	ldrb	r6, [r3, #0]
 8005772:	0200      	lsls	r0, r0, #8
 8005774:	19dd      	adds	r5, r3, r7
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005776:	4330      	orrs	r0, r6
    pBuf++;
 8005778:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 800577a:	8028      	strh	r0, [r5, #0]
  for (count = n; count != 0U; count--)
 800577c:	42a3      	cmp	r3, r4
 800577e:	d1f6      	bne.n	800576e <USB_EPStartXfer+0x43a>
 8005780:	e685      	b.n	800548e <USB_EPStartXfer+0x15a>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8005782:	1996      	adds	r6, r2, r6
 8005784:	8830      	ldrh	r0, [r6, #0]
 8005786:	4c68      	ldr	r4, [pc, #416]	@ (8005928 <USB_EPStartXfer+0x5f4>)
 8005788:	4020      	ands	r0, r4
 800578a:	4c68      	ldr	r4, [pc, #416]	@ (800592c <USB_EPStartXfer+0x5f8>)
 800578c:	4320      	orrs	r0, r4
 800578e:	8030      	strh	r0, [r6, #0]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005790:	2050      	movs	r0, #80	@ 0x50
 8005792:	9c01      	ldr	r4, [sp, #4]
 8005794:	5a10      	ldrh	r0, [r2, r0]
 8005796:	46a4      	mov	ip, r4
 8005798:	465c      	mov	r4, fp
 800579a:	4448      	add	r0, r9
 800579c:	4460      	add	r0, ip
 800579e:	b2a4      	uxth	r4, r4
 80057a0:	8004      	strh	r4, [r0, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80057a2:	4658      	mov	r0, fp
 80057a4:	0404      	lsls	r4, r0, #16
 80057a6:	0c24      	lsrs	r4, r4, #16
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80057a8:	8908      	ldrh	r0, [r1, #8]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80057aa:	3401      	adds	r4, #1
 80057ac:	0864      	lsrs	r4, r4, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80057ae:	19c7      	adds	r7, r0, r7
  for (count = n; count != 0U; count--)
 80057b0:	2c00      	cmp	r4, #0
 80057b2:	d100      	bne.n	80057b6 <USB_EPStartXfer+0x482>
 80057b4:	e66b      	b.n	800548e <USB_EPStartXfer+0x15a>
 80057b6:	0064      	lsls	r4, r4, #1
 80057b8:	191c      	adds	r4, r3, r4
 80057ba:	1aff      	subs	r7, r7, r3
 80057bc:	7858      	ldrb	r0, [r3, #1]
 80057be:	781e      	ldrb	r6, [r3, #0]
 80057c0:	0200      	lsls	r0, r0, #8
 80057c2:	19dd      	adds	r5, r3, r7
    WrVal |= (uint16_t)pBuf[1] << 8;
 80057c4:	4330      	orrs	r0, r6
    pBuf++;
 80057c6:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 80057c8:	8028      	strh	r0, [r5, #0]
  for (count = n; count != 0U; count--)
 80057ca:	42a3      	cmp	r3, r4
 80057cc:	d1f6      	bne.n	80057bc <USB_EPStartXfer+0x488>
 80057ce:	e65e      	b.n	800548e <USB_EPStartXfer+0x15a>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80057d0:	881f      	ldrh	r7, [r3, #0]
 80057d2:	4d57      	ldr	r5, [pc, #348]	@ (8005930 <USB_EPStartXfer+0x5fc>)
 80057d4:	432f      	orrs	r7, r5
 80057d6:	b2bf      	uxth	r7, r7
 80057d8:	801f      	strh	r7, [r3, #0]
 80057da:	5b93      	ldrh	r3, [r2, r6]
 80057dc:	18c3      	adds	r3, r0, r3
 80057de:	191b      	adds	r3, r3, r4
 80057e0:	8818      	ldrh	r0, [r3, #0]
 80057e2:	0580      	lsls	r0, r0, #22
 80057e4:	0d80      	lsrs	r0, r0, #22
 80057e6:	8018      	strh	r0, [r3, #0]
 80057e8:	8818      	ldrh	r0, [r3, #0]
 80057ea:	4305      	orrs	r5, r0
 80057ec:	b2ad      	uxth	r5, r5
 80057ee:	801d      	strh	r5, [r3, #0]
 80057f0:	e6e7      	b.n	80055c2 <USB_EPStartXfer+0x28e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80057f2:	881f      	ldrh	r7, [r3, #0]
 80057f4:	4d4e      	ldr	r5, [pc, #312]	@ (8005930 <USB_EPStartXfer+0x5fc>)
 80057f6:	432f      	orrs	r7, r5
 80057f8:	b2bf      	uxth	r7, r7
 80057fa:	801f      	strh	r7, [r3, #0]
 80057fc:	5b93      	ldrh	r3, [r2, r6]
 80057fe:	4443      	add	r3, r8
 8005800:	191b      	adds	r3, r3, r4
 8005802:	8818      	ldrh	r0, [r3, #0]
 8005804:	0580      	lsls	r0, r0, #22
 8005806:	0d80      	lsrs	r0, r0, #22
 8005808:	8018      	strh	r0, [r3, #0]
 800580a:	8818      	ldrh	r0, [r3, #0]
 800580c:	4305      	orrs	r5, r0
 800580e:	b2ad      	uxth	r5, r5
 8005810:	801d      	strh	r5, [r3, #0]
 8005812:	780b      	ldrb	r3, [r1, #0]
 8005814:	e5fd      	b.n	8005412 <USB_EPStartXfer+0xde>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005816:	2650      	movs	r6, #80	@ 0x50
 8005818:	9d01      	ldr	r5, [sp, #4]
 800581a:	5b96      	ldrh	r6, [r2, r6]
 800581c:	46ac      	mov	ip, r5
 800581e:	444e      	add	r6, r9
 8005820:	4466      	add	r6, ip
 8005822:	b285      	uxth	r5, r0
 8005824:	8035      	strh	r5, [r6, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005826:	890e      	ldrh	r6, [r1, #8]
  for (count = n; count != 0U; count--)
 8005828:	4655      	mov	r5, sl
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800582a:	46b4      	mov	ip, r6
 800582c:	44bc      	add	ip, r7
  for (count = n; count != 0U; count--)
 800582e:	2d00      	cmp	r5, #0
 8005830:	d022      	beq.n	8005878 <USB_EPStartXfer+0x544>
 8005832:	006e      	lsls	r6, r5, #1
 8005834:	4665      	mov	r5, ip
 8005836:	46b0      	mov	r8, r6
 8005838:	1aed      	subs	r5, r5, r3
 800583a:	46ac      	mov	ip, r5
 800583c:	4498      	add	r8, r3
  uint8_t *pBuf = pbUsrBuf;
 800583e:	001e      	movs	r6, r3
 8005840:	9404      	str	r4, [sp, #16]
 8005842:	465c      	mov	r4, fp
 8005844:	468b      	mov	fp, r1
 8005846:	4641      	mov	r1, r8
 8005848:	4698      	mov	r8, r3
 800584a:	4663      	mov	r3, ip
 800584c:	4691      	mov	r9, r2
 800584e:	4684      	mov	ip, r0
 8005850:	0018      	movs	r0, r3
 8005852:	9d01      	ldr	r5, [sp, #4]
 8005854:	9405      	str	r4, [sp, #20]
 8005856:	7874      	ldrb	r4, [r6, #1]
 8005858:	7832      	ldrb	r2, [r6, #0]
 800585a:	0224      	lsls	r4, r4, #8
 800585c:	1833      	adds	r3, r6, r0
    WrVal |= (uint16_t)pBuf[1] << 8;
 800585e:	4314      	orrs	r4, r2
    pBuf++;
 8005860:	3602      	adds	r6, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8005862:	801c      	strh	r4, [r3, #0]
  for (count = n; count != 0U; count--)
 8005864:	428e      	cmp	r6, r1
 8005866:	d1f6      	bne.n	8005856 <USB_EPStartXfer+0x522>
 8005868:	9501      	str	r5, [sp, #4]
 800586a:	9d05      	ldr	r5, [sp, #20]
 800586c:	4659      	mov	r1, fp
 800586e:	4660      	mov	r0, ip
 8005870:	4643      	mov	r3, r8
 8005872:	464a      	mov	r2, r9
 8005874:	46ab      	mov	fp, r5
 8005876:	9c04      	ldr	r4, [sp, #16]
              ep->xfer_len_db -= len;
 8005878:	465d      	mov	r5, fp
            ep->xfer_buff += len;
 800587a:	181b      	adds	r3, r3, r0
 800587c:	614b      	str	r3, [r1, #20]
              ep->xfer_len_db -= len;
 800587e:	1a28      	subs	r0, r5, r0
            if (ep->xfer_len_db > ep->maxpacket)
 8005880:	455c      	cmp	r4, fp
 8005882:	d307      	bcc.n	8005894 <USB_EPStartXfer+0x560>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005884:	b2a8      	uxth	r0, r5
 8005886:	9002      	str	r0, [sp, #8]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005888:	0428      	lsls	r0, r5, #16
 800588a:	0c00      	lsrs	r0, r0, #16
 800588c:	3001      	adds	r0, #1
 800588e:	0840      	lsrs	r0, r0, #1
 8005890:	4682      	mov	sl, r0
              ep->xfer_len_db = 0U;
 8005892:	2000      	movs	r0, #0
 8005894:	6208      	str	r0, [r1, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005896:	9c03      	ldr	r4, [sp, #12]
 8005898:	2050      	movs	r0, #80	@ 0x50
 800589a:	46a4      	mov	ip, r4
 800589c:	5a10      	ldrh	r0, [r2, r0]
 800589e:	9c01      	ldr	r4, [sp, #4]
 80058a0:	4460      	add	r0, ip
 80058a2:	46a4      	mov	ip, r4
 80058a4:	9c02      	ldr	r4, [sp, #8]
 80058a6:	4460      	add	r0, ip
 80058a8:	8004      	strh	r4, [r0, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80058aa:	8948      	ldrh	r0, [r1, #10]
 80058ac:	19c7      	adds	r7, r0, r7
  for (count = n; count != 0U; count--)
 80058ae:	4650      	mov	r0, sl
 80058b0:	2800      	cmp	r0, #0
 80058b2:	d100      	bne.n	80058b6 <USB_EPStartXfer+0x582>
 80058b4:	e5eb      	b.n	800548e <USB_EPStartXfer+0x15a>
 80058b6:	0044      	lsls	r4, r0, #1
 80058b8:	191c      	adds	r4, r3, r4
 80058ba:	1aff      	subs	r7, r7, r3
 80058bc:	7858      	ldrb	r0, [r3, #1]
 80058be:	781e      	ldrb	r6, [r3, #0]
 80058c0:	0200      	lsls	r0, r0, #8
 80058c2:	19dd      	adds	r5, r3, r7
    WrVal |= (uint16_t)pBuf[1] << 8;
 80058c4:	4330      	orrs	r0, r6
    pBuf++;
 80058c6:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 80058c8:	8028      	strh	r0, [r5, #0]
  for (count = n; count != 0U; count--)
 80058ca:	42a3      	cmp	r3, r4
 80058cc:	d1f6      	bne.n	80058bc <USB_EPStartXfer+0x588>
 80058ce:	e5de      	b.n	800548e <USB_EPStartXfer+0x15a>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80058d0:	096f      	lsrs	r7, r5, #5
 80058d2:	46bc      	mov	ip, r7
 80058d4:	271f      	movs	r7, #31
 80058d6:	403d      	ands	r5, r7
 80058d8:	426f      	negs	r7, r5
 80058da:	417d      	adcs	r5, r7
 80058dc:	4667      	mov	r7, ip
 80058de:	1b7d      	subs	r5, r7, r5
 80058e0:	02ad      	lsls	r5, r5, #10
 80058e2:	881f      	ldrh	r7, [r3, #0]
 80058e4:	b2ad      	uxth	r5, r5
 80058e6:	432f      	orrs	r7, r5
 80058e8:	46b8      	mov	r8, r7
 80058ea:	46a9      	mov	r9, r5
 80058ec:	4645      	mov	r5, r8
 80058ee:	4f10      	ldr	r7, [pc, #64]	@ (8005930 <USB_EPStartXfer+0x5fc>)
 80058f0:	433d      	orrs	r5, r7
 80058f2:	46bc      	mov	ip, r7
 80058f4:	b2af      	uxth	r7, r5
 80058f6:	464d      	mov	r5, r9
 80058f8:	801f      	strh	r7, [r3, #0]
 80058fa:	5b93      	ldrh	r3, [r2, r6]
 80058fc:	18c0      	adds	r0, r0, r3
 80058fe:	1900      	adds	r0, r0, r4
 8005900:	8803      	ldrh	r3, [r0, #0]
 8005902:	059b      	lsls	r3, r3, #22
 8005904:	0d9b      	lsrs	r3, r3, #22
 8005906:	8003      	strh	r3, [r0, #0]
 8005908:	8803      	ldrh	r3, [r0, #0]
 800590a:	431d      	orrs	r5, r3
 800590c:	4663      	mov	r3, ip
 800590e:	431d      	orrs	r5, r3
 8005910:	b2ab      	uxth	r3, r5
 8005912:	8003      	strh	r3, [r0, #0]
 8005914:	e655      	b.n	80055c2 <USB_EPStartXfer+0x28e>
 8005916:	46c0      	nop			@ (mov r8, r8)
 8005918:	00000402 	.word	0x00000402
 800591c:	ffff8f8f 	.word	0xffff8f8f
 8005920:	00008180 	.word	0x00008180
 8005924:	00000406 	.word	0x00000406
 8005928:	ffff8e8f 	.word	0xffff8e8f
 800592c:	00008080 	.word	0x00008080
 8005930:	ffff8000 	.word	0xffff8000

08005934 <USB_EPSetStall>:
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005934:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in != 0U)
 8005936:	784a      	ldrb	r2, [r1, #1]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	18c0      	adds	r0, r0, r3
  if (ep->is_in != 0U)
 800593c:	2a00      	cmp	r2, #0
 800593e:	d00a      	beq.n	8005956 <USB_EPSetStall+0x22>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005940:	8802      	ldrh	r2, [r0, #0]
 8005942:	4b0a      	ldr	r3, [pc, #40]	@ (800596c <USB_EPSetStall+0x38>)
 8005944:	401a      	ands	r2, r3
 8005946:	2310      	movs	r3, #16
 8005948:	405a      	eors	r2, r3
 800594a:	4b09      	ldr	r3, [pc, #36]	@ (8005970 <USB_EPSetStall+0x3c>)
 800594c:	4313      	orrs	r3, r2
 800594e:	b29b      	uxth	r3, r3
 8005950:	8003      	strh	r3, [r0, #0]
}
 8005952:	2000      	movs	r0, #0
 8005954:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005956:	8802      	ldrh	r2, [r0, #0]
 8005958:	4b06      	ldr	r3, [pc, #24]	@ (8005974 <USB_EPSetStall+0x40>)
 800595a:	401a      	ands	r2, r3
 800595c:	2380      	movs	r3, #128	@ 0x80
 800595e:	015b      	lsls	r3, r3, #5
 8005960:	4053      	eors	r3, r2
 8005962:	4a05      	ldr	r2, [pc, #20]	@ (8005978 <USB_EPSetStall+0x44>)
 8005964:	4313      	orrs	r3, r2
 8005966:	8003      	strh	r3, [r0, #0]
 8005968:	e7f3      	b.n	8005952 <USB_EPSetStall+0x1e>
 800596a:	46c0      	nop			@ (mov r8, r8)
 800596c:	ffff8fbf 	.word	0xffff8fbf
 8005970:	ffff8080 	.word	0xffff8080
 8005974:	ffffbf8f 	.word	0xffffbf8f
 8005978:	00008080 	.word	0x00008080

0800597c <USB_EPClearStall>:
  if (ep->doublebuffer == 0U)
 800597c:	7b0b      	ldrb	r3, [r1, #12]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d11a      	bne.n	80059b8 <USB_EPClearStall+0x3c>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005982:	780b      	ldrb	r3, [r1, #0]
    if (ep->is_in != 0U)
 8005984:	784a      	ldrb	r2, [r1, #1]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	18c0      	adds	r0, r0, r3
 800598a:	8803      	ldrh	r3, [r0, #0]
    if (ep->is_in != 0U)
 800598c:	2a00      	cmp	r2, #0
 800598e:	d015      	beq.n	80059bc <USB_EPClearStall+0x40>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005990:	065b      	lsls	r3, r3, #25
 8005992:	d505      	bpl.n	80059a0 <USB_EPClearStall+0x24>
 8005994:	8803      	ldrh	r3, [r0, #0]
 8005996:	4a12      	ldr	r2, [pc, #72]	@ (80059e0 <USB_EPClearStall+0x64>)
 8005998:	4013      	ands	r3, r2
 800599a:	4a12      	ldr	r2, [pc, #72]	@ (80059e4 <USB_EPClearStall+0x68>)
 800599c:	4313      	orrs	r3, r2
 800599e:	8003      	strh	r3, [r0, #0]
      if (ep->type != EP_TYPE_ISOC)
 80059a0:	78cb      	ldrb	r3, [r1, #3]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d008      	beq.n	80059b8 <USB_EPClearStall+0x3c>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80059a6:	8802      	ldrh	r2, [r0, #0]
 80059a8:	4b0f      	ldr	r3, [pc, #60]	@ (80059e8 <USB_EPClearStall+0x6c>)
 80059aa:	401a      	ands	r2, r3
 80059ac:	2320      	movs	r3, #32
 80059ae:	405a      	eors	r2, r3
 80059b0:	4b0e      	ldr	r3, [pc, #56]	@ (80059ec <USB_EPClearStall+0x70>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	8003      	strh	r3, [r0, #0]
}
 80059b8:	2000      	movs	r0, #0
 80059ba:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80059bc:	045b      	lsls	r3, r3, #17
 80059be:	d505      	bpl.n	80059cc <USB_EPClearStall+0x50>
 80059c0:	8803      	ldrh	r3, [r0, #0]
 80059c2:	4a07      	ldr	r2, [pc, #28]	@ (80059e0 <USB_EPClearStall+0x64>)
 80059c4:	4013      	ands	r3, r2
 80059c6:	4a0a      	ldr	r2, [pc, #40]	@ (80059f0 <USB_EPClearStall+0x74>)
 80059c8:	4313      	orrs	r3, r2
 80059ca:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80059cc:	8802      	ldrh	r2, [r0, #0]
 80059ce:	4b09      	ldr	r3, [pc, #36]	@ (80059f4 <USB_EPClearStall+0x78>)
 80059d0:	401a      	ands	r2, r3
 80059d2:	23c0      	movs	r3, #192	@ 0xc0
 80059d4:	019b      	lsls	r3, r3, #6
 80059d6:	4053      	eors	r3, r2
 80059d8:	4a07      	ldr	r2, [pc, #28]	@ (80059f8 <USB_EPClearStall+0x7c>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	8003      	strh	r3, [r0, #0]
 80059de:	e7eb      	b.n	80059b8 <USB_EPClearStall+0x3c>
 80059e0:	ffff8f8f 	.word	0xffff8f8f
 80059e4:	000080c0 	.word	0x000080c0
 80059e8:	ffff8fbf 	.word	0xffff8fbf
 80059ec:	ffff8080 	.word	0xffff8080
 80059f0:	0000c080 	.word	0x0000c080
 80059f4:	ffffbf8f 	.word	0xffffbf8f
 80059f8:	00008080 	.word	0x00008080

080059fc <USB_SetDevAddress>:
  if (address == 0U)
 80059fc:	2900      	cmp	r1, #0
 80059fe:	d102      	bne.n	8005a06 <USB_SetDevAddress+0xa>
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005a00:	234c      	movs	r3, #76	@ 0x4c
 8005a02:	2280      	movs	r2, #128	@ 0x80
 8005a04:	52c2      	strh	r2, [r0, r3]
}
 8005a06:	2000      	movs	r0, #0
 8005a08:	4770      	bx	lr
 8005a0a:	46c0      	nop			@ (mov r8, r8)

08005a0c <USB_DevConnect>:
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8005a0c:	2258      	movs	r2, #88	@ 0x58
 8005a0e:	2180      	movs	r1, #128	@ 0x80
 8005a10:	5a83      	ldrh	r3, [r0, r2]
 8005a12:	0209      	lsls	r1, r1, #8
 8005a14:	430b      	orrs	r3, r1
 8005a16:	5283      	strh	r3, [r0, r2]
}
 8005a18:	2000      	movs	r0, #0
 8005a1a:	4770      	bx	lr

08005a1c <USB_ReadInterrupts>:
  tmpreg = USBx->ISTR;
 8005a1c:	2344      	movs	r3, #68	@ 0x44
 8005a1e:	5ac0      	ldrh	r0, [r0, r3]
 8005a20:	b280      	uxth	r0, r0
}
 8005a22:	4770      	bx	lr

08005a24 <USB_WritePMA>:
{
 8005a24:	b530      	push	{r4, r5, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005a26:	2480      	movs	r4, #128	@ 0x80
 8005a28:	00e4      	lsls	r4, r4, #3
 8005a2a:	46a4      	mov	ip, r4
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005a2c:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005a2e:	4462      	add	r2, ip
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005a30:	085b      	lsrs	r3, r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005a32:	1880      	adds	r0, r0, r2
  for (count = n; count != 0U; count--)
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00b      	beq.n	8005a50 <USB_WritePMA+0x2c>
 8005a38:	005a      	lsls	r2, r3, #1
 8005a3a:	188a      	adds	r2, r1, r2
 8005a3c:	1a45      	subs	r5, r0, r1
 8005a3e:	784b      	ldrb	r3, [r1, #1]
 8005a40:	780c      	ldrb	r4, [r1, #0]
 8005a42:	021b      	lsls	r3, r3, #8
 8005a44:	1948      	adds	r0, r1, r5
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005a46:	4323      	orrs	r3, r4
    pBuf++;
 8005a48:	3102      	adds	r1, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8005a4a:	8003      	strh	r3, [r0, #0]
  for (count = n; count != 0U; count--)
 8005a4c:	4291      	cmp	r1, r2
 8005a4e:	d1f6      	bne.n	8005a3e <USB_WritePMA+0x1a>
  }
}
 8005a50:	bd30      	pop	{r4, r5, pc}
 8005a52:	46c0      	nop			@ (mov r8, r8)

08005a54 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005a54:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005a56:	2480      	movs	r4, #128	@ 0x80
 8005a58:	00e4      	lsls	r4, r4, #3
 8005a5a:	46a4      	mov	ip, r4
 8005a5c:	4462      	add	r2, ip
 8005a5e:	1880      	adds	r0, r0, r2
 8005a60:	0002      	movs	r2, r0
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005a62:	085f      	lsrs	r7, r3, #1

  for (count = n; count != 0U; count--)
 8005a64:	d00f      	beq.n	8005a86 <USB_ReadPMA+0x32>
  uint8_t *pBuf = pbUsrBuf;
 8005a66:	000c      	movs	r4, r1
  for (count = n; count != 0U; count--)
 8005a68:	003d      	movs	r5, r7
 8005a6a:	1a46      	subs	r6, r0, r1
 8005a6c:	19a2      	adds	r2, r4, r6
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8005a6e:	8812      	ldrh	r2, [r2, #0]
  for (count = n; count != 0U; count--)
 8005a70:	3d01      	subs	r5, #1
    RdVal = *(__IO uint16_t *)pdwVal;
 8005a72:	b292      	uxth	r2, r2
    pdwVal++;
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005a74:	7022      	strb	r2, [r4, #0]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8005a76:	0a12      	lsrs	r2, r2, #8
 8005a78:	7062      	strb	r2, [r4, #1]
    pBuf++;
 8005a7a:	3402      	adds	r4, #2
  for (count = n; count != 0U; count--)
 8005a7c:	2d00      	cmp	r5, #0
 8005a7e:	d1f5      	bne.n	8005a6c <USB_ReadPMA+0x18>
 8005a80:	007f      	lsls	r7, r7, #1
 8005a82:	19c2      	adds	r2, r0, r7
 8005a84:	19c9      	adds	r1, r1, r7
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8005a86:	07db      	lsls	r3, r3, #31
 8005a88:	d501      	bpl.n	8005a8e <USB_ReadPMA+0x3a>
  {
    RdVal = *pdwVal;
 8005a8a:	8813      	ldrh	r3, [r2, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005a8c:	700b      	strb	r3, [r1, #0]
  }
}
 8005a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005a90 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005a90:	23af      	movs	r3, #175	@ 0xaf
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	58c3      	ldr	r3, [r0, r3]
{
 8005a96:	b570      	push	{r4, r5, r6, lr}
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00e      	beq.n	8005aba <USBD_CDC_EP0_RxReady+0x2a>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005a9c:	22ae      	movs	r2, #174	@ 0xae
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005a9e:	2580      	movs	r5, #128	@ 0x80
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005aa0:	0092      	lsls	r2, r2, #2
 8005aa2:	5884      	ldr	r4, [r0, r2]
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005aa4:	00ad      	lsls	r5, r5, #2
 8005aa6:	5d60      	ldrb	r0, [r4, r5]
 8005aa8:	28ff      	cmp	r0, #255	@ 0xff
 8005aaa:	d006      	beq.n	8005aba <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005aac:	4a04      	ldr	r2, [pc, #16]	@ (8005ac0 <USBD_CDC_EP0_RxReady+0x30>)
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	0021      	movs	r1, r4
 8005ab2:	5ca2      	ldrb	r2, [r4, r2]
 8005ab4:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8005ab6:	23ff      	movs	r3, #255	@ 0xff
 8005ab8:	5563      	strb	r3, [r4, r5]

  }
  return USBD_OK;
}
 8005aba:	2000      	movs	r0, #0
 8005abc:	bd70      	pop	{r4, r5, r6, pc}
 8005abe:	46c0      	nop			@ (mov r8, r8)
 8005ac0:	00000201 	.word	0x00000201

08005ac4 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8005ac4:	2343      	movs	r3, #67	@ 0x43
 8005ac6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
 8005ac8:	4800      	ldr	r0, [pc, #0]	@ (8005acc <USBD_CDC_GetFSCfgDesc+0x8>)
}
 8005aca:	4770      	bx	lr
 8005acc:	20000050 	.word	0x20000050

08005ad0 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8005ad0:	2343      	movs	r3, #67	@ 0x43
 8005ad2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
 8005ad4:	4800      	ldr	r0, [pc, #0]	@ (8005ad8 <USBD_CDC_GetHSCfgDesc+0x8>)
}
 8005ad6:	4770      	bx	lr
 8005ad8:	20000094 	.word	0x20000094

08005adc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005adc:	2343      	movs	r3, #67	@ 0x43
 8005ade:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8005ae0:	4800      	ldr	r0, [pc, #0]	@ (8005ae4 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
}
 8005ae2:	4770      	bx	lr
 8005ae4:	2000000c 	.word	0x2000000c

08005ae8 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8005ae8:	230a      	movs	r3, #10
 8005aea:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8005aec:	4800      	ldr	r0, [pc, #0]	@ (8005af0 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
}
 8005aee:	4770      	bx	lr
 8005af0:	20000110 	.word	0x20000110

08005af4 <USBD_CDC_DataOut>:
{
 8005af4:	b570      	push	{r4, r5, r6, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005af6:	26ae      	movs	r6, #174	@ 0xae
 8005af8:	00b6      	lsls	r6, r6, #2
{
 8005afa:	0004      	movs	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005afc:	5985      	ldr	r5, [r0, r6]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005afe:	f001 f877 	bl	8006bf0 <USBD_LL_GetRxDataSize>
 8005b02:	2383      	movs	r3, #131	@ 0x83
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	50e8      	str	r0, [r5, r3]
  if (pdev->pClassData != NULL)
 8005b08:	59a3      	ldr	r3, [r4, r6]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00a      	beq.n	8005b24 <USBD_CDC_DataOut+0x30>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005b0e:	2383      	movs	r3, #131	@ 0x83
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	18e9      	adds	r1, r5, r3
 8005b14:	3b08      	subs	r3, #8
 8005b16:	58e8      	ldr	r0, [r5, r3]
 8005b18:	33b8      	adds	r3, #184	@ 0xb8
 8005b1a:	58e3      	ldr	r3, [r4, r3]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	4798      	blx	r3
    return USBD_OK;
 8005b20:	2000      	movs	r0, #0
}
 8005b22:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8005b24:	2002      	movs	r0, #2
 8005b26:	e7fc      	b.n	8005b22 <USBD_CDC_DataOut+0x2e>

08005b28 <USBD_CDC_DataIn>:
{
 8005b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005b2a:	23ae      	movs	r3, #174	@ 0xae
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	58c7      	ldr	r7, [r0, r3]
{
 8005b30:	0004      	movs	r4, r0
 8005b32:	000d      	movs	r5, r1
  if (pdev->pClassData != NULL)
 8005b34:	2f00      	cmp	r7, #0
 8005b36:	d01d      	beq.n	8005b74 <USBD_CDC_DataIn+0x4c>
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005b38:	3308      	adds	r3, #8
 8005b3a:	58c2      	ldr	r2, [r0, r3]
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005b3c:	008b      	lsls	r3, r1, #2
 8005b3e:	185b      	adds	r3, r3, r1
 8005b40:	009e      	lsls	r6, r3, #2
 8005b42:	1986      	adds	r6, r0, r6
 8005b44:	69f0      	ldr	r0, [r6, #28]
 8005b46:	2800      	cmp	r0, #0
 8005b48:	d006      	beq.n	8005b58 <USBD_CDC_DataIn+0x30>
 8005b4a:	00db      	lsls	r3, r3, #3
 8005b4c:	18d2      	adds	r2, r2, r3
 8005b4e:	6a11      	ldr	r1, [r2, #32]
 8005b50:	f7fa fb68 	bl	8000224 <__aeabi_uidivmod>
 8005b54:	2900      	cmp	r1, #0
 8005b56:	d005      	beq.n	8005b64 <USBD_CDC_DataIn+0x3c>
      hcdc->TxState = 0U;
 8005b58:	2385      	movs	r3, #133	@ 0x85
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	50fa      	str	r2, [r7, r3]
    return USBD_OK;
 8005b60:	2000      	movs	r0, #0
}
 8005b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      pdev->ep_in[epnum].total_length = 0U;
 8005b64:	61f1      	str	r1, [r6, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005b66:	2300      	movs	r3, #0
 8005b68:	2200      	movs	r2, #0
 8005b6a:	0029      	movs	r1, r5
 8005b6c:	0020      	movs	r0, r4
 8005b6e:	f001 f823 	bl	8006bb8 <USBD_LL_Transmit>
 8005b72:	e7f5      	b.n	8005b60 <USBD_CDC_DataIn+0x38>
    return USBD_FAIL;
 8005b74:	2002      	movs	r0, #2
 8005b76:	e7f4      	b.n	8005b62 <USBD_CDC_DataIn+0x3a>

08005b78 <USBD_CDC_Setup>:
{
 8005b78:	b5f0      	push	{r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005b7a:	23ae      	movs	r3, #174	@ 0xae
{
 8005b7c:	b083      	sub	sp, #12
  uint16_t status_info = 0U;
 8005b7e:	466a      	mov	r2, sp
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	58c6      	ldr	r6, [r0, r3]
  uint8_t ifalt = 0U;
 8005b84:	466b      	mov	r3, sp
{
 8005b86:	0005      	movs	r5, r0
  uint16_t status_info = 0U;
 8005b88:	1d90      	adds	r0, r2, #6
 8005b8a:	2260      	movs	r2, #96	@ 0x60
{
 8005b8c:	000c      	movs	r4, r1
  uint8_t ifalt = 0U;
 8005b8e:	1d59      	adds	r1, r3, #5
 8005b90:	2300      	movs	r3, #0
 8005b92:	0017      	movs	r7, r2
 8005b94:	700b      	strb	r3, [r1, #0]
  uint16_t status_info = 0U;
 8005b96:	8003      	strh	r3, [r0, #0]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b98:	7823      	ldrb	r3, [r4, #0]
 8005b9a:	401f      	ands	r7, r3
 8005b9c:	421a      	tst	r2, r3
 8005b9e:	d01c      	beq.n	8005bda <USBD_CDC_Setup+0x62>
 8005ba0:	2f20      	cmp	r7, #32
 8005ba2:	d006      	beq.n	8005bb2 <USBD_CDC_Setup+0x3a>
          USBD_CtlError(pdev, req);
 8005ba4:	0028      	movs	r0, r5
 8005ba6:	0021      	movs	r1, r4
 8005ba8:	f000 fce6 	bl	8006578 <USBD_CtlError>
            ret = USBD_FAIL;
 8005bac:	2002      	movs	r0, #2
}
 8005bae:	b003      	add	sp, #12
 8005bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (req->wLength)
 8005bb2:	88e2      	ldrh	r2, [r4, #6]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005bb4:	7860      	ldrb	r0, [r4, #1]
      if (req->wLength)
 8005bb6:	2a00      	cmp	r2, #0
 8005bb8:	d022      	beq.n	8005c00 <USBD_CDC_Setup+0x88>
        if (req->bmRequest & 0x80U)
 8005bba:	b25b      	sxtb	r3, r3
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	da3a      	bge.n	8005c36 <USBD_CDC_Setup+0xbe>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005bc0:	23af      	movs	r3, #175	@ 0xaf
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	58eb      	ldr	r3, [r5, r3]
 8005bc6:	0031      	movs	r1, r6
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005bcc:	0031      	movs	r1, r6
 8005bce:	0028      	movs	r0, r5
 8005bd0:	88e2      	ldrh	r2, [r4, #6]
 8005bd2:	f000 fd03 	bl	80065dc <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	e7e9      	b.n	8005bae <USBD_CDC_Setup+0x36>
      switch (req->bRequest)
 8005bda:	7863      	ldrb	r3, [r4, #1]
 8005bdc:	2b0a      	cmp	r3, #10
 8005bde:	d01f      	beq.n	8005c20 <USBD_CDC_Setup+0xa8>
 8005be0:	2b0b      	cmp	r3, #11
 8005be2:	d016      	beq.n	8005c12 <USBD_CDC_Setup+0x9a>
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1dd      	bne.n	8005ba4 <USBD_CDC_Setup+0x2c>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005be8:	23a7      	movs	r3, #167	@ 0xa7
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	5ceb      	ldrb	r3, [r5, r3]
 8005bee:	2b03      	cmp	r3, #3
 8005bf0:	d1d8      	bne.n	8005ba4 <USBD_CDC_Setup+0x2c>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8005bf2:	0001      	movs	r1, r0
 8005bf4:	2202      	movs	r2, #2
 8005bf6:	0028      	movs	r0, r5
 8005bf8:	f000 fcf0 	bl	80065dc <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8005bfc:	2000      	movs	r0, #0
 8005bfe:	e7d6      	b.n	8005bae <USBD_CDC_Setup+0x36>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005c00:	23af      	movs	r3, #175	@ 0xaf
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	58eb      	ldr	r3, [r5, r3]
 8005c06:	2200      	movs	r2, #0
 8005c08:	0021      	movs	r1, r4
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	4798      	blx	r3
  uint8_t ret = USBD_OK;
 8005c0e:	2000      	movs	r0, #0
 8005c10:	e7cd      	b.n	8005bae <USBD_CDC_Setup+0x36>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005c12:	23a7      	movs	r3, #167	@ 0xa7
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	5ceb      	ldrb	r3, [r5, r3]
 8005c18:	2b03      	cmp	r3, #3
 8005c1a:	d1c3      	bne.n	8005ba4 <USBD_CDC_Setup+0x2c>
  uint8_t ret = USBD_OK;
 8005c1c:	2000      	movs	r0, #0
 8005c1e:	e7c6      	b.n	8005bae <USBD_CDC_Setup+0x36>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c20:	23a7      	movs	r3, #167	@ 0xa7
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	5ceb      	ldrb	r3, [r5, r3]
 8005c26:	2b03      	cmp	r3, #3
 8005c28:	d1bc      	bne.n	8005ba4 <USBD_CDC_Setup+0x2c>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	0028      	movs	r0, r5
 8005c2e:	f000 fcd5 	bl	80065dc <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8005c32:	2000      	movs	r0, #0
 8005c34:	e7bb      	b.n	8005bae <USBD_CDC_Setup+0x36>
          hcdc->CmdOpCode = req->bRequest;
 8005c36:	2380      	movs	r3, #128	@ 0x80
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	54f0      	strb	r0, [r6, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005c3c:	4b03      	ldr	r3, [pc, #12]	@ (8005c4c <USBD_CDC_Setup+0xd4>)
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005c3e:	0031      	movs	r1, r6
 8005c40:	0028      	movs	r0, r5
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005c42:	54f2      	strb	r2, [r6, r3]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005c44:	f000 fce0 	bl	8006608 <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 8005c48:	2000      	movs	r0, #0
 8005c4a:	e7b0      	b.n	8005bae <USBD_CDC_Setup+0x36>
 8005c4c:	00000201 	.word	0x00000201

08005c50 <USBD_CDC_DeInit>:
{
 8005c50:	b570      	push	{r4, r5, r6, lr}
 8005c52:	0004      	movs	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005c54:	2600      	movs	r6, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005c56:	2181      	movs	r1, #129	@ 0x81
 8005c58:	f000 ff60 	bl	8006b1c <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005c5c:	2101      	movs	r1, #1
 8005c5e:	0020      	movs	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005c60:	62e6      	str	r6, [r4, #44]	@ 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005c62:	f000 ff5b 	bl	8006b1c <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005c66:	23b6      	movs	r3, #182	@ 0xb6
  if (pdev->pClassData != NULL)
 8005c68:	25ae      	movs	r5, #174	@ 0xae
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	50e6      	str	r6, [r4, r3]
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005c6e:	2182      	movs	r1, #130	@ 0x82
 8005c70:	0020      	movs	r0, r4
  if (pdev->pClassData != NULL)
 8005c72:	00ad      	lsls	r5, r5, #2
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005c74:	f000 ff52 	bl	8006b1c <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8005c78:	5963      	ldr	r3, [r4, r5]
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005c7a:	6426      	str	r6, [r4, #64]	@ 0x40
  if (pdev->pClassData != NULL)
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d008      	beq.n	8005c92 <USBD_CDC_DeInit+0x42>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005c80:	23af      	movs	r3, #175	@ 0xaf
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	58e3      	ldr	r3, [r4, r3]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005c8a:	5960      	ldr	r0, [r4, r5]
 8005c8c:	f000 ffbc 	bl	8006c08 <USBD_static_free>
    pdev->pClassData = NULL;
 8005c90:	5166      	str	r6, [r4, r5]
}
 8005c92:	2000      	movs	r0, #0
 8005c94:	bd70      	pop	{r4, r5, r6, pc}
 8005c96:	46c0      	nop			@ (mov r8, r8)

08005c98 <USBD_CDC_Init>:
{
 8005c98:	b570      	push	{r4, r5, r6, lr}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005c9a:	7c03      	ldrb	r3, [r0, #16]
{
 8005c9c:	0004      	movs	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d13a      	bne.n	8005d18 <USBD_CDC_Init+0x80>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005ca2:	2380      	movs	r3, #128	@ 0x80
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	2181      	movs	r1, #129	@ 0x81
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	f000 ff27 	bl	8006afc <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005cb2:	2380      	movs	r3, #128	@ 0x80
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	2101      	movs	r1, #1
 8005cb8:	0020      	movs	r0, r4
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	f000 ff1e 	bl	8006afc <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005cc0:	23b6      	movs	r3, #182	@ 0xb6
 8005cc2:	2501      	movs	r5, #1
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	50e5      	str	r5, [r4, r3]
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005cc8:	3b65      	subs	r3, #101	@ 0x65
 8005cca:	3bff      	subs	r3, #255	@ 0xff
 8005ccc:	2203      	movs	r2, #3
 8005cce:	2182      	movs	r1, #130	@ 0x82
 8005cd0:	0020      	movs	r0, r4
 8005cd2:	f000 ff13 	bl	8006afc <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005cd6:	2087      	movs	r0, #135	@ 0x87
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005cd8:	6425      	str	r5, [r4, #64]	@ 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005cda:	0080      	lsls	r0, r0, #2
 8005cdc:	f000 ff90 	bl	8006c00 <USBD_static_malloc>
 8005ce0:	23ae      	movs	r3, #174	@ 0xae
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	1e05      	subs	r5, r0, #0
 8005ce6:	50e0      	str	r0, [r4, r3]
  if (pdev->pClassData == NULL)
 8005ce8:	d02e      	beq.n	8005d48 <USBD_CDC_Init+0xb0>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005cea:	3304      	adds	r3, #4
 8005cec:	58e3      	ldr	r3, [r4, r3]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4798      	blx	r3
    hcdc->TxState = 0U;
 8005cf2:	2285      	movs	r2, #133	@ 0x85
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	0092      	lsls	r2, r2, #2
 8005cf8:	50ab      	str	r3, [r5, r2]
    hcdc->RxState = 0U;
 8005cfa:	3204      	adds	r2, #4
 8005cfc:	50ab      	str	r3, [r5, r2]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005cfe:	7c23      	ldrb	r3, [r4, #16]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d117      	bne.n	8005d34 <USBD_CDC_Init+0x9c>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005d04:	2381      	movs	r3, #129	@ 0x81
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	58ea      	ldr	r2, [r5, r3]
 8005d0a:	2101      	movs	r1, #1
 8005d0c:	0020      	movs	r0, r4
 8005d0e:	3b04      	subs	r3, #4
 8005d10:	f000 ff60 	bl	8006bd4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8005d14:	2000      	movs	r0, #0
}
 8005d16:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005d18:	2340      	movs	r3, #64	@ 0x40
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	2181      	movs	r1, #129	@ 0x81
 8005d1e:	f000 feed 	bl	8006afc <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005d22:	2301      	movs	r3, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005d24:	2202      	movs	r2, #2
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005d26:	62e3      	str	r3, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005d28:	2101      	movs	r1, #1
 8005d2a:	0020      	movs	r0, r4
 8005d2c:	333f      	adds	r3, #63	@ 0x3f
 8005d2e:	f000 fee5 	bl	8006afc <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005d32:	e7c5      	b.n	8005cc0 <USBD_CDC_Init+0x28>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005d34:	2381      	movs	r3, #129	@ 0x81
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	58ea      	ldr	r2, [r5, r3]
 8005d3a:	3bc5      	subs	r3, #197	@ 0xc5
 8005d3c:	2101      	movs	r1, #1
 8005d3e:	0020      	movs	r0, r4
 8005d40:	3bff      	subs	r3, #255	@ 0xff
 8005d42:	f000 ff47 	bl	8006bd4 <USBD_LL_PrepareReceive>
 8005d46:	e7e5      	b.n	8005d14 <USBD_CDC_Init+0x7c>
    ret = 1U;
 8005d48:	2001      	movs	r0, #1
 8005d4a:	e7e4      	b.n	8005d16 <USBD_CDC_Init+0x7e>

08005d4c <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 8005d4c:	2900      	cmp	r1, #0
 8005d4e:	d004      	beq.n	8005d5a <USBD_CDC_RegisterInterface+0xe>
  {
    pdev->pUserData = fops;
 8005d50:	23af      	movs	r3, #175	@ 0xaf
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	50c1      	str	r1, [r0, r3]
    ret = USBD_OK;
 8005d56:	2000      	movs	r0, #0
  }

  return ret;
}
 8005d58:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8005d5a:	2002      	movs	r0, #2
 8005d5c:	e7fc      	b.n	8005d58 <USBD_CDC_RegisterInterface+0xc>
 8005d5e:	46c0      	nop			@ (mov r8, r8)

08005d60 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005d60:	23ae      	movs	r3, #174	@ 0xae
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	58c3      	ldr	r3, [r0, r3]

  hcdc->TxBuffer = pbuff;
 8005d66:	2082      	movs	r0, #130	@ 0x82
 8005d68:	0080      	lsls	r0, r0, #2
 8005d6a:	5019      	str	r1, [r3, r0]
  hcdc->TxLength = length;
 8005d6c:	2184      	movs	r1, #132	@ 0x84
 8005d6e:	0089      	lsls	r1, r1, #2

  return USBD_OK;
}
 8005d70:	2000      	movs	r0, #0
  hcdc->TxLength = length;
 8005d72:	505a      	str	r2, [r3, r1]
}
 8005d74:	4770      	bx	lr
 8005d76:	46c0      	nop			@ (mov r8, r8)

08005d78 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 8005d78:	23ae      	movs	r3, #174	@ 0xae
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	58c2      	ldr	r2, [r0, r3]
 8005d7e:	3bb4      	subs	r3, #180	@ 0xb4

  return USBD_OK;
}
 8005d80:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8005d82:	50d1      	str	r1, [r2, r3]
}
 8005d84:	4770      	bx	lr
 8005d86:	46c0      	nop			@ (mov r8, r8)

08005d88 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005d88:	23ae      	movs	r3, #174	@ 0xae
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	58c3      	ldr	r3, [r0, r3]
{
 8005d8e:	b510      	push	{r4, lr}

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d011      	beq.n	8005db8 <USBD_CDC_ReceivePacket+0x30>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005d94:	2281      	movs	r2, #129	@ 0x81
 8005d96:	0092      	lsls	r2, r2, #2
 8005d98:	589a      	ldr	r2, [r3, r2]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005d9a:	7c03      	ldrb	r3, [r0, #16]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d106      	bne.n	8005dae <USBD_CDC_ReceivePacket+0x26>
      USBD_LL_PrepareReceive(pdev,
 8005da0:	2380      	movs	r3, #128	@ 0x80
 8005da2:	2101      	movs	r1, #1
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	f000 ff15 	bl	8006bd4 <USBD_LL_PrepareReceive>
      USBD_LL_PrepareReceive(pdev,
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8005daa:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 8005dac:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8005dae:	2340      	movs	r3, #64	@ 0x40
 8005db0:	2101      	movs	r1, #1
 8005db2:	f000 ff0f 	bl	8006bd4 <USBD_LL_PrepareReceive>
 8005db6:	e7f8      	b.n	8005daa <USBD_CDC_ReceivePacket+0x22>
    return USBD_FAIL;
 8005db8:	2002      	movs	r0, #2
 8005dba:	e7f7      	b.n	8005dac <USBD_CDC_ReceivePacket+0x24>

08005dbc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005dbc:	b510      	push	{r4, lr}
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005dbe:	2800      	cmp	r0, #0
 8005dc0:	d014      	beq.n	8005dec <USBD_Init+0x30>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8005dc2:	23ad      	movs	r3, #173	@ 0xad
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	58c4      	ldr	r4, [r0, r3]
 8005dc8:	2c00      	cmp	r4, #0
 8005dca:	d001      	beq.n	8005dd0 <USBD_Init+0x14>
  {
    pdev->pClass = NULL;
 8005dcc:	2400      	movs	r4, #0
 8005dce:	50c4      	str	r4, [r0, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005dd0:	2900      	cmp	r1, #0
 8005dd2:	d002      	beq.n	8005dda <USBD_Init+0x1e>
  {
    pdev->pDesc = pdesc;
 8005dd4:	23ac      	movs	r3, #172	@ 0xac
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	50c1      	str	r1, [r0, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005dda:	23a7      	movs	r3, #167	@ 0xa7
 8005ddc:	2101      	movs	r1, #1
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	54c1      	strb	r1, [r0, r3]
  pdev->id = id;
 8005de2:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8005de4:	f000 fe3a 	bl	8006a5c <USBD_LL_Init>

  return USBD_OK;
 8005de8:	2000      	movs	r0, #0
}
 8005dea:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8005dec:	2002      	movs	r0, #2
 8005dee:	e7fc      	b.n	8005dea <USBD_Init+0x2e>

08005df0 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 8005df0:	2900      	cmp	r1, #0
 8005df2:	d004      	beq.n	8005dfe <USBD_RegisterClass+0xe>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8005df4:	23ad      	movs	r3, #173	@ 0xad
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	50c1      	str	r1, [r0, r3]
    status = USBD_OK;
 8005dfa:	2000      	movs	r0, #0
#endif
    status = USBD_FAIL;
  }

  return status;
}
 8005dfc:	4770      	bx	lr
    status = USBD_FAIL;
 8005dfe:	2002      	movs	r0, #2
 8005e00:	e7fc      	b.n	8005dfc <USBD_RegisterClass+0xc>
 8005e02:	46c0      	nop			@ (mov r8, r8)

08005e04 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005e04:	b510      	push	{r4, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005e06:	f000 fe6b 	bl	8006ae0 <USBD_LL_Start>

  return USBD_OK;
}
 8005e0a:	2000      	movs	r0, #0
 8005e0c:	bd10      	pop	{r4, pc}
 8005e0e:	46c0      	nop			@ (mov r8, r8)

08005e10 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8005e10:	23ad      	movs	r3, #173	@ 0xad
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	58c3      	ldr	r3, [r0, r3]
{
 8005e16:	b510      	push	{r4, lr}
  if (pdev->pClass != NULL)
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d005      	beq.n	8005e28 <USBD_SetClassConfig+0x18>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4798      	blx	r3
 8005e20:	1e43      	subs	r3, r0, #1
 8005e22:	4198      	sbcs	r0, r3
 8005e24:	0040      	lsls	r0, r0, #1
      ret = USBD_OK;
    }
  }

  return ret;
}
 8005e26:	bd10      	pop	{r4, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005e28:	2002      	movs	r0, #2
 8005e2a:	e7fc      	b.n	8005e26 <USBD_SetClassConfig+0x16>

08005e2c <USBD_ClrClassConfig>:
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8005e2c:	23ad      	movs	r3, #173	@ 0xad
{
 8005e2e:	b510      	push	{r4, lr}
  pdev->pClass->DeInit(pdev, cfgidx);
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	58c3      	ldr	r3, [r0, r3]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	4798      	blx	r3

  return USBD_OK;
}
 8005e38:	2000      	movs	r0, #0
 8005e3a:	bd10      	pop	{r4, pc}

08005e3c <USBD_LL_SetupStage>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005e3c:	23aa      	movs	r3, #170	@ 0xaa
 8005e3e:	009b      	lsls	r3, r3, #2
{
 8005e40:	b570      	push	{r4, r5, r6, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005e42:	18c5      	adds	r5, r0, r3
{
 8005e44:	0004      	movs	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005e46:	0028      	movs	r0, r5
 8005e48:	f000 fb82 	bl	8006550 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005e4c:	23a5      	movs	r3, #165	@ 0xa5
 8005e4e:	2201      	movs	r2, #1
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	50e2      	str	r2, [r4, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 8005e54:	4b11      	ldr	r3, [pc, #68]	@ (8005e9c <USBD_LL_SetupStage+0x60>)
 8005e56:	5ae2      	ldrh	r2, [r4, r3]
 8005e58:	3b16      	subs	r3, #22
 8005e5a:	50e2      	str	r2, [r4, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 8005e5c:	3310      	adds	r3, #16
 8005e5e:	5ce1      	ldrb	r1, [r4, r3]
 8005e60:	231f      	movs	r3, #31
 8005e62:	400b      	ands	r3, r1
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d00e      	beq.n	8005e86 <USBD_LL_SetupStage+0x4a>
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d007      	beq.n	8005e7c <USBD_LL_SetupStage+0x40>
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d10f      	bne.n	8005e90 <USBD_LL_SetupStage+0x54>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8005e70:	0029      	movs	r1, r5
 8005e72:	0020      	movs	r0, r4
 8005e74:	f000 f922 	bl	80060bc <USBD_StdDevReq>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return USBD_OK;
}
 8005e78:	2000      	movs	r0, #0
 8005e7a:	bd70      	pop	{r4, r5, r6, pc}
      USBD_StdEPReq(pdev, &pdev->request);
 8005e7c:	0029      	movs	r1, r5
 8005e7e:	0020      	movs	r0, r4
 8005e80:	f000 fabe 	bl	8006400 <USBD_StdEPReq>
      break;
 8005e84:	e7f8      	b.n	8005e78 <USBD_LL_SetupStage+0x3c>
      USBD_StdItfReq(pdev, &pdev->request);
 8005e86:	0029      	movs	r1, r5
 8005e88:	0020      	movs	r0, r4
 8005e8a:	f000 fa8b 	bl	80063a4 <USBD_StdItfReq>
      break;
 8005e8e:	e7f3      	b.n	8005e78 <USBD_LL_SetupStage+0x3c>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005e90:	237f      	movs	r3, #127	@ 0x7f
 8005e92:	0020      	movs	r0, r4
 8005e94:	4399      	bics	r1, r3
 8005e96:	f000 fe4f 	bl	8006b38 <USBD_LL_StallEP>
      break;
 8005e9a:	e7ed      	b.n	8005e78 <USBD_LL_SetupStage+0x3c>
 8005e9c:	000002ae 	.word	0x000002ae

08005ea0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005ea0:	b510      	push	{r4, lr}
 8005ea2:	0013      	movs	r3, r2
 8005ea4:	0004      	movs	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005ea6:	2900      	cmp	r1, #0
 8005ea8:	d108      	bne.n	8005ebc <USBD_LL_DataOutStage+0x1c>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005eaa:	20a5      	movs	r0, #165	@ 0xa5
 8005eac:	0080      	lsls	r0, r0, #2
 8005eae:	5822      	ldr	r2, [r4, r0]
 8005eb0:	2a03      	cmp	r2, #3
 8005eb2:	d013      	beq.n	8005edc <USBD_LL_DataOutStage+0x3c>
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005eb4:	2a05      	cmp	r2, #5
 8005eb6:	d023      	beq.n	8005f00 <USBD_LL_DataOutStage+0x60>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005eb8:	2000      	movs	r0, #0
 8005eba:	e00e      	b.n	8005eda <USBD_LL_DataOutStage+0x3a>
  else if ((pdev->pClass->DataOut != NULL) &&
 8005ebc:	23ad      	movs	r3, #173	@ 0xad
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	58c3      	ldr	r3, [r0, r3]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d007      	beq.n	8005ed8 <USBD_LL_DataOutStage+0x38>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005ec8:	22a7      	movs	r2, #167	@ 0xa7
 8005eca:	0092      	lsls	r2, r2, #2
  else if ((pdev->pClass->DataOut != NULL) &&
 8005ecc:	5c82      	ldrb	r2, [r0, r2]
 8005ece:	2a03      	cmp	r2, #3
 8005ed0:	d102      	bne.n	8005ed8 <USBD_LL_DataOutStage+0x38>
    pdev->pClass->DataOut(pdev, epnum);
 8005ed2:	4798      	blx	r3
  return USBD_OK;
 8005ed4:	2000      	movs	r0, #0
 8005ed6:	e000      	b.n	8005eda <USBD_LL_DataOutStage+0x3a>
    return USBD_FAIL;
 8005ed8:	2002      	movs	r0, #2
}
 8005eda:	bd10      	pop	{r4, pc}
      if (pep->rem_length > pep->maxpacket)
 8005edc:	0020      	movs	r0, r4
 8005ede:	3055      	adds	r0, #85	@ 0x55
 8005ee0:	30ff      	adds	r0, #255	@ 0xff
 8005ee2:	68c1      	ldr	r1, [r0, #12]
 8005ee4:	6902      	ldr	r2, [r0, #16]
 8005ee6:	4291      	cmp	r1, r2
 8005ee8:	d911      	bls.n	8005f0e <USBD_LL_DataOutStage+0x6e>
        pep->rem_length -= pep->maxpacket;
 8005eea:	1a89      	subs	r1, r1, r2
 8005eec:	60c1      	str	r1, [r0, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8005eee:	428a      	cmp	r2, r1
 8005ef0:	d81d      	bhi.n	8005f2e <USBD_LL_DataOutStage+0x8e>
 8005ef2:	b292      	uxth	r2, r2
 8005ef4:	0019      	movs	r1, r3
 8005ef6:	0020      	movs	r0, r4
 8005ef8:	f000 fb98 	bl	800662c <USBD_CtlContinueRx>
  return USBD_OK;
 8005efc:	2000      	movs	r0, #0
 8005efe:	e7ec      	b.n	8005eda <USBD_LL_DataOutStage+0x3a>
        pdev->ep0_state = USBD_EP0_IDLE;
 8005f00:	5021      	str	r1, [r4, r0]
        USBD_LL_StallEP(pdev, 0U);
 8005f02:	2100      	movs	r1, #0
 8005f04:	0020      	movs	r0, r4
 8005f06:	f000 fe17 	bl	8006b38 <USBD_LL_StallEP>
  return USBD_OK;
 8005f0a:	2000      	movs	r0, #0
 8005f0c:	e7e5      	b.n	8005eda <USBD_LL_DataOutStage+0x3a>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005f0e:	23ad      	movs	r3, #173	@ 0xad
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	58e3      	ldr	r3, [r4, r3]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d004      	beq.n	8005f24 <USBD_LL_DataOutStage+0x84>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005f1a:	22a7      	movs	r2, #167	@ 0xa7
 8005f1c:	0092      	lsls	r2, r2, #2
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005f1e:	5ca2      	ldrb	r2, [r4, r2]
 8005f20:	2a03      	cmp	r2, #3
 8005f22:	d006      	beq.n	8005f32 <USBD_LL_DataOutStage+0x92>
        USBD_CtlSendStatus(pdev);
 8005f24:	0020      	movs	r0, r4
 8005f26:	f000 fb89 	bl	800663c <USBD_CtlSendStatus>
  return USBD_OK;
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	e7d5      	b.n	8005eda <USBD_LL_DataOutStage+0x3a>
        USBD_CtlContinueRx(pdev, pdata,
 8005f2e:	b28a      	uxth	r2, r1
 8005f30:	e7e0      	b.n	8005ef4 <USBD_LL_DataOutStage+0x54>
          pdev->pClass->EP0_RxReady(pdev);
 8005f32:	0020      	movs	r0, r4
 8005f34:	4798      	blx	r3
 8005f36:	e7f5      	b.n	8005f24 <USBD_LL_DataOutStage+0x84>

08005f38 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f3a:	0004      	movs	r4, r0
 8005f3c:	0013      	movs	r3, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005f3e:	2900      	cmp	r1, #0
 8005f40:	d111      	bne.n	8005f66 <USBD_LL_DataInStage+0x2e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005f42:	22a5      	movs	r2, #165	@ 0xa5
 8005f44:	0092      	lsls	r2, r2, #2
 8005f46:	5882      	ldr	r2, [r0, r2]
 8005f48:	2a02      	cmp	r2, #2
 8005f4a:	d01e      	beq.n	8005f8a <USBD_LL_DataInStage+0x52>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005f4c:	2304      	movs	r3, #4
 8005f4e:	439a      	bics	r2, r3
 8005f50:	d102      	bne.n	8005f58 <USBD_LL_DataInStage+0x20>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005f52:	2180      	movs	r1, #128	@ 0x80
 8005f54:	f000 fdf0 	bl	8006b38 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005f58:	23a8      	movs	r3, #168	@ 0xa8
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	5ce2      	ldrb	r2, [r4, r3]
 8005f5e:	2a01      	cmp	r2, #1
 8005f60:	d010      	beq.n	8005f84 <USBD_LL_DataInStage+0x4c>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005f62:	2000      	movs	r0, #0
}
 8005f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 8005f66:	23ad      	movs	r3, #173	@ 0xad
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	58c3      	ldr	r3, [r0, r3]
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d006      	beq.n	8005f80 <USBD_LL_DataInStage+0x48>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005f72:	22a7      	movs	r2, #167	@ 0xa7
 8005f74:	0092      	lsls	r2, r2, #2
  else if ((pdev->pClass->DataIn != NULL) &&
 8005f76:	5c82      	ldrb	r2, [r0, r2]
 8005f78:	2a03      	cmp	r2, #3
 8005f7a:	d101      	bne.n	8005f80 <USBD_LL_DataInStage+0x48>
    pdev->pClass->DataIn(pdev, epnum);
 8005f7c:	4798      	blx	r3
 8005f7e:	e7f0      	b.n	8005f62 <USBD_LL_DataInStage+0x2a>
    return USBD_FAIL;
 8005f80:	2002      	movs	r0, #2
 8005f82:	e7ef      	b.n	8005f64 <USBD_LL_DataInStage+0x2c>
      pdev->dev_test_mode = 0U;
 8005f84:	2200      	movs	r2, #0
 8005f86:	54e2      	strb	r2, [r4, r3]
 8005f88:	e7eb      	b.n	8005f62 <USBD_LL_DataInStage+0x2a>
      if (pep->rem_length > pep->maxpacket)
 8005f8a:	6a02      	ldr	r2, [r0, #32]
 8005f8c:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8005f8e:	42aa      	cmp	r2, r5
 8005f90:	d827      	bhi.n	8005fe2 <USBD_LL_DataInStage+0xaa>
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005f92:	69c7      	ldr	r7, [r0, #28]
 8005f94:	0029      	movs	r1, r5
 8005f96:	0038      	movs	r0, r7
 8005f98:	f7fa f944 	bl	8000224 <__aeabi_uidivmod>
 8005f9c:	1e0e      	subs	r6, r1, #0
 8005f9e:	d10d      	bne.n	8005fbc <USBD_LL_DataInStage+0x84>
 8005fa0:	42bd      	cmp	r5, r7
 8005fa2:	d80b      	bhi.n	8005fbc <USBD_LL_DataInStage+0x84>
            (pep->total_length < pdev->ep0_data_len))
 8005fa4:	25a6      	movs	r5, #166	@ 0xa6
 8005fa6:	00ad      	lsls	r5, r5, #2
            (pep->total_length >= pep->maxpacket) &&
 8005fa8:	5963      	ldr	r3, [r4, r5]
 8005faa:	429f      	cmp	r7, r3
 8005fac:	d206      	bcs.n	8005fbc <USBD_LL_DataInStage+0x84>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005fae:	2200      	movs	r2, #0
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	0020      	movs	r0, r4
 8005fb4:	f000 fb20 	bl	80065f8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005fb8:	5166      	str	r6, [r4, r5]
 8005fba:	e018      	b.n	8005fee <USBD_LL_DataInStage+0xb6>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005fbc:	23ad      	movs	r3, #173	@ 0xad
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	58e3      	ldr	r3, [r4, r3]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d004      	beq.n	8005fd2 <USBD_LL_DataInStage+0x9a>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005fc8:	22a7      	movs	r2, #167	@ 0xa7
 8005fca:	0092      	lsls	r2, r2, #2
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005fcc:	5ca2      	ldrb	r2, [r4, r2]
 8005fce:	2a03      	cmp	r2, #3
 8005fd0:	d014      	beq.n	8005ffc <USBD_LL_DataInStage+0xc4>
          USBD_LL_StallEP(pdev, 0x80U);
 8005fd2:	2180      	movs	r1, #128	@ 0x80
 8005fd4:	0020      	movs	r0, r4
 8005fd6:	f000 fdaf 	bl	8006b38 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005fda:	0020      	movs	r0, r4
 8005fdc:	f000 fb3a 	bl	8006654 <USBD_CtlReceiveStatus>
 8005fe0:	e7ba      	b.n	8005f58 <USBD_LL_DataInStage+0x20>
        pep->rem_length -= pep->maxpacket;
 8005fe2:	1b52      	subs	r2, r2, r5
 8005fe4:	6202      	str	r2, [r0, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8005fe6:	0019      	movs	r1, r3
 8005fe8:	b292      	uxth	r2, r2
 8005fea:	f000 fb05 	bl	80065f8 <USBD_CtlContinueSendData>
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005fee:	2300      	movs	r3, #0
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	0020      	movs	r0, r4
 8005ff6:	f000 fded 	bl	8006bd4 <USBD_LL_PrepareReceive>
 8005ffa:	e7ad      	b.n	8005f58 <USBD_LL_DataInStage+0x20>
            pdev->pClass->EP0_TxSent(pdev);
 8005ffc:	0020      	movs	r0, r4
 8005ffe:	4798      	blx	r3
 8006000:	e7e7      	b.n	8005fd2 <USBD_LL_DataInStage+0x9a>
 8006002:	46c0      	nop			@ (mov r8, r8)

08006004 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006004:	b570      	push	{r4, r5, r6, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006006:	2340      	movs	r3, #64	@ 0x40
 8006008:	2200      	movs	r2, #0
 800600a:	2100      	movs	r1, #0
{
 800600c:	0004      	movs	r4, r0
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800600e:	f000 fd75 	bl	8006afc <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006012:	23ac      	movs	r3, #172	@ 0xac
 8006014:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006016:	2640      	movs	r6, #64	@ 0x40
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006018:	005b      	lsls	r3, r3, #1
 800601a:	50e5      	str	r5, [r4, r3]
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800601c:	330c      	adds	r3, #12
 800601e:	50e6      	str	r6, [r4, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006020:	3b25      	subs	r3, #37	@ 0x25
 8006022:	2200      	movs	r2, #0
 8006024:	3bff      	subs	r3, #255	@ 0xff
 8006026:	2180      	movs	r1, #128	@ 0x80
 8006028:	0020      	movs	r0, r4
 800602a:	f000 fd67 	bl	8006afc <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800602e:	23a7      	movs	r3, #167	@ 0xa7
  pdev->ep0_state = USBD_EP0_IDLE;
 8006030:	22a5      	movs	r2, #165	@ 0xa5
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006032:	009b      	lsls	r3, r3, #2
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006034:	61a5      	str	r5, [r4, #24]
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006036:	6266      	str	r6, [r4, #36]	@ 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006038:	54e5      	strb	r5, [r4, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800603a:	2300      	movs	r3, #0
 800603c:	0092      	lsls	r2, r2, #2
 800603e:	50a3      	str	r3, [r4, r2]
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;
 8006040:	3210      	adds	r2, #16
  pdev->dev_config = 0U;
 8006042:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8006044:	50a3      	str	r3, [r4, r2]

  if (pdev->pClassData)
 8006046:	23ae      	movs	r3, #174	@ 0xae
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	58e3      	ldr	r3, [r4, r3]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d006      	beq.n	800605e <USBD_LL_Reset+0x5a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006050:	23ad      	movs	r3, #173	@ 0xad
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	58e3      	ldr	r3, [r4, r3]
 8006056:	2100      	movs	r1, #0
 8006058:	0020      	movs	r0, r4
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	4798      	blx	r3
  }

  return USBD_OK;
}
 800605e:	2000      	movs	r0, #0
 8006060:	bd70      	pop	{r4, r5, r6, pc}
 8006062:	46c0      	nop			@ (mov r8, r8)

08006064 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8006064:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8006066:	2000      	movs	r0, #0
 8006068:	4770      	bx	lr
 800606a:	46c0      	nop			@ (mov r8, r8)

0800606c <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 800606c:	23a7      	movs	r3, #167	@ 0xa7
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	5cc1      	ldrb	r1, [r0, r3]
 8006072:	4a03      	ldr	r2, [pc, #12]	@ (8006080 <USBD_LL_Suspend+0x14>)
 8006074:	5481      	strb	r1, [r0, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006076:	2204      	movs	r2, #4
 8006078:	54c2      	strb	r2, [r0, r3]

  return USBD_OK;
}
 800607a:	2000      	movs	r0, #0
 800607c:	4770      	bx	lr
 800607e:	46c0      	nop			@ (mov r8, r8)
 8006080:	0000029d 	.word	0x0000029d

08006084 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006084:	23a7      	movs	r3, #167	@ 0xa7
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	5cc2      	ldrb	r2, [r0, r3]
 800608a:	2a04      	cmp	r2, #4
 800608c:	d102      	bne.n	8006094 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 800608e:	4a02      	ldr	r2, [pc, #8]	@ (8006098 <USBD_LL_Resume+0x14>)
 8006090:	5c82      	ldrb	r2, [r0, r2]
 8006092:	54c2      	strb	r2, [r0, r3]
  }

  return USBD_OK;
}
 8006094:	2000      	movs	r0, #0
 8006096:	4770      	bx	lr
 8006098:	0000029d 	.word	0x0000029d

0800609c <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800609c:	23a7      	movs	r3, #167	@ 0xa7
{
 800609e:	b510      	push	{r4, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	5cc3      	ldrb	r3, [r0, r3]
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d001      	beq.n	80060ac <USBD_LL_SOF+0x10>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 80060a8:	2000      	movs	r0, #0
 80060aa:	bd10      	pop	{r4, pc}
    if (pdev->pClass->SOF != NULL)
 80060ac:	23ad      	movs	r3, #173	@ 0xad
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	58c3      	ldr	r3, [r0, r3]
 80060b2:	69db      	ldr	r3, [r3, #28]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d0f7      	beq.n	80060a8 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
 80060b8:	4798      	blx	r3
 80060ba:	e7f5      	b.n	80060a8 <USBD_LL_SOF+0xc>

080060bc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80060bc:	2360      	movs	r3, #96	@ 0x60
 80060be:	780a      	ldrb	r2, [r1, #0]
 80060c0:	b570      	push	{r4, r5, r6, lr}
 80060c2:	4013      	ands	r3, r2
 80060c4:	000d      	movs	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80060c6:	0019      	movs	r1, r3
 80060c8:	22c0      	movs	r2, #192	@ 0xc0
 80060ca:	3920      	subs	r1, #32
{
 80060cc:	0004      	movs	r4, r0
 80060ce:	b082      	sub	sp, #8
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80060d0:	4211      	tst	r1, r2
 80060d2:	d013      	beq.n	80060fc <USBD_StdDevReq+0x40>
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00a      	beq.n	80060ee <USBD_StdDevReq+0x32>
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 80060d8:	2180      	movs	r1, #128	@ 0x80
 80060da:	0020      	movs	r0, r4
 80060dc:	f000 fd2c 	bl	8006b38 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80060e0:	2100      	movs	r1, #0
 80060e2:	0020      	movs	r0, r4
 80060e4:	f000 fd28 	bl	8006b38 <USBD_LL_StallEP>
}
 80060e8:	2000      	movs	r0, #0
 80060ea:	b002      	add	sp, #8
 80060ec:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 80060ee:	786b      	ldrb	r3, [r5, #1]
 80060f0:	2b09      	cmp	r3, #9
 80060f2:	d8f1      	bhi.n	80060d8 <USBD_StdDevReq+0x1c>
 80060f4:	4aa6      	ldr	r2, [pc, #664]	@ (8006390 <USBD_StdDevReq+0x2d4>)
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	58d3      	ldr	r3, [r2, r3]
 80060fa:	469f      	mov	pc, r3
      pdev->pClass->Setup(pdev, req);
 80060fc:	23ad      	movs	r3, #173	@ 0xad
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	58c3      	ldr	r3, [r0, r3]
 8006102:	0029      	movs	r1, r5
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	4798      	blx	r3
      break;
 8006108:	e7ee      	b.n	80060e8 <USBD_StdDevReq+0x2c>
  cfgidx = (uint8_t)(req->wValue);
 800610a:	78ab      	ldrb	r3, [r5, #2]
 800610c:	4da1      	ldr	r5, [pc, #644]	@ (8006394 <USBD_StdDevReq+0x2d8>)
 800610e:	702b      	strb	r3, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006110:	2b01      	cmp	r3, #1
 8006112:	d8e1      	bhi.n	80060d8 <USBD_StdDevReq+0x1c>
    switch (pdev->dev_state)
 8006114:	21a7      	movs	r1, #167	@ 0xa7
 8006116:	0089      	lsls	r1, r1, #2
 8006118:	5c42      	ldrb	r2, [r0, r1]
 800611a:	2a02      	cmp	r2, #2
 800611c:	d100      	bne.n	8006120 <USBD_StdDevReq+0x64>
 800611e:	e11a      	b.n	8006356 <USBD_StdDevReq+0x29a>
 8006120:	2a03      	cmp	r2, #3
 8006122:	d100      	bne.n	8006126 <USBD_StdDevReq+0x6a>
 8006124:	e105      	b.n	8006332 <USBD_StdDevReq+0x276>
  USBD_LL_StallEP(pdev, 0x80U);
 8006126:	2180      	movs	r1, #128	@ 0x80
 8006128:	f000 fd06 	bl	8006b38 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800612c:	2100      	movs	r1, #0
 800612e:	0020      	movs	r0, r4
 8006130:	f000 fd02 	bl	8006b38 <USBD_LL_StallEP>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006134:	0020      	movs	r0, r4
 8006136:	7829      	ldrb	r1, [r5, #0]
 8006138:	f7ff fe78 	bl	8005e2c <USBD_ClrClassConfig>
        break;
 800613c:	e7d4      	b.n	80060e8 <USBD_StdDevReq+0x2c>
  switch (pdev->dev_state)
 800613e:	23a7      	movs	r3, #167	@ 0xa7
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	5cc3      	ldrb	r3, [r0, r3]
 8006144:	3b01      	subs	r3, #1
 8006146:	2b02      	cmp	r3, #2
 8006148:	d8c6      	bhi.n	80060d8 <USBD_StdDevReq+0x1c>
      if (req->wLength != 0x2U)
 800614a:	88eb      	ldrh	r3, [r5, #6]
 800614c:	2b02      	cmp	r3, #2
 800614e:	d1c3      	bne.n	80060d8 <USBD_StdDevReq+0x1c>
      if (pdev->dev_remote_wakeup)
 8006150:	23a9      	movs	r3, #169	@ 0xa9
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	58c3      	ldr	r3, [r0, r3]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006156:	0001      	movs	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006158:	425a      	negs	r2, r3
 800615a:	4153      	adcs	r3, r2
 800615c:	2201      	movs	r2, #1
 800615e:	425b      	negs	r3, r3
 8006160:	4393      	bics	r3, r2
 8006162:	3303      	adds	r3, #3
 8006164:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006166:	310c      	adds	r1, #12
 8006168:	3201      	adds	r2, #1
 800616a:	f000 fa37 	bl	80065dc <USBD_CtlSendData>
      break;
 800616e:	e7bb      	b.n	80060e8 <USBD_StdDevReq+0x2c>
  switch (pdev->dev_state)
 8006170:	23a7      	movs	r3, #167	@ 0xa7
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	5cc3      	ldrb	r3, [r0, r3]
 8006176:	3b01      	subs	r3, #1
 8006178:	2b02      	cmp	r3, #2
 800617a:	d8ad      	bhi.n	80060d8 <USBD_StdDevReq+0x1c>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800617c:	886b      	ldrh	r3, [r5, #2]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d1b2      	bne.n	80060e8 <USBD_StdDevReq+0x2c>
        pdev->dev_remote_wakeup = 0U;
 8006182:	23a9      	movs	r3, #169	@ 0xa9
 8006184:	2200      	movs	r2, #0
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	50c2      	str	r2, [r0, r3]
        USBD_CtlSendStatus(pdev);
 800618a:	0020      	movs	r0, r4
 800618c:	f000 fa56 	bl	800663c <USBD_CtlSendStatus>
 8006190:	e7aa      	b.n	80060e8 <USBD_StdDevReq+0x2c>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006192:	886b      	ldrh	r3, [r5, #2]
 8006194:	2b01      	cmp	r3, #1
 8006196:	d1a7      	bne.n	80060e8 <USBD_StdDevReq+0x2c>
    pdev->dev_remote_wakeup = 1U;
 8006198:	22a9      	movs	r2, #169	@ 0xa9
 800619a:	0092      	lsls	r2, r2, #2
 800619c:	5083      	str	r3, [r0, r2]
    USBD_CtlSendStatus(pdev);
 800619e:	f000 fa4d 	bl	800663c <USBD_CtlSendStatus>
 80061a2:	e7a1      	b.n	80060e8 <USBD_StdDevReq+0x2c>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80061a4:	88ab      	ldrh	r3, [r5, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d000      	beq.n	80061ac <USBD_StdDevReq+0xf0>
 80061aa:	e795      	b.n	80060d8 <USBD_StdDevReq+0x1c>
 80061ac:	88eb      	ldrh	r3, [r5, #6]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d000      	beq.n	80061b4 <USBD_StdDevReq+0xf8>
 80061b2:	e791      	b.n	80060d8 <USBD_StdDevReq+0x1c>
 80061b4:	886d      	ldrh	r5, [r5, #2]
 80061b6:	2d7f      	cmp	r5, #127	@ 0x7f
 80061b8:	d900      	bls.n	80061bc <USBD_StdDevReq+0x100>
 80061ba:	e78d      	b.n	80060d8 <USBD_StdDevReq+0x1c>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061bc:	26a7      	movs	r6, #167	@ 0xa7
 80061be:	00b6      	lsls	r6, r6, #2
 80061c0:	5d82      	ldrb	r2, [r0, r6]
 80061c2:	2a03      	cmp	r2, #3
 80061c4:	d100      	bne.n	80061c8 <USBD_StdDevReq+0x10c>
 80061c6:	e787      	b.n	80060d8 <USBD_StdDevReq+0x1c>
      pdev->dev_address = dev_addr;
 80061c8:	4b73      	ldr	r3, [pc, #460]	@ (8006398 <USBD_StdDevReq+0x2dc>)
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80061ca:	b2ed      	uxtb	r5, r5
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80061cc:	0029      	movs	r1, r5
      pdev->dev_address = dev_addr;
 80061ce:	54c5      	strb	r5, [r0, r3]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80061d0:	f000 fce4 	bl	8006b9c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80061d4:	0020      	movs	r0, r4
 80061d6:	f000 fa31 	bl	800663c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80061da:	2d00      	cmp	r5, #0
 80061dc:	d100      	bne.n	80061e0 <USBD_StdDevReq+0x124>
 80061de:	e0d4      	b.n	800638a <USBD_StdDevReq+0x2ce>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80061e0:	2302      	movs	r3, #2
 80061e2:	55a3      	strb	r3, [r4, r6]
 80061e4:	e780      	b.n	80060e8 <USBD_StdDevReq+0x2c>
  uint16_t len = 0U;
 80061e6:	2300      	movs	r3, #0
 80061e8:	466a      	mov	r2, sp
 80061ea:	80d3      	strh	r3, [r2, #6]
  switch (req->wValue >> 8)
 80061ec:	886a      	ldrh	r2, [r5, #2]
 80061ee:	0a13      	lsrs	r3, r2, #8
 80061f0:	2b07      	cmp	r3, #7
 80061f2:	d900      	bls.n	80061f6 <USBD_StdDevReq+0x13a>
 80061f4:	e770      	b.n	80060d8 <USBD_StdDevReq+0x1c>
 80061f6:	4969      	ldr	r1, [pc, #420]	@ (800639c <USBD_StdDevReq+0x2e0>)
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	58cb      	ldr	r3, [r1, r3]
 80061fc:	469f      	mov	pc, r3
  if (req->wLength != 1U)
 80061fe:	88eb      	ldrh	r3, [r5, #6]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d000      	beq.n	8006206 <USBD_StdDevReq+0x14a>
 8006204:	e768      	b.n	80060d8 <USBD_StdDevReq+0x1c>
    switch (pdev->dev_state)
 8006206:	23a7      	movs	r3, #167	@ 0xa7
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	5cc3      	ldrb	r3, [r0, r3]
 800620c:	2b02      	cmp	r3, #2
 800620e:	d900      	bls.n	8006212 <USBD_StdDevReq+0x156>
 8006210:	e087      	b.n	8006322 <USBD_StdDevReq+0x266>
 8006212:	2b00      	cmp	r3, #0
 8006214:	d100      	bne.n	8006218 <USBD_StdDevReq+0x15c>
 8006216:	e75f      	b.n	80060d8 <USBD_StdDevReq+0x1c>
        pdev->dev_default_config = 0U;
 8006218:	2300      	movs	r3, #0
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800621a:	0001      	movs	r1, r0
 800621c:	2201      	movs	r2, #1
        pdev->dev_default_config = 0U;
 800621e:	6083      	str	r3, [r0, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006220:	3108      	adds	r1, #8
 8006222:	f000 f9db 	bl	80065dc <USBD_CtlSendData>
        break;
 8006226:	e75f      	b.n	80060e8 <USBD_StdDevReq+0x2c>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006228:	7c03      	ldrb	r3, [r0, #16]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d000      	beq.n	8006230 <USBD_StdDevReq+0x174>
 800622e:	e753      	b.n	80060d8 <USBD_StdDevReq+0x1c>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006230:	23ad      	movs	r3, #173	@ 0xad
 8006232:	466a      	mov	r2, sp
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	58c3      	ldr	r3, [r0, r3]
 8006238:	1d90      	adds	r0, r2, #6
 800623a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800623e:	2307      	movs	r3, #7
 8006240:	7043      	strb	r3, [r0, #1]
    if ((len != 0U) && (req->wLength != 0U))
 8006242:	466b      	mov	r3, sp
 8006244:	88da      	ldrh	r2, [r3, #6]
 8006246:	88eb      	ldrh	r3, [r5, #6]
 8006248:	2a00      	cmp	r2, #0
 800624a:	d00d      	beq.n	8006268 <USBD_StdDevReq+0x1ac>
 800624c:	2b00      	cmp	r3, #0
 800624e:	d09c      	beq.n	800618a <USBD_StdDevReq+0xce>
      len = MIN(len, req->wLength);
 8006250:	1c11      	adds	r1, r2, #0
 8006252:	429a      	cmp	r2, r3
 8006254:	d900      	bls.n	8006258 <USBD_StdDevReq+0x19c>
 8006256:	1c19      	adds	r1, r3, #0
 8006258:	466b      	mov	r3, sp
 800625a:	b28a      	uxth	r2, r1
 800625c:	80d9      	strh	r1, [r3, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800625e:	0001      	movs	r1, r0
 8006260:	0020      	movs	r0, r4
 8006262:	f000 f9bb 	bl	80065dc <USBD_CtlSendData>
 8006266:	88eb      	ldrh	r3, [r5, #6]
    if (req->wLength == 0U)
 8006268:	2b00      	cmp	r3, #0
 800626a:	d000      	beq.n	800626e <USBD_StdDevReq+0x1b2>
 800626c:	e73c      	b.n	80060e8 <USBD_StdDevReq+0x2c>
 800626e:	e78c      	b.n	800618a <USBD_StdDevReq+0xce>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006270:	7c03      	ldrb	r3, [r0, #16]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d000      	beq.n	8006278 <USBD_StdDevReq+0x1bc>
 8006276:	e72f      	b.n	80060d8 <USBD_StdDevReq+0x1c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006278:	23ad      	movs	r3, #173	@ 0xad
 800627a:	466a      	mov	r2, sp
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	58c3      	ldr	r3, [r0, r3]
 8006280:	1d90      	adds	r0, r2, #6
 8006282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006284:	4798      	blx	r3
  if (err != 0U)
 8006286:	e7dc      	b.n	8006242 <USBD_StdDevReq+0x186>
      switch ((uint8_t)(req->wValue))
 8006288:	b2d2      	uxtb	r2, r2
 800628a:	2a05      	cmp	r2, #5
 800628c:	d900      	bls.n	8006290 <USBD_StdDevReq+0x1d4>
 800628e:	e723      	b.n	80060d8 <USBD_StdDevReq+0x1c>
 8006290:	4b43      	ldr	r3, [pc, #268]	@ (80063a0 <USBD_StdDevReq+0x2e4>)
 8006292:	0092      	lsls	r2, r2, #2
 8006294:	589b      	ldr	r3, [r3, r2]
 8006296:	469f      	mov	pc, r3
      pdev->pClass->Setup(pdev, req);
 8006298:	23ad      	movs	r3, #173	@ 0xad
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800629a:	7c02      	ldrb	r2, [r0, #16]
      pdev->pClass->Setup(pdev, req);
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	58c3      	ldr	r3, [r0, r3]
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062a0:	2a00      	cmp	r2, #0
 80062a2:	d166      	bne.n	8006372 <USBD_StdDevReq+0x2b6>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80062a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80062a6:	466a      	mov	r2, sp
 80062a8:	1d90      	adds	r0, r2, #6
 80062aa:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80062ac:	2302      	movs	r3, #2
 80062ae:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80062b0:	e7c7      	b.n	8006242 <USBD_StdDevReq+0x186>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80062b2:	23ac      	movs	r3, #172	@ 0xac
 80062b4:	466a      	mov	r2, sp
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	58e3      	ldr	r3, [r4, r3]
 80062ba:	1d91      	adds	r1, r2, #6
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	7c00      	ldrb	r0, [r0, #16]
 80062c0:	4798      	blx	r3
  if (err != 0U)
 80062c2:	e7be      	b.n	8006242 <USBD_StdDevReq+0x186>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80062c4:	23ac      	movs	r3, #172	@ 0xac
 80062c6:	009b      	lsls	r3, r3, #2
 80062c8:	58c3      	ldr	r3, [r0, r3]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d100      	bne.n	80062d2 <USBD_StdDevReq+0x216>
 80062d0:	e702      	b.n	80060d8 <USBD_StdDevReq+0x1c>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80062d2:	466a      	mov	r2, sp
 80062d4:	7c20      	ldrb	r0, [r4, #16]
 80062d6:	1d91      	adds	r1, r2, #6
 80062d8:	4798      	blx	r3
  if (err != 0U)
 80062da:	e7b2      	b.n	8006242 <USBD_StdDevReq+0x186>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80062dc:	23ac      	movs	r3, #172	@ 0xac
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	58c3      	ldr	r3, [r0, r3]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1f4      	bne.n	80062d2 <USBD_StdDevReq+0x216>
 80062e8:	e6f6      	b.n	80060d8 <USBD_StdDevReq+0x1c>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80062ea:	23ac      	movs	r3, #172	@ 0xac
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	58c3      	ldr	r3, [r0, r3]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1ed      	bne.n	80062d2 <USBD_StdDevReq+0x216>
 80062f6:	e6ef      	b.n	80060d8 <USBD_StdDevReq+0x1c>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80062f8:	23ac      	movs	r3, #172	@ 0xac
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	58c3      	ldr	r3, [r0, r3]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d1e6      	bne.n	80062d2 <USBD_StdDevReq+0x216>
 8006304:	e6e8      	b.n	80060d8 <USBD_StdDevReq+0x1c>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006306:	23ac      	movs	r3, #172	@ 0xac
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	58c3      	ldr	r3, [r0, r3]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1df      	bne.n	80062d2 <USBD_StdDevReq+0x216>
 8006312:	e6e1      	b.n	80060d8 <USBD_StdDevReq+0x1c>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006314:	23ac      	movs	r3, #172	@ 0xac
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	58c3      	ldr	r3, [r0, r3]
 800631a:	699b      	ldr	r3, [r3, #24]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1d8      	bne.n	80062d2 <USBD_StdDevReq+0x216>
 8006320:	e6da      	b.n	80060d8 <USBD_StdDevReq+0x1c>
    switch (pdev->dev_state)
 8006322:	2b03      	cmp	r3, #3
 8006324:	d000      	beq.n	8006328 <USBD_StdDevReq+0x26c>
 8006326:	e6d7      	b.n	80060d8 <USBD_StdDevReq+0x1c>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006328:	2201      	movs	r2, #1
 800632a:	1d01      	adds	r1, r0, #4
 800632c:	f000 f956 	bl	80065dc <USBD_CtlSendData>
        break;
 8006330:	e6da      	b.n	80060e8 <USBD_StdDevReq+0x2c>
        if (cfgidx == 0U)
 8006332:	2b00      	cmp	r3, #0
 8006334:	d01f      	beq.n	8006376 <USBD_StdDevReq+0x2ba>
        else if (cfgidx != pdev->dev_config)
 8006336:	6841      	ldr	r1, [r0, #4]
 8006338:	2901      	cmp	r1, #1
 800633a:	d100      	bne.n	800633e <USBD_StdDevReq+0x282>
 800633c:	e725      	b.n	800618a <USBD_StdDevReq+0xce>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800633e:	b2c9      	uxtb	r1, r1
 8006340:	f7ff fd74 	bl	8005e2c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8006344:	7829      	ldrb	r1, [r5, #0]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006346:	0020      	movs	r0, r4
          pdev->dev_config = cfgidx;
 8006348:	6061      	str	r1, [r4, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800634a:	f7ff fd61 	bl	8005e10 <USBD_SetClassConfig>
 800634e:	2802      	cmp	r0, #2
 8006350:	d000      	beq.n	8006354 <USBD_StdDevReq+0x298>
 8006352:	e71a      	b.n	800618a <USBD_StdDevReq+0xce>
 8006354:	e6c0      	b.n	80060d8 <USBD_StdDevReq+0x1c>
        if (cfgidx)
 8006356:	2b00      	cmp	r3, #0
 8006358:	d100      	bne.n	800635c <USBD_StdDevReq+0x2a0>
 800635a:	e716      	b.n	800618a <USBD_StdDevReq+0xce>
          pdev->dev_config = cfgidx;
 800635c:	2301      	movs	r3, #1
 800635e:	6043      	str	r3, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006360:	3302      	adds	r3, #2
 8006362:	5443      	strb	r3, [r0, r1]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006364:	2101      	movs	r1, #1
 8006366:	f7ff fd53 	bl	8005e10 <USBD_SetClassConfig>
 800636a:	2802      	cmp	r0, #2
 800636c:	d000      	beq.n	8006370 <USBD_StdDevReq+0x2b4>
 800636e:	e70c      	b.n	800618a <USBD_StdDevReq+0xce>
 8006370:	e6b2      	b.n	80060d8 <USBD_StdDevReq+0x1c>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006374:	e797      	b.n	80062a6 <USBD_StdDevReq+0x1ea>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006376:	2202      	movs	r2, #2
 8006378:	5442      	strb	r2, [r0, r1]
          USBD_ClrClassConfig(pdev, cfgidx);
 800637a:	2100      	movs	r1, #0
          pdev->dev_config = cfgidx;
 800637c:	6043      	str	r3, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800637e:	f7ff fd55 	bl	8005e2c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8006382:	0020      	movs	r0, r4
 8006384:	f000 f95a 	bl	800663c <USBD_CtlSendStatus>
 8006388:	e6ae      	b.n	80060e8 <USBD_StdDevReq+0x2c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800638a:	2301      	movs	r3, #1
 800638c:	55a3      	strb	r3, [r4, r6]
 800638e:	e6ab      	b.n	80060e8 <USBD_StdDevReq+0x2c>
 8006390:	08006cc8 	.word	0x08006cc8
 8006394:	20001544 	.word	0x20001544
 8006398:	0000029e 	.word	0x0000029e
 800639c:	08006cf0 	.word	0x08006cf0
 80063a0:	08006d10 	.word	0x08006d10

080063a4 <USBD_StdItfReq>:
{
 80063a4:	2260      	movs	r2, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80063a6:	780b      	ldrb	r3, [r1, #0]
{
 80063a8:	b570      	push	{r4, r5, r6, lr}
 80063aa:	401a      	ands	r2, r3
 80063ac:	0004      	movs	r4, r0
 80063ae:	000d      	movs	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80063b0:	065b      	lsls	r3, r3, #25
 80063b2:	d50b      	bpl.n	80063cc <USBD_StdItfReq+0x28>
 80063b4:	2a40      	cmp	r2, #64	@ 0x40
 80063b6:	d009      	beq.n	80063cc <USBD_StdItfReq+0x28>
  USBD_LL_StallEP(pdev, 0x80U);
 80063b8:	2180      	movs	r1, #128	@ 0x80
 80063ba:	0020      	movs	r0, r4
 80063bc:	f000 fbbc 	bl	8006b38 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80063c0:	2100      	movs	r1, #0
 80063c2:	0020      	movs	r0, r4
 80063c4:	f000 fbb8 	bl	8006b38 <USBD_LL_StallEP>
}
 80063c8:	2000      	movs	r0, #0
 80063ca:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 80063cc:	23a7      	movs	r3, #167	@ 0xa7
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	5ce3      	ldrb	r3, [r4, r3]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	d8ef      	bhi.n	80063b8 <USBD_StdItfReq+0x14>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80063d8:	792b      	ldrb	r3, [r5, #4]
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d8ec      	bhi.n	80063b8 <USBD_StdItfReq+0x14>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80063de:	23ad      	movs	r3, #173	@ 0xad
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	58e3      	ldr	r3, [r4, r3]
 80063e4:	0029      	movs	r1, r5
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	0020      	movs	r0, r4
 80063ea:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80063ec:	88eb      	ldrh	r3, [r5, #6]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1ea      	bne.n	80063c8 <USBD_StdItfReq+0x24>
 80063f2:	2800      	cmp	r0, #0
 80063f4:	d1e8      	bne.n	80063c8 <USBD_StdItfReq+0x24>
              USBD_CtlSendStatus(pdev);
 80063f6:	0020      	movs	r0, r4
 80063f8:	f000 f920 	bl	800663c <USBD_CtlSendStatus>
 80063fc:	e7e4      	b.n	80063c8 <USBD_StdItfReq+0x24>
 80063fe:	46c0      	nop			@ (mov r8, r8)

08006400 <USBD_StdEPReq>:
{
 8006400:	2360      	movs	r3, #96	@ 0x60
 8006402:	780a      	ldrb	r2, [r1, #0]
 8006404:	b570      	push	{r4, r5, r6, lr}
 8006406:	4013      	ands	r3, r2
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006408:	001c      	movs	r4, r3
 800640a:	22c0      	movs	r2, #192	@ 0xc0
 800640c:	3c20      	subs	r4, #32
{
 800640e:	0005      	movs	r5, r0
  ep_addr  = LOBYTE(req->wIndex);
 8006410:	8888      	ldrh	r0, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006412:	4214      	tst	r4, r2
 8006414:	d03d      	beq.n	8006492 <USBD_StdEPReq+0x92>
 8006416:	2b00      	cmp	r3, #0
 8006418:	d009      	beq.n	800642e <USBD_StdEPReq+0x2e>
  USBD_LL_StallEP(pdev, 0x80U);
 800641a:	2180      	movs	r1, #128	@ 0x80
 800641c:	0028      	movs	r0, r5
 800641e:	f000 fb8b 	bl	8006b38 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006422:	2100      	movs	r1, #0
 8006424:	0028      	movs	r0, r5
 8006426:	f000 fb87 	bl	8006b38 <USBD_LL_StallEP>
}
 800642a:	2000      	movs	r0, #0
 800642c:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 800642e:	784b      	ldrb	r3, [r1, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8006430:	b2c2      	uxtb	r2, r0
      switch (req->bRequest)
 8006432:	2b01      	cmp	r3, #1
 8006434:	d048      	beq.n	80064c8 <USBD_StdEPReq+0xc8>
 8006436:	2b03      	cmp	r3, #3
 8006438:	d032      	beq.n	80064a0 <USBD_StdEPReq+0xa0>
 800643a:	2b00      	cmp	r3, #0
 800643c:	d1ed      	bne.n	800641a <USBD_StdEPReq+0x1a>
          switch (pdev->dev_state)
 800643e:	23a7      	movs	r3, #167	@ 0xa7
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	5ceb      	ldrb	r3, [r5, r3]
 8006444:	2b02      	cmp	r3, #2
 8006446:	d05b      	beq.n	8006500 <USBD_StdEPReq+0x100>
 8006448:	2b03      	cmp	r3, #3
 800644a:	d1e6      	bne.n	800641a <USBD_StdEPReq+0x1a>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800644c:	210f      	movs	r1, #15
 800644e:	4011      	ands	r1, r2
 8006450:	008b      	lsls	r3, r1, #2
 8006452:	185b      	adds	r3, r3, r1
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	18eb      	adds	r3, r5, r3
              if ((ep_addr & 0x80U) == 0x80U)
 8006458:	0600      	lsls	r0, r0, #24
 800645a:	d462      	bmi.n	8006522 <USBD_StdEPReq+0x122>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800645c:	3359      	adds	r3, #89	@ 0x59
 800645e:	33ff      	adds	r3, #255	@ 0xff
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0d9      	beq.n	800641a <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006466:	0094      	lsls	r4, r2, #2
 8006468:	18a4      	adds	r4, r4, r2
 800646a:	00a4      	lsls	r4, r4, #2
 800646c:	3455      	adds	r4, #85	@ 0x55
 800646e:	34ff      	adds	r4, #255	@ 0xff
 8006470:	192c      	adds	r4, r5, r4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006472:	2a00      	cmp	r2, #0
 8006474:	d062      	beq.n	800653c <USBD_StdEPReq+0x13c>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006476:	0011      	movs	r1, r2
 8006478:	0028      	movs	r0, r5
 800647a:	f000 fb79 	bl	8006b70 <USBD_LL_IsStallEP>
 800647e:	2800      	cmp	r0, #0
 8006480:	d064      	beq.n	800654c <USBD_StdEPReq+0x14c>
                pep->status = 0x0001U;
 8006482:	2301      	movs	r3, #1
 8006484:	6023      	str	r3, [r4, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006486:	2202      	movs	r2, #2
 8006488:	0021      	movs	r1, r4
 800648a:	0028      	movs	r0, r5
 800648c:	f000 f8a6 	bl	80065dc <USBD_CtlSendData>
              break;
 8006490:	e7cb      	b.n	800642a <USBD_StdEPReq+0x2a>
      pdev->pClass->Setup(pdev, req);
 8006492:	23ad      	movs	r3, #173	@ 0xad
 8006494:	009b      	lsls	r3, r3, #2
 8006496:	58eb      	ldr	r3, [r5, r3]
 8006498:	0028      	movs	r0, r5
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	4798      	blx	r3
      break;
 800649e:	e7c4      	b.n	800642a <USBD_StdEPReq+0x2a>
          switch (pdev->dev_state)
 80064a0:	23a7      	movs	r3, #167	@ 0xa7
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	5ceb      	ldrb	r3, [r5, r3]
 80064a6:	2b02      	cmp	r3, #2
 80064a8:	d01e      	beq.n	80064e8 <USBD_StdEPReq+0xe8>
 80064aa:	2b03      	cmp	r3, #3
 80064ac:	d1b5      	bne.n	800641a <USBD_StdEPReq+0x1a>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80064ae:	884b      	ldrh	r3, [r1, #2]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d115      	bne.n	80064e0 <USBD_StdEPReq+0xe0>
                if ((ep_addr != 0x00U) &&
 80064b4:	0653      	lsls	r3, r2, #25
 80064b6:	d013      	beq.n	80064e0 <USBD_StdEPReq+0xe0>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80064b8:	88cb      	ldrh	r3, [r1, #6]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d110      	bne.n	80064e0 <USBD_StdEPReq+0xe0>
                  USBD_LL_StallEP(pdev, ep_addr);
 80064be:	0011      	movs	r1, r2
 80064c0:	0028      	movs	r0, r5
 80064c2:	f000 fb39 	bl	8006b38 <USBD_LL_StallEP>
 80064c6:	e00b      	b.n	80064e0 <USBD_StdEPReq+0xe0>
          switch (pdev->dev_state)
 80064c8:	23a7      	movs	r3, #167	@ 0xa7
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	5ceb      	ldrb	r3, [r5, r3]
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d00a      	beq.n	80064e8 <USBD_StdEPReq+0xe8>
 80064d2:	2b03      	cmp	r3, #3
 80064d4:	d1a1      	bne.n	800641a <USBD_StdEPReq+0x1a>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80064d6:	884b      	ldrh	r3, [r1, #2]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1a6      	bne.n	800642a <USBD_StdEPReq+0x2a>
                if ((ep_addr & 0x7FU) != 0x00U)
 80064dc:	0653      	lsls	r3, r2, #25
 80064de:	d130      	bne.n	8006542 <USBD_StdEPReq+0x142>
              USBD_CtlSendStatus(pdev);
 80064e0:	0028      	movs	r0, r5
 80064e2:	f000 f8ab 	bl	800663c <USBD_CtlSendStatus>
              break;
 80064e6:	e7a0      	b.n	800642a <USBD_StdEPReq+0x2a>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80064e8:	0653      	lsls	r3, r2, #25
 80064ea:	d100      	bne.n	80064ee <USBD_StdEPReq+0xee>
 80064ec:	e795      	b.n	800641a <USBD_StdEPReq+0x1a>
                USBD_LL_StallEP(pdev, ep_addr);
 80064ee:	0011      	movs	r1, r2
 80064f0:	0028      	movs	r0, r5
 80064f2:	f000 fb21 	bl	8006b38 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80064f6:	2180      	movs	r1, #128	@ 0x80
 80064f8:	0028      	movs	r0, r5
 80064fa:	f000 fb1d 	bl	8006b38 <USBD_LL_StallEP>
 80064fe:	e794      	b.n	800642a <USBD_StdEPReq+0x2a>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006500:	0652      	lsls	r2, r2, #25
 8006502:	d000      	beq.n	8006506 <USBD_StdEPReq+0x106>
 8006504:	e789      	b.n	800641a <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006506:	0029      	movs	r1, r5
 8006508:	3155      	adds	r1, #85	@ 0x55
 800650a:	31ff      	adds	r1, #255	@ 0xff
 800650c:	0600      	lsls	r0, r0, #24
 800650e:	d501      	bpl.n	8006514 <USBD_StdEPReq+0x114>
 8006510:	3941      	subs	r1, #65	@ 0x41
 8006512:	39ff      	subs	r1, #255	@ 0xff
              pep->status = 0x0000U;
 8006514:	2300      	movs	r3, #0
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006516:	2202      	movs	r2, #2
 8006518:	0028      	movs	r0, r5
              pep->status = 0x0000U;
 800651a:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800651c:	f000 f85e 	bl	80065dc <USBD_CtlSendData>
              break;
 8006520:	e783      	b.n	800642a <USBD_StdEPReq+0x2a>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d100      	bne.n	800652a <USBD_StdEPReq+0x12a>
 8006528:	e777      	b.n	800641a <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800652a:	237f      	movs	r3, #127	@ 0x7f
 800652c:	4013      	ands	r3, r2
 800652e:	3301      	adds	r3, #1
 8006530:	009c      	lsls	r4, r3, #2
 8006532:	18e4      	adds	r4, r4, r3
 8006534:	00a4      	lsls	r4, r4, #2
 8006536:	192c      	adds	r4, r5, r4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006538:	2a80      	cmp	r2, #128	@ 0x80
 800653a:	d19c      	bne.n	8006476 <USBD_StdEPReq+0x76>
                pep->status = 0x0000U;
 800653c:	2300      	movs	r3, #0
 800653e:	6023      	str	r3, [r4, #0]
 8006540:	e7a1      	b.n	8006486 <USBD_StdEPReq+0x86>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8006542:	0011      	movs	r1, r2
 8006544:	0028      	movs	r0, r5
 8006546:	f000 fb05 	bl	8006b54 <USBD_LL_ClearStallEP>
 800654a:	e7c9      	b.n	80064e0 <USBD_StdEPReq+0xe0>
                pep->status = 0x0000U;
 800654c:	6020      	str	r0, [r4, #0]
 800654e:	e79a      	b.n	8006486 <USBD_StdEPReq+0x86>

08006550 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8006550:	780b      	ldrb	r3, [r1, #0]
 8006552:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006554:	784b      	ldrb	r3, [r1, #1]
 8006556:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006558:	78cb      	ldrb	r3, [r1, #3]
 800655a:	788a      	ldrb	r2, [r1, #2]
 800655c:	021b      	lsls	r3, r3, #8
 800655e:	4313      	orrs	r3, r2
 8006560:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006562:	794b      	ldrb	r3, [r1, #5]
 8006564:	790a      	ldrb	r2, [r1, #4]
 8006566:	021b      	lsls	r3, r3, #8
 8006568:	4313      	orrs	r3, r2
 800656a:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800656c:	79cb      	ldrb	r3, [r1, #7]
 800656e:	798a      	ldrb	r2, [r1, #6]
 8006570:	021b      	lsls	r3, r3, #8
 8006572:	4313      	orrs	r3, r2
 8006574:	80c3      	strh	r3, [r0, #6]
}
 8006576:	4770      	bx	lr

08006578 <USBD_CtlError>:
{
 8006578:	b510      	push	{r4, lr}
 800657a:	0004      	movs	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 800657c:	2180      	movs	r1, #128	@ 0x80
 800657e:	f000 fadb 	bl	8006b38 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006582:	2100      	movs	r1, #0
 8006584:	0020      	movs	r0, r4
 8006586:	f000 fad7 	bl	8006b38 <USBD_LL_StallEP>
}
 800658a:	bd10      	pop	{r4, pc}

0800658c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800658c:	b570      	push	{r4, r5, r6, lr}
 800658e:	0004      	movs	r4, r0
 8006590:	000d      	movs	r5, r1
 8006592:	0016      	movs	r6, r2
  uint8_t idx = 0U;

  if (desc != NULL)
 8006594:	2800      	cmp	r0, #0
 8006596:	d01d      	beq.n	80065d4 <USBD_GetString+0x48>
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 8006598:	7803      	ldrb	r3, [r0, #0]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d01b      	beq.n	80065d6 <USBD_GetString+0x4a>
 800659e:	3001      	adds	r0, #1
 80065a0:	f7f9 fdb2 	bl	8000108 <strlen>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80065a4:	3001      	adds	r0, #1
 80065a6:	b2c3      	uxtb	r3, r0
 80065a8:	3301      	adds	r3, #1
 80065aa:	005b      	lsls	r3, r3, #1
 80065ac:	b2da      	uxtb	r2, r3
 80065ae:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80065b0:	2303      	movs	r3, #3
    unicode[idx++] = *(uint8_t *)(void *)len;
 80065b2:	702a      	strb	r2, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80065b4:	706b      	strb	r3, [r5, #1]
    while (*desc != '\0')
 80065b6:	7820      	ldrb	r0, [r4, #0]
 80065b8:	2800      	cmp	r0, #0
 80065ba:	d00b      	beq.n	80065d4 <USBD_GetString+0x48>
      unicode[idx++] =  0U;
 80065bc:	2100      	movs	r1, #0
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80065be:	3b01      	subs	r3, #1
      unicode[idx++] = *desc++;
 80065c0:	1c5a      	adds	r2, r3, #1
 80065c2:	b2d2      	uxtb	r2, r2
 80065c4:	54e8      	strb	r0, [r5, r3]
 80065c6:	3401      	adds	r4, #1
      unicode[idx++] =  0U;
 80065c8:	54a9      	strb	r1, [r5, r2]
    while (*desc != '\0')
 80065ca:	7820      	ldrb	r0, [r4, #0]
      unicode[idx++] =  0U;
 80065cc:	3302      	adds	r3, #2
 80065ce:	b2db      	uxtb	r3, r3
    while (*desc != '\0')
 80065d0:	2800      	cmp	r0, #0
 80065d2:	d1f5      	bne.n	80065c0 <USBD_GetString+0x34>
}
 80065d4:	bd70      	pop	{r4, r5, r6, pc}
  while (*buf != '\0')
 80065d6:	2202      	movs	r2, #2
 80065d8:	2302      	movs	r3, #2
 80065da:	e7e8      	b.n	80065ae <USBD_GetString+0x22>

080065dc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80065dc:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80065de:	22a5      	movs	r2, #165	@ 0xa5
{
 80065e0:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80065e2:	2402      	movs	r4, #2
 80065e4:	0092      	lsls	r2, r2, #2
 80065e6:	5084      	str	r4, [r0, r2]
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80065e8:	000a      	movs	r2, r1
  pdev->ep_in[0].total_length = len;
 80065ea:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80065ec:	2100      	movs	r1, #0
  pdev->ep_in[0].rem_length   = len;
 80065ee:	6203      	str	r3, [r0, #32]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80065f0:	f000 fae2 	bl	8006bb8 <USBD_LL_Transmit>

  return USBD_OK;
}
 80065f4:	2000      	movs	r0, #0
 80065f6:	bd10      	pop	{r4, pc}

080065f8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80065f8:	b510      	push	{r4, lr}
 80065fa:	0013      	movs	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80065fc:	000a      	movs	r2, r1
 80065fe:	2100      	movs	r1, #0
 8006600:	f000 fada 	bl	8006bb8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006604:	2000      	movs	r0, #0
 8006606:	bd10      	pop	{r4, pc}

08006608 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8006608:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800660a:	22a5      	movs	r2, #165	@ 0xa5
{
 800660c:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800660e:	2403      	movs	r4, #3
 8006610:	0092      	lsls	r2, r2, #2
 8006612:	5084      	str	r4, [r0, r2]
  pdev->ep_out[0].total_length = len;
 8006614:	3a39      	subs	r2, #57	@ 0x39
 8006616:	3aff      	subs	r2, #255	@ 0xff
 8006618:	5083      	str	r3, [r0, r2]
  pdev->ep_out[0].rem_length   = len;
 800661a:	3204      	adds	r2, #4
 800661c:	5083      	str	r3, [r0, r2]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800661e:	000a      	movs	r2, r1
 8006620:	2100      	movs	r1, #0
 8006622:	f000 fad7 	bl	8006bd4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006626:	2000      	movs	r0, #0
 8006628:	bd10      	pop	{r4, pc}
 800662a:	46c0      	nop			@ (mov r8, r8)

0800662c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800662c:	b510      	push	{r4, lr}
 800662e:	0013      	movs	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006630:	000a      	movs	r2, r1
 8006632:	2100      	movs	r1, #0
 8006634:	f000 face 	bl	8006bd4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006638:	2000      	movs	r0, #0
 800663a:	bd10      	pop	{r4, pc}

0800663c <USBD_CtlSendStatus>:
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800663c:	23a5      	movs	r3, #165	@ 0xa5
 800663e:	2204      	movs	r2, #4
{
 8006640:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006646:	2100      	movs	r1, #0
 8006648:	2300      	movs	r3, #0
 800664a:	2200      	movs	r2, #0
 800664c:	f000 fab4 	bl	8006bb8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006650:	2000      	movs	r0, #0
 8006652:	bd10      	pop	{r4, pc}

08006654 <USBD_CtlReceiveStatus>:
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006654:	23a5      	movs	r3, #165	@ 0xa5
 8006656:	2205      	movs	r2, #5
{
 8006658:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800665e:	2100      	movs	r1, #0
 8006660:	2300      	movs	r3, #0
 8006662:	2200      	movs	r2, #0
 8006664:	f000 fab6 	bl	8006bd4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006668:	2000      	movs	r0, #0
 800666a:	bd10      	pop	{r4, pc}

0800666c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800666c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800666e:	4c1a      	ldr	r4, [pc, #104]	@ (80066d8 <MX_USB_DEVICE_Init+0x6c>)
 8006670:	2200      	movs	r2, #0
 8006672:	0020      	movs	r0, r4
 8006674:	4919      	ldr	r1, [pc, #100]	@ (80066dc <MX_USB_DEVICE_Init+0x70>)
 8006676:	f7ff fba1 	bl	8005dbc <USBD_Init>
 800667a:	2800      	cmp	r0, #0
 800667c:	d111      	bne.n	80066a2 <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800667e:	0020      	movs	r0, r4
 8006680:	4917      	ldr	r1, [pc, #92]	@ (80066e0 <MX_USB_DEVICE_Init+0x74>)
 8006682:	f7ff fbb5 	bl	8005df0 <USBD_RegisterClass>
 8006686:	2800      	cmp	r0, #0
 8006688:	d113      	bne.n	80066b2 <MX_USB_DEVICE_Init+0x46>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800668a:	0020      	movs	r0, r4
 800668c:	4915      	ldr	r1, [pc, #84]	@ (80066e4 <MX_USB_DEVICE_Init+0x78>)
 800668e:	f7ff fb5d 	bl	8005d4c <USBD_CDC_RegisterInterface>
 8006692:	2800      	cmp	r0, #0
 8006694:	d115      	bne.n	80066c2 <MX_USB_DEVICE_Init+0x56>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006696:	0020      	movs	r0, r4
 8006698:	f7ff fbb4 	bl	8005e04 <USBD_Start>
 800669c:	2800      	cmp	r0, #0
 800669e:	d117      	bne.n	80066d0 <MX_USB_DEVICE_Init+0x64>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80066a0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80066a2:	f7fa ff53 	bl	800154c <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80066a6:	0020      	movs	r0, r4
 80066a8:	490d      	ldr	r1, [pc, #52]	@ (80066e0 <MX_USB_DEVICE_Init+0x74>)
 80066aa:	f7ff fba1 	bl	8005df0 <USBD_RegisterClass>
 80066ae:	2800      	cmp	r0, #0
 80066b0:	d0eb      	beq.n	800668a <MX_USB_DEVICE_Init+0x1e>
    Error_Handler();
 80066b2:	f7fa ff4b 	bl	800154c <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80066b6:	0020      	movs	r0, r4
 80066b8:	490a      	ldr	r1, [pc, #40]	@ (80066e4 <MX_USB_DEVICE_Init+0x78>)
 80066ba:	f7ff fb47 	bl	8005d4c <USBD_CDC_RegisterInterface>
 80066be:	2800      	cmp	r0, #0
 80066c0:	d0e9      	beq.n	8006696 <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 80066c2:	f7fa ff43 	bl	800154c <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80066c6:	0020      	movs	r0, r4
 80066c8:	f7ff fb9c 	bl	8005e04 <USBD_Start>
 80066cc:	2800      	cmp	r0, #0
 80066ce:	d0e7      	beq.n	80066a0 <MX_USB_DEVICE_Init+0x34>
    Error_Handler();
 80066d0:	f7fa ff3c 	bl	800154c <Error_Handler>
}
 80066d4:	e7e4      	b.n	80066a0 <MX_USB_DEVICE_Init+0x34>
 80066d6:	46c0      	nop			@ (mov r8, r8)
 80066d8:	20001548 	.word	0x20001548
 80066dc:	20000160 	.word	0x20000160
 80066e0:	200000d8 	.word	0x200000d8
 80066e4:	2000011c 	.word	0x2000011c

080066e8 <CDC_DeInit_FS>:
 */
static int8_t CDC_DeInit_FS(void) {
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
	/* USER CODE END 4 */
}
 80066e8:	2000      	movs	r0, #0
 80066ea:	4770      	bx	lr

080066ec <CDC_Control_FS>:
			break;
	}

	return (USBD_OK);
	/* USER CODE END 5 */
}
 80066ec:	2000      	movs	r0, #0
 80066ee:	4770      	bx	lr

080066f0 <CDC_Receive_FS>:
 *
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len) {
 80066f0:	b570      	push	{r4, r5, r6, lr}
 80066f2:	000e      	movs	r6, r1
 80066f4:	0004      	movs	r4, r0
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80066f6:	4d0f      	ldr	r5, [pc, #60]	@ (8006734 <CDC_Receive_FS+0x44>)
 80066f8:	0001      	movs	r1, r0
 80066fa:	0028      	movs	r0, r5
 80066fc:	f7ff fb3c 	bl	8005d78 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006700:	0028      	movs	r0, r5
 8006702:	f7ff fb41 	bl	8005d88 <USBD_CDC_ReceivePacket>

	memset(comSerialBuffer, '\0', 64);          // 1) clear our application buffer
 8006706:	4d0c      	ldr	r5, [pc, #48]	@ (8006738 <CDC_Receive_FS+0x48>)
 8006708:	2240      	movs	r2, #64	@ 0x40
 800670a:	0028      	movs	r0, r5
 800670c:	2100      	movs	r1, #0
 800670e:	f000 fa7d 	bl	8006c0c <memset>
	uint8_t len = (uint8_t) *Len;       		// 2) get the actual received length
	memcpy(comSerialBuffer, Buf, len);          // 3) copy data from USB buffer to our buffer
 8006712:	7836      	ldrb	r6, [r6, #0]
 8006714:	0021      	movs	r1, r4
 8006716:	0032      	movs	r2, r6
 8006718:	0028      	movs	r0, r5
 800671a:	f000 faa3 	bl	8006c64 <memcpy>
	memset(Buf, '\0', len);             		// 4) clear the USB buffer too (prevents stale data)
 800671e:	0032      	movs	r2, r6
 8006720:	2100      	movs	r1, #0
 8006722:	0020      	movs	r0, r4
 8006724:	f000 fa72 	bl	8006c0c <memset>
	newComSerialReceived = TRUE;
 8006728:	2201      	movs	r2, #1
 800672a:	4b04      	ldr	r3, [pc, #16]	@ (800673c <CDC_Receive_FS+0x4c>)

	return (USBD_OK);
	/* USER CODE END 6 */
}
 800672c:	2000      	movs	r0, #0
	newComSerialReceived = TRUE;
 800672e:	701a      	strb	r2, [r3, #0]
}
 8006730:	bd70      	pop	{r4, r5, r6, pc}
 8006732:	46c0      	nop			@ (mov r8, r8)
 8006734:	20001548 	.word	0x20001548
 8006738:	20000240 	.word	0x20000240
 800673c:	200001a8 	.word	0x200001a8

08006740 <CDC_Init_FS>:
static int8_t CDC_Init_FS(void) {
 8006740:	b510      	push	{r4, lr}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006742:	4c06      	ldr	r4, [pc, #24]	@ (800675c <CDC_Init_FS+0x1c>)
 8006744:	2200      	movs	r2, #0
 8006746:	0020      	movs	r0, r4
 8006748:	4905      	ldr	r1, [pc, #20]	@ (8006760 <CDC_Init_FS+0x20>)
 800674a:	f7ff fb09 	bl	8005d60 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800674e:	0020      	movs	r0, r4
 8006750:	4904      	ldr	r1, [pc, #16]	@ (8006764 <CDC_Init_FS+0x24>)
 8006752:	f7ff fb11 	bl	8005d78 <USBD_CDC_SetRxBuffer>
}
 8006756:	2000      	movs	r0, #0
 8006758:	bd10      	pop	{r4, pc}
 800675a:	46c0      	nop			@ (mov r8, r8)
 800675c:	20001548 	.word	0x20001548
 8006760:	2000180c 	.word	0x2000180c
 8006764:	20001c0c 	.word	0x20001c0c

08006768 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006768:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
 800676a:	4801      	ldr	r0, [pc, #4]	@ (8006770 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800676c:	800b      	strh	r3, [r1, #0]
}
 800676e:	4770      	bx	lr
 8006770:	2000014c 	.word	0x2000014c

08006774 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006774:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
 8006776:	4801      	ldr	r0, [pc, #4]	@ (800677c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8006778:	800b      	strh	r3, [r1, #0]
}
 800677a:	4770      	bx	lr
 800677c:	20000148 	.word	0x20000148

08006780 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006780:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006782:	4c04      	ldr	r4, [pc, #16]	@ (8006794 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8006784:	000a      	movs	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006786:	0021      	movs	r1, r4
 8006788:	4803      	ldr	r0, [pc, #12]	@ (8006798 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800678a:	f7ff feff 	bl	800658c <USBD_GetString>
  return USBD_StrDesc;
}
 800678e:	0020      	movs	r0, r4
 8006790:	bd10      	pop	{r4, pc}
 8006792:	46c0      	nop			@ (mov r8, r8)
 8006794:	2000200c 	.word	0x2000200c
 8006798:	08006d28 	.word	0x08006d28

0800679c <USBD_FS_ProductStrDescriptor>:
{
 800679c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800679e:	4c04      	ldr	r4, [pc, #16]	@ (80067b0 <USBD_FS_ProductStrDescriptor+0x14>)
{
 80067a0:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80067a2:	0021      	movs	r1, r4
 80067a4:	4803      	ldr	r0, [pc, #12]	@ (80067b4 <USBD_FS_ProductStrDescriptor+0x18>)
 80067a6:	f7ff fef1 	bl	800658c <USBD_GetString>
}
 80067aa:	0020      	movs	r0, r4
 80067ac:	bd10      	pop	{r4, pc}
 80067ae:	46c0      	nop			@ (mov r8, r8)
 80067b0:	2000200c 	.word	0x2000200c
 80067b4:	08006d34 	.word	0x08006d34

080067b8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80067b8:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80067ba:	4c04      	ldr	r4, [pc, #16]	@ (80067cc <USBD_FS_ConfigStrDescriptor+0x14>)
{
 80067bc:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80067be:	0021      	movs	r1, r4
 80067c0:	4803      	ldr	r0, [pc, #12]	@ (80067d0 <USBD_FS_ConfigStrDescriptor+0x18>)
 80067c2:	f7ff fee3 	bl	800658c <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 80067c6:	0020      	movs	r0, r4
 80067c8:	bd10      	pop	{r4, pc}
 80067ca:	46c0      	nop			@ (mov r8, r8)
 80067cc:	2000200c 	.word	0x2000200c
 80067d0:	08006d3c 	.word	0x08006d3c

080067d4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80067d4:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80067d6:	4c04      	ldr	r4, [pc, #16]	@ (80067e8 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 80067d8:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80067da:	0021      	movs	r1, r4
 80067dc:	4803      	ldr	r0, [pc, #12]	@ (80067ec <USBD_FS_InterfaceStrDescriptor+0x18>)
 80067de:	f7ff fed5 	bl	800658c <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 80067e2:	0020      	movs	r0, r4
 80067e4:	bd10      	pop	{r4, pc}
 80067e6:	46c0      	nop			@ (mov r8, r8)
 80067e8:	2000200c 	.word	0x2000200c
 80067ec:	08006d48 	.word	0x08006d48

080067f0 <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 80067f0:	231a      	movs	r3, #26
{
 80067f2:	b530      	push	{r4, r5, lr}
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80067f4:	4a52      	ldr	r2, [pc, #328]	@ (8006940 <USBD_FS_SerialStrDescriptor+0x150>)
  *length = USB_SIZ_STRING_SERIAL;
 80067f6:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80067f8:	4b52      	ldr	r3, [pc, #328]	@ (8006944 <USBD_FS_SerialStrDescriptor+0x154>)

  deviceserial0 += deviceserial2;
 80067fa:	6812      	ldr	r2, [r2, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80067fc:	681b      	ldr	r3, [r3, #0]
  deviceserial0 += deviceserial2;
 80067fe:	189b      	adds	r3, r3, r2

  if (deviceserial0 != 0)
 8006800:	2b00      	cmp	r3, #0
 8006802:	d101      	bne.n	8006808 <USBD_FS_SerialStrDescriptor+0x18>
 8006804:	4850      	ldr	r0, [pc, #320]	@ (8006948 <USBD_FS_SerialStrDescriptor+0x158>)
}
 8006806:	bd30      	pop	{r4, r5, pc}
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 8006808:	0f19      	lsrs	r1, r3, #28
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800680a:	000c      	movs	r4, r1
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800680c:	4a4f      	ldr	r2, [pc, #316]	@ (800694c <USBD_FS_SerialStrDescriptor+0x15c>)
      pbuf[2 * idx] = (value >> 28) + '0';
 800680e:	0008      	movs	r0, r1
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006810:	6812      	ldr	r2, [r2, #0]
      pbuf[2 * idx] = (value >> 28) + '0';
 8006812:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8006814:	2909      	cmp	r1, #9
 8006816:	d900      	bls.n	800681a <USBD_FS_SerialStrDescriptor+0x2a>
 8006818:	e086      	b.n	8006928 <USBD_FS_SerialStrDescriptor+0x138>
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800681a:	2100      	movs	r1, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800681c:	484a      	ldr	r0, [pc, #296]	@ (8006948 <USBD_FS_SerialStrDescriptor+0x158>)
    pbuf[2 * idx + 1] = 0;
 800681e:	70c1      	strb	r1, [r0, #3]
    value = value << 4;
 8006820:	0119      	lsls	r1, r3, #4
    if (((value >> 28)) < 0xA)
 8006822:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8006824:	7084      	strb	r4, [r0, #2]
 8006826:	002c      	movs	r4, r5
 8006828:	0029      	movs	r1, r5
 800682a:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 800682c:	2d09      	cmp	r5, #9
 800682e:	d878      	bhi.n	8006922 <USBD_FS_SerialStrDescriptor+0x132>
    pbuf[2 * idx + 1] = 0;
 8006830:	2100      	movs	r1, #0
 8006832:	7141      	strb	r1, [r0, #5]
    value = value << 4;
 8006834:	0219      	lsls	r1, r3, #8
    if (((value >> 28)) < 0xA)
 8006836:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8006838:	7104      	strb	r4, [r0, #4]
 800683a:	002c      	movs	r4, r5
 800683c:	0029      	movs	r1, r5
 800683e:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8006840:	2d09      	cmp	r5, #9
 8006842:	d86b      	bhi.n	800691c <USBD_FS_SerialStrDescriptor+0x12c>
    pbuf[2 * idx + 1] = 0;
 8006844:	2100      	movs	r1, #0
 8006846:	71c1      	strb	r1, [r0, #7]
    value = value << 4;
 8006848:	0319      	lsls	r1, r3, #12
    if (((value >> 28)) < 0xA)
 800684a:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 800684c:	7184      	strb	r4, [r0, #6]
 800684e:	002c      	movs	r4, r5
 8006850:	0029      	movs	r1, r5
 8006852:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8006854:	2d09      	cmp	r5, #9
 8006856:	d85e      	bhi.n	8006916 <USBD_FS_SerialStrDescriptor+0x126>
    pbuf[2 * idx + 1] = 0;
 8006858:	2100      	movs	r1, #0
 800685a:	7241      	strb	r1, [r0, #9]
    value = value << 4;
 800685c:	0419      	lsls	r1, r3, #16
    if (((value >> 28)) < 0xA)
 800685e:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8006860:	7204      	strb	r4, [r0, #8]
 8006862:	002c      	movs	r4, r5
 8006864:	0029      	movs	r1, r5
 8006866:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8006868:	2d09      	cmp	r5, #9
 800686a:	d851      	bhi.n	8006910 <USBD_FS_SerialStrDescriptor+0x120>
    pbuf[2 * idx + 1] = 0;
 800686c:	2100      	movs	r1, #0
 800686e:	72c1      	strb	r1, [r0, #11]
    value = value << 4;
 8006870:	0519      	lsls	r1, r3, #20
    if (((value >> 28)) < 0xA)
 8006872:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8006874:	7284      	strb	r4, [r0, #10]
 8006876:	002c      	movs	r4, r5
 8006878:	0029      	movs	r1, r5
 800687a:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 800687c:	2d09      	cmp	r5, #9
 800687e:	d844      	bhi.n	800690a <USBD_FS_SerialStrDescriptor+0x11a>
    pbuf[2 * idx + 1] = 0;
 8006880:	2100      	movs	r1, #0
 8006882:	7341      	strb	r1, [r0, #13]
    value = value << 4;
 8006884:	0619      	lsls	r1, r3, #24
    if (((value >> 28)) < 0xA)
 8006886:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8006888:	7304      	strb	r4, [r0, #12]
 800688a:	002c      	movs	r4, r5
 800688c:	0029      	movs	r1, r5
 800688e:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8006890:	2d09      	cmp	r5, #9
 8006892:	d837      	bhi.n	8006904 <USBD_FS_SerialStrDescriptor+0x114>
    pbuf[2 * idx + 1] = 0;
 8006894:	2100      	movs	r1, #0
 8006896:	73c1      	strb	r1, [r0, #15]
    if (((value >> 28)) < 0xA)
 8006898:	310f      	adds	r1, #15
      pbuf[2 * idx] = (value >> 28) + '0';
 800689a:	7384      	strb	r4, [r0, #14]
    if (((value >> 28)) < 0xA)
 800689c:	000c      	movs	r4, r1
 800689e:	401c      	ands	r4, r3
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80068a0:	0023      	movs	r3, r4
 80068a2:	3337      	adds	r3, #55	@ 0x37
    if (((value >> 28)) < 0xA)
 80068a4:	2c09      	cmp	r4, #9
 80068a6:	d800      	bhi.n	80068aa <USBD_FS_SerialStrDescriptor+0xba>
      pbuf[2 * idx] = (value >> 28) + '0';
 80068a8:	3b07      	subs	r3, #7
 80068aa:	7403      	strb	r3, [r0, #16]
    pbuf[2 * idx + 1] = 0;
 80068ac:	2300      	movs	r3, #0
 80068ae:	7443      	strb	r3, [r0, #17]
    if (((value >> 28)) < 0xA)
 80068b0:	0f13      	lsrs	r3, r2, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 80068b2:	001c      	movs	r4, r3
 80068b4:	0019      	movs	r1, r3
 80068b6:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 80068b8:	2b09      	cmp	r3, #9
 80068ba:	d838      	bhi.n	800692e <USBD_FS_SerialStrDescriptor+0x13e>
    pbuf[2 * idx + 1] = 0;
 80068bc:	2300      	movs	r3, #0
 80068be:	74c3      	strb	r3, [r0, #19]
    value = value << 4;
 80068c0:	0113      	lsls	r3, r2, #4
      pbuf[2 * idx] = (value >> 28) + '0';
 80068c2:	7484      	strb	r4, [r0, #18]
    if (((value >> 28)) < 0xA)
 80068c4:	0f1c      	lsrs	r4, r3, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 80068c6:	0021      	movs	r1, r4
 80068c8:	0023      	movs	r3, r4
 80068ca:	3130      	adds	r1, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 80068cc:	2c09      	cmp	r4, #9
 80068ce:	d831      	bhi.n	8006934 <USBD_FS_SerialStrDescriptor+0x144>
    pbuf[2 * idx + 1] = 0;
 80068d0:	2300      	movs	r3, #0
 80068d2:	7543      	strb	r3, [r0, #21]
    value = value << 4;
 80068d4:	0213      	lsls	r3, r2, #8
    if (((value >> 28)) < 0xA)
 80068d6:	0f1c      	lsrs	r4, r3, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 80068d8:	7501      	strb	r1, [r0, #20]
 80068da:	0021      	movs	r1, r4
 80068dc:	0023      	movs	r3, r4
 80068de:	3130      	adds	r1, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 80068e0:	2c09      	cmp	r4, #9
 80068e2:	d82a      	bhi.n	800693a <USBD_FS_SerialStrDescriptor+0x14a>
    pbuf[2 * idx + 1] = 0;
 80068e4:	2300      	movs	r3, #0
 80068e6:	75c3      	strb	r3, [r0, #23]
    value = value << 4;
 80068e8:	0313      	lsls	r3, r2, #12
      pbuf[2 * idx] = (value >> 28) + '0';
 80068ea:	7581      	strb	r1, [r0, #22]
    if (((value >> 28)) < 0xA)
 80068ec:	0f19      	lsrs	r1, r3, #28
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80068ee:	000a      	movs	r2, r1
      pbuf[2 * idx] = (value >> 28) + '0';
 80068f0:	000b      	movs	r3, r1
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80068f2:	3237      	adds	r2, #55	@ 0x37
    if (((value >> 28)) < 0xA)
 80068f4:	2909      	cmp	r1, #9
 80068f6:	d801      	bhi.n	80068fc <USBD_FS_SerialStrDescriptor+0x10c>
      pbuf[2 * idx] = (value >> 28) + '0';
 80068f8:	3330      	adds	r3, #48	@ 0x30
 80068fa:	001a      	movs	r2, r3
    pbuf[2 * idx + 1] = 0;
 80068fc:	2300      	movs	r3, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 80068fe:	7602      	strb	r2, [r0, #24]
    pbuf[2 * idx + 1] = 0;
 8006900:	7643      	strb	r3, [r0, #25]
  return (uint8_t *) USBD_StringSerial;
 8006902:	e780      	b.n	8006806 <USBD_FS_SerialStrDescriptor+0x16>
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006904:	3137      	adds	r1, #55	@ 0x37
 8006906:	000c      	movs	r4, r1
 8006908:	e7c4      	b.n	8006894 <USBD_FS_SerialStrDescriptor+0xa4>
 800690a:	3137      	adds	r1, #55	@ 0x37
 800690c:	000c      	movs	r4, r1
 800690e:	e7b7      	b.n	8006880 <USBD_FS_SerialStrDescriptor+0x90>
 8006910:	3137      	adds	r1, #55	@ 0x37
 8006912:	000c      	movs	r4, r1
 8006914:	e7aa      	b.n	800686c <USBD_FS_SerialStrDescriptor+0x7c>
 8006916:	3137      	adds	r1, #55	@ 0x37
 8006918:	000c      	movs	r4, r1
 800691a:	e79d      	b.n	8006858 <USBD_FS_SerialStrDescriptor+0x68>
 800691c:	3137      	adds	r1, #55	@ 0x37
 800691e:	000c      	movs	r4, r1
 8006920:	e790      	b.n	8006844 <USBD_FS_SerialStrDescriptor+0x54>
 8006922:	3137      	adds	r1, #55	@ 0x37
 8006924:	000c      	movs	r4, r1
 8006926:	e783      	b.n	8006830 <USBD_FS_SerialStrDescriptor+0x40>
 8006928:	3037      	adds	r0, #55	@ 0x37
 800692a:	0004      	movs	r4, r0
 800692c:	e775      	b.n	800681a <USBD_FS_SerialStrDescriptor+0x2a>
 800692e:	3137      	adds	r1, #55	@ 0x37
 8006930:	000c      	movs	r4, r1
 8006932:	e7c3      	b.n	80068bc <USBD_FS_SerialStrDescriptor+0xcc>
 8006934:	3337      	adds	r3, #55	@ 0x37
 8006936:	0019      	movs	r1, r3
 8006938:	e7ca      	b.n	80068d0 <USBD_FS_SerialStrDescriptor+0xe0>
 800693a:	3337      	adds	r3, #55	@ 0x37
 800693c:	0019      	movs	r1, r3
 800693e:	e7d1      	b.n	80068e4 <USBD_FS_SerialStrDescriptor+0xf4>
 8006940:	1ffff7b4 	.word	0x1ffff7b4
 8006944:	1ffff7ac 	.word	0x1ffff7ac
 8006948:	2000012c 	.word	0x2000012c
 800694c:	1ffff7b0 	.word	0x1ffff7b0

08006950 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006950:	b500      	push	{lr}
  if(pcdHandle->Instance==USB)
 8006952:	4b0d      	ldr	r3, [pc, #52]	@ (8006988 <HAL_PCD_MspInit+0x38>)
 8006954:	6802      	ldr	r2, [r0, #0]
{
 8006956:	b083      	sub	sp, #12
  if(pcdHandle->Instance==USB)
 8006958:	429a      	cmp	r2, r3
 800695a:	d001      	beq.n	8006960 <HAL_PCD_MspInit+0x10>
    HAL_NVIC_EnableIRQ(USB_IRQn);
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800695c:	b003      	add	sp, #12
 800695e:	bd00      	pop	{pc}
    __HAL_RCC_USB_CLK_ENABLE();
 8006960:	2180      	movs	r1, #128	@ 0x80
 8006962:	4b0a      	ldr	r3, [pc, #40]	@ (800698c <HAL_PCD_MspInit+0x3c>)
 8006964:	0409      	lsls	r1, r1, #16
 8006966:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8006968:	201f      	movs	r0, #31
    __HAL_RCC_USB_CLK_ENABLE();
 800696a:	430a      	orrs	r2, r1
 800696c:	61da      	str	r2, [r3, #28]
 800696e:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8006970:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8006972:	400b      	ands	r3, r1
 8006974:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8006976:	2100      	movs	r1, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8006978:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800697a:	f7fb fb53 	bl	8002024 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800697e:	201f      	movs	r0, #31
 8006980:	f7fb fb7a 	bl	8002078 <HAL_NVIC_EnableIRQ>
}
 8006984:	e7ea      	b.n	800695c <HAL_PCD_MspInit+0xc>
 8006986:	46c0      	nop			@ (mov r8, r8)
 8006988:	40005c00 	.word	0x40005c00
 800698c:	40021000 	.word	0x40021000

08006990 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006990:	23a6      	movs	r3, #166	@ 0xa6
{
 8006992:	b510      	push	{r4, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	18c1      	adds	r1, r0, r3
 8006998:	3340      	adds	r3, #64	@ 0x40
 800699a:	58c0      	ldr	r0, [r0, r3]
 800699c:	f7ff fa4e 	bl	8005e3c <USBD_LL_SetupStage>
}
 80069a0:	bd10      	pop	{r4, pc}
 80069a2:	46c0      	nop			@ (mov r8, r8)

080069a4 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80069a4:	008b      	lsls	r3, r1, #2
 80069a6:	185b      	adds	r3, r3, r1
 80069a8:	00db      	lsls	r3, r3, #3
 80069aa:	18c3      	adds	r3, r0, r3
 80069ac:	3365      	adds	r3, #101	@ 0x65
 80069ae:	33ff      	adds	r3, #255	@ 0xff
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	23b6      	movs	r3, #182	@ 0xb6
{
 80069b4:	b510      	push	{r4, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	58c0      	ldr	r0, [r0, r3]
 80069ba:	f7ff fa71 	bl	8005ea0 <USBD_LL_DataOutStage>
}
 80069be:	bd10      	pop	{r4, pc}

080069c0 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80069c0:	008b      	lsls	r3, r1, #2
 80069c2:	185b      	adds	r3, r3, r1
 80069c4:	00db      	lsls	r3, r3, #3
 80069c6:	18c3      	adds	r3, r0, r3
 80069c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069ca:	23b6      	movs	r3, #182	@ 0xb6
{
 80069cc:	b510      	push	{r4, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80069ce:	009b      	lsls	r3, r3, #2
 80069d0:	58c0      	ldr	r0, [r0, r3]
 80069d2:	f7ff fab1 	bl	8005f38 <USBD_LL_DataInStage>
}
 80069d6:	bd10      	pop	{r4, pc}

080069d8 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80069d8:	23b6      	movs	r3, #182	@ 0xb6
{
 80069da:	b510      	push	{r4, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	58c0      	ldr	r0, [r0, r3]
 80069e0:	f7ff fb5c 	bl	800609c <USBD_LL_SOF>
}
 80069e4:	bd10      	pop	{r4, pc}
 80069e6:	46c0      	nop			@ (mov r8, r8)

080069e8 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80069e8:	b570      	push	{r4, r5, r6, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80069ea:	7943      	ldrb	r3, [r0, #5]
{
 80069ec:	0004      	movs	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d001      	beq.n	80069f6 <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 80069f2:	f7fa fdab 	bl	800154c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80069f6:	25b6      	movs	r5, #182	@ 0xb6
 80069f8:	00ad      	lsls	r5, r5, #2
 80069fa:	2101      	movs	r1, #1
 80069fc:	5960      	ldr	r0, [r4, r5]
 80069fe:	f7ff fb31 	bl	8006064 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006a02:	5960      	ldr	r0, [r4, r5]
 8006a04:	f7ff fafe 	bl	8006004 <USBD_LL_Reset>
}
 8006a08:	bd70      	pop	{r4, r5, r6, pc}
 8006a0a:	46c0      	nop			@ (mov r8, r8)

08006a0c <HAL_PCD_SuspendCallback>:
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006a0c:	23b6      	movs	r3, #182	@ 0xb6
{
 8006a0e:	b510      	push	{r4, lr}
 8006a10:	0004      	movs	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	58c0      	ldr	r0, [r0, r3]
 8006a16:	f7ff fb29 	bl	800606c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006a1a:	7a63      	ldrb	r3, [r4, #9]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d004      	beq.n	8006a2a <HAL_PCD_SuspendCallback+0x1e>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006a20:	2106      	movs	r1, #6
 8006a22:	4a02      	ldr	r2, [pc, #8]	@ (8006a2c <HAL_PCD_SuspendCallback+0x20>)
 8006a24:	6913      	ldr	r3, [r2, #16]
 8006a26:	430b      	orrs	r3, r1
 8006a28:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006a2a:	bd10      	pop	{r4, pc}
 8006a2c:	e000ed00 	.word	0xe000ed00

08006a30 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a30:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8006a32:	7a43      	ldrb	r3, [r0, #9]
{
 8006a34:	0004      	movs	r4, r0
  if (hpcd->Init.low_power_enable)
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d105      	bne.n	8006a46 <HAL_PCD_ResumeCallback+0x16>
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    SystemClockConfig_Resume();
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006a3a:	23b6      	movs	r3, #182	@ 0xb6
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	58e0      	ldr	r0, [r4, r3]
 8006a40:	f7ff fb20 	bl	8006084 <USBD_LL_Resume>
}
 8006a44:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006a46:	2106      	movs	r1, #6
 8006a48:	4a03      	ldr	r2, [pc, #12]	@ (8006a58 <HAL_PCD_ResumeCallback+0x28>)
 8006a4a:	6913      	ldr	r3, [r2, #16]
 8006a4c:	438b      	bics	r3, r1
 8006a4e:	6113      	str	r3, [r2, #16]
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
  SystemClock_Config();
 8006a50:	f7fa fcfe 	bl	8001450 <SystemClock_Config>
}
 8006a54:	e7f1      	b.n	8006a3a <HAL_PCD_ResumeCallback+0xa>
 8006a56:	46c0      	nop			@ (mov r8, r8)
 8006a58:	e000ed00 	.word	0xe000ed00

08006a5c <USBD_LL_Init>:
  hpcd_USB_FS.pData = pdev;
 8006a5c:	23b6      	movs	r3, #182	@ 0xb6
{
 8006a5e:	b570      	push	{r4, r5, r6, lr}
 8006a60:	0004      	movs	r4, r0
  hpcd_USB_FS.pData = pdev;
 8006a62:	481d      	ldr	r0, [pc, #116]	@ (8006ad8 <USBD_LL_Init+0x7c>)
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	50c4      	str	r4, [r0, r3]
  pdev->pData = &hpcd_USB_FS;
 8006a68:	3b18      	subs	r3, #24
 8006a6a:	50e0      	str	r0, [r4, r3]
  hpcd_USB_FS.Instance = USB;
 8006a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8006adc <USBD_LL_Init+0x80>)
 8006a6e:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006a70:	2382      	movs	r3, #130	@ 0x82
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	8083      	strh	r3, [r0, #4]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006a76:	2302      	movs	r3, #2
 8006a78:	71c3      	strb	r3, [r0, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	7243      	strb	r3, [r0, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8006a7e:	8143      	strh	r3, [r0, #10]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006a80:	f7fb feba 	bl	80027f8 <HAL_PCD_Init>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	d123      	bne.n	8006ad0 <USBD_LL_Init+0x74>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006a88:	25b0      	movs	r5, #176	@ 0xb0
 8006a8a:	00ad      	lsls	r5, r5, #2
 8006a8c:	5960      	ldr	r0, [r4, r5]
 8006a8e:	2318      	movs	r3, #24
 8006a90:	2200      	movs	r2, #0
 8006a92:	2100      	movs	r1, #0
 8006a94:	f7fc fea0 	bl	80037d8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8006a98:	5960      	ldr	r0, [r4, r5]
 8006a9a:	2358      	movs	r3, #88	@ 0x58
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	2180      	movs	r1, #128	@ 0x80
 8006aa0:	f7fc fe9a 	bl	80037d8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8006aa4:	5960      	ldr	r0, [r4, r5]
 8006aa6:	23c0      	movs	r3, #192	@ 0xc0
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2181      	movs	r1, #129	@ 0x81
 8006aac:	f7fc fe94 	bl	80037d8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8006ab0:	2388      	movs	r3, #136	@ 0x88
 8006ab2:	5960      	ldr	r0, [r4, r5]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2101      	movs	r1, #1
 8006ab8:	005b      	lsls	r3, r3, #1
 8006aba:	f7fc fe8d 	bl	80037d8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8006abe:	2380      	movs	r3, #128	@ 0x80
 8006ac0:	5960      	ldr	r0, [r4, r5]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	2182      	movs	r1, #130	@ 0x82
 8006ac6:	005b      	lsls	r3, r3, #1
 8006ac8:	f7fc fe86 	bl	80037d8 <HAL_PCDEx_PMAConfig>
}
 8006acc:	2000      	movs	r0, #0
 8006ace:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 8006ad0:	f7fa fd3c 	bl	800154c <Error_Handler>
 8006ad4:	e7d8      	b.n	8006a88 <USBD_LL_Init+0x2c>
 8006ad6:	46c0      	nop			@ (mov r8, r8)
 8006ad8:	2000242c 	.word	0x2000242c
 8006adc:	40005c00 	.word	0x40005c00

08006ae0 <USBD_LL_Start>:
  hal_status = HAL_PCD_Start(pdev->pData);
 8006ae0:	23b0      	movs	r3, #176	@ 0xb0
 8006ae2:	009b      	lsls	r3, r3, #2
{
 8006ae4:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8006ae6:	58c0      	ldr	r0, [r0, r3]
 8006ae8:	f7fb ff92 	bl	8002a10 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8006aec:	2800      	cmp	r0, #0
 8006aee:	d003      	beq.n	8006af8 <USBD_LL_Start+0x18>
 8006af0:	3802      	subs	r0, #2
 8006af2:	1e43      	subs	r3, r0, #1
 8006af4:	4198      	sbcs	r0, r3
 8006af6:	3001      	adds	r0, #1
}
 8006af8:	bd10      	pop	{r4, pc}
 8006afa:	46c0      	nop			@ (mov r8, r8)

08006afc <USBD_LL_OpenEP>:
{
 8006afc:	b510      	push	{r4, lr}
 8006afe:	0014      	movs	r4, r2
 8006b00:	001a      	movs	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006b02:	23b0      	movs	r3, #176	@ 0xb0
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	58c0      	ldr	r0, [r0, r3]
 8006b08:	0023      	movs	r3, r4
 8006b0a:	f7fc fd4b 	bl	80035a4 <HAL_PCD_EP_Open>
  switch (hal_status)
 8006b0e:	2800      	cmp	r0, #0
 8006b10:	d003      	beq.n	8006b1a <USBD_LL_OpenEP+0x1e>
 8006b12:	3802      	subs	r0, #2
 8006b14:	1e43      	subs	r3, r0, #1
 8006b16:	4198      	sbcs	r0, r3
 8006b18:	3001      	adds	r0, #1
}
 8006b1a:	bd10      	pop	{r4, pc}

08006b1c <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006b1c:	23b0      	movs	r3, #176	@ 0xb0
 8006b1e:	009b      	lsls	r3, r3, #2
{
 8006b20:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006b22:	58c0      	ldr	r0, [r0, r3]
 8006b24:	f7fc fd70 	bl	8003608 <HAL_PCD_EP_Close>
  switch (hal_status)
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	d003      	beq.n	8006b34 <USBD_LL_CloseEP+0x18>
 8006b2c:	3802      	subs	r0, #2
 8006b2e:	1e43      	subs	r3, r0, #1
 8006b30:	4198      	sbcs	r0, r3
 8006b32:	3001      	adds	r0, #1
}
 8006b34:	bd10      	pop	{r4, pc}
 8006b36:	46c0      	nop			@ (mov r8, r8)

08006b38 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006b38:	23b0      	movs	r3, #176	@ 0xb0
 8006b3a:	009b      	lsls	r3, r3, #2
{
 8006b3c:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006b3e:	58c0      	ldr	r0, [r0, r3]
 8006b40:	f7fc fdd4 	bl	80036ec <HAL_PCD_EP_SetStall>
  switch (hal_status)
 8006b44:	2800      	cmp	r0, #0
 8006b46:	d003      	beq.n	8006b50 <USBD_LL_StallEP+0x18>
 8006b48:	3802      	subs	r0, #2
 8006b4a:	1e43      	subs	r3, r0, #1
 8006b4c:	4198      	sbcs	r0, r3
 8006b4e:	3001      	adds	r0, #1
}
 8006b50:	bd10      	pop	{r4, pc}
 8006b52:	46c0      	nop			@ (mov r8, r8)

08006b54 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8006b54:	23b0      	movs	r3, #176	@ 0xb0
 8006b56:	009b      	lsls	r3, r3, #2
{
 8006b58:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8006b5a:	58c0      	ldr	r0, [r0, r3]
 8006b5c:	f7fc fe02 	bl	8003764 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 8006b60:	2800      	cmp	r0, #0
 8006b62:	d003      	beq.n	8006b6c <USBD_LL_ClearStallEP+0x18>
 8006b64:	3802      	subs	r0, #2
 8006b66:	1e43      	subs	r3, r0, #1
 8006b68:	4198      	sbcs	r0, r3
 8006b6a:	3001      	adds	r0, #1
}
 8006b6c:	bd10      	pop	{r4, pc}
 8006b6e:	46c0      	nop			@ (mov r8, r8)

08006b70 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006b70:	23b0      	movs	r3, #176	@ 0xb0
  if((ep_addr & 0x80) == 0x80)
 8006b72:	b24a      	sxtb	r2, r1
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	58c3      	ldr	r3, [r0, r3]
  if((ep_addr & 0x80) == 0x80)
 8006b78:	2a00      	cmp	r2, #0
 8006b7a:	db07      	blt.n	8006b8c <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8006b7c:	008a      	lsls	r2, r1, #2
 8006b7e:	1852      	adds	r2, r2, r1
 8006b80:	00d2      	lsls	r2, r2, #3
 8006b82:	189b      	adds	r3, r3, r2
 8006b84:	3353      	adds	r3, #83	@ 0x53
 8006b86:	33ff      	adds	r3, #255	@ 0xff
 8006b88:	7818      	ldrb	r0, [r3, #0]
}
 8006b8a:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8006b8c:	227f      	movs	r2, #127	@ 0x7f
 8006b8e:	4011      	ands	r1, r2
 8006b90:	008a      	lsls	r2, r1, #2
 8006b92:	1852      	adds	r2, r2, r1
 8006b94:	00d2      	lsls	r2, r2, #3
 8006b96:	189b      	adds	r3, r3, r2
 8006b98:	7c98      	ldrb	r0, [r3, #18]
 8006b9a:	e7f6      	b.n	8006b8a <USBD_LL_IsStallEP+0x1a>

08006b9c <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006b9c:	23b0      	movs	r3, #176	@ 0xb0
 8006b9e:	009b      	lsls	r3, r3, #2
{
 8006ba0:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006ba2:	58c0      	ldr	r0, [r0, r3]
 8006ba4:	f7fc fcea 	bl	800357c <HAL_PCD_SetAddress>
  switch (hal_status)
 8006ba8:	2800      	cmp	r0, #0
 8006baa:	d003      	beq.n	8006bb4 <USBD_LL_SetUSBAddress+0x18>
 8006bac:	3802      	subs	r0, #2
 8006bae:	1e43      	subs	r3, r0, #1
 8006bb0:	4198      	sbcs	r0, r3
 8006bb2:	3001      	adds	r0, #1
}
 8006bb4:	bd10      	pop	{r4, pc}
 8006bb6:	46c0      	nop			@ (mov r8, r8)

08006bb8 <USBD_LL_Transmit>:
{
 8006bb8:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006bba:	24b0      	movs	r4, #176	@ 0xb0
 8006bbc:	00a4      	lsls	r4, r4, #2
 8006bbe:	5900      	ldr	r0, [r0, r4]
 8006bc0:	f7fc fd7a 	bl	80036b8 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	d003      	beq.n	8006bd0 <USBD_LL_Transmit+0x18>
 8006bc8:	3802      	subs	r0, #2
 8006bca:	1e43      	subs	r3, r0, #1
 8006bcc:	4198      	sbcs	r0, r3
 8006bce:	3001      	adds	r0, #1
}
 8006bd0:	bd10      	pop	{r4, pc}
 8006bd2:	46c0      	nop			@ (mov r8, r8)

08006bd4 <USBD_LL_PrepareReceive>:
{
 8006bd4:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006bd6:	24b0      	movs	r4, #176	@ 0xb0
 8006bd8:	00a4      	lsls	r4, r4, #2
 8006bda:	5900      	ldr	r0, [r0, r4]
 8006bdc:	f7fc fd44 	bl	8003668 <HAL_PCD_EP_Receive>
  switch (hal_status)
 8006be0:	2800      	cmp	r0, #0
 8006be2:	d003      	beq.n	8006bec <USBD_LL_PrepareReceive+0x18>
 8006be4:	3802      	subs	r0, #2
 8006be6:	1e43      	subs	r3, r0, #1
 8006be8:	4198      	sbcs	r0, r3
 8006bea:	3001      	adds	r0, #1
}
 8006bec:	bd10      	pop	{r4, pc}
 8006bee:	46c0      	nop			@ (mov r8, r8)

08006bf0 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006bf0:	23b0      	movs	r3, #176	@ 0xb0
{
 8006bf2:	b510      	push	{r4, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	58c0      	ldr	r0, [r0, r3]
 8006bf8:	f7fc fd54 	bl	80036a4 <HAL_PCD_EP_GetRxCount>
}
 8006bfc:	bd10      	pop	{r4, pc}
 8006bfe:	46c0      	nop			@ (mov r8, r8)

08006c00 <USBD_static_malloc>:
  return mem;
 8006c00:	4800      	ldr	r0, [pc, #0]	@ (8006c04 <USBD_static_malloc+0x4>)
}
 8006c02:	4770      	bx	lr
 8006c04:	2000220c 	.word	0x2000220c

08006c08 <USBD_static_free>:
}
 8006c08:	4770      	bx	lr
 8006c0a:	46c0      	nop			@ (mov r8, r8)

08006c0c <memset>:
 8006c0c:	0003      	movs	r3, r0
 8006c0e:	1882      	adds	r2, r0, r2
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d100      	bne.n	8006c16 <memset+0xa>
 8006c14:	4770      	bx	lr
 8006c16:	7019      	strb	r1, [r3, #0]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	e7f9      	b.n	8006c10 <memset+0x4>

08006c1c <__libc_init_array>:
 8006c1c:	b570      	push	{r4, r5, r6, lr}
 8006c1e:	2600      	movs	r6, #0
 8006c20:	4c0c      	ldr	r4, [pc, #48]	@ (8006c54 <__libc_init_array+0x38>)
 8006c22:	4d0d      	ldr	r5, [pc, #52]	@ (8006c58 <__libc_init_array+0x3c>)
 8006c24:	1b64      	subs	r4, r4, r5
 8006c26:	10a4      	asrs	r4, r4, #2
 8006c28:	42a6      	cmp	r6, r4
 8006c2a:	d109      	bne.n	8006c40 <__libc_init_array+0x24>
 8006c2c:	2600      	movs	r6, #0
 8006c2e:	f000 f823 	bl	8006c78 <_init>
 8006c32:	4c0a      	ldr	r4, [pc, #40]	@ (8006c5c <__libc_init_array+0x40>)
 8006c34:	4d0a      	ldr	r5, [pc, #40]	@ (8006c60 <__libc_init_array+0x44>)
 8006c36:	1b64      	subs	r4, r4, r5
 8006c38:	10a4      	asrs	r4, r4, #2
 8006c3a:	42a6      	cmp	r6, r4
 8006c3c:	d105      	bne.n	8006c4a <__libc_init_array+0x2e>
 8006c3e:	bd70      	pop	{r4, r5, r6, pc}
 8006c40:	00b3      	lsls	r3, r6, #2
 8006c42:	58eb      	ldr	r3, [r5, r3]
 8006c44:	4798      	blx	r3
 8006c46:	3601      	adds	r6, #1
 8006c48:	e7ee      	b.n	8006c28 <__libc_init_array+0xc>
 8006c4a:	00b3      	lsls	r3, r6, #2
 8006c4c:	58eb      	ldr	r3, [r5, r3]
 8006c4e:	4798      	blx	r3
 8006c50:	3601      	adds	r6, #1
 8006c52:	e7f2      	b.n	8006c3a <__libc_init_array+0x1e>
 8006c54:	08006d60 	.word	0x08006d60
 8006c58:	08006d60 	.word	0x08006d60
 8006c5c:	08006d64 	.word	0x08006d64
 8006c60:	08006d60 	.word	0x08006d60

08006c64 <memcpy>:
 8006c64:	2300      	movs	r3, #0
 8006c66:	b510      	push	{r4, lr}
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d100      	bne.n	8006c6e <memcpy+0xa>
 8006c6c:	bd10      	pop	{r4, pc}
 8006c6e:	5ccc      	ldrb	r4, [r1, r3]
 8006c70:	54c4      	strb	r4, [r0, r3]
 8006c72:	3301      	adds	r3, #1
 8006c74:	e7f8      	b.n	8006c68 <memcpy+0x4>
	...

08006c78 <_init>:
 8006c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7a:	46c0      	nop			@ (mov r8, r8)
 8006c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c7e:	bc08      	pop	{r3}
 8006c80:	469e      	mov	lr, r3
 8006c82:	4770      	bx	lr

08006c84 <_fini>:
 8006c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c86:	46c0      	nop			@ (mov r8, r8)
 8006c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c8a:	bc08      	pop	{r3}
 8006c8c:	469e      	mov	lr, r3
 8006c8e:	4770      	bx	lr
