$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 32 # a [31:0] $end
  $var wire 3 $ funct3 [2:0] $end
  $var wire 2 % addr [1:0] $end
  $var wire 32 & y [31:0] $end
 $upscope $end
 $scope module align $end
  $var wire 32 + WIDTH [31:0] $end
  $var wire 32 ' a [31:0] $end
  $var wire 3 ( funct3 [2:0] $end
  $var wire 2 ) addr [1:0] $end
  $var wire 32 * y [31:0] $end
 $upscope $end
$enddefinitions $end


#0
b11110000110011000000111100000000 #
b000 $
b00 %
b00000000000000000000000000000000 &
b11110000110011000000111100000000 '
b000 (
b00 )
b00000000000000000000000000000000 *
b00000000000000000000000000100000 +
#10000
b01 %
b00000000000000000000000000001111 &
b01 )
b00000000000000000000000000001111 *
#20000
b10 %
b11111111111111111111111111001100 &
b10 )
b11111111111111111111111111001100 *
#30000
b11 %
b11111111111111111111111111110000 &
b11 )
b11111111111111111111111111110000 *
