module flip_flop (input clk, input reset, input d, output q);
	always @(posedge clk) begin
	  if (reset) begin
	    q <= 0;
	  end else begin
	    q <= d;
	  end
	end
endmodule
