<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VmodCAM_Ref_VGA_Split.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VmodCAM_Ref.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="VmodCAM_Ref.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VmodCAM_Ref.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VmodCAM_Ref.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="VmodCAM_Ref.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VmodCAM_Ref.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VmodCAM_Ref.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VmodCAM_Ref.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VmodCAM_Ref.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VmodCAM_Ref.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VmodCAM_Ref.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VmodCAM_Ref.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VmodCAM_Ref.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VmodCAM_Ref.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VmodCAM_Ref.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VmodCAM_Ref.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VmodCAM_Ref.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VmodCAM_Ref.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VmodCAM_Ref.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VmodCAM_Ref.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VmodCAM_Ref.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VmodCAM_Ref.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VmodCAM_Ref.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VmodCAM_Ref_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VmodCAM_Ref_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VmodCAM_Ref_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VmodCAM_Ref_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VmodCAM_Ref_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VmodCAM_Ref_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VmodCAM_Ref_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VmodCAM_Ref_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VmodCAM_Ref_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VmodCAM_Ref_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VmodCAM_Ref_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VmodCAM_Ref_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VmodCAM_Ref_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VmodCAM_Ref_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VmodCAM_Ref_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VmodCAM_Ref_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/dcm_fixed.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/dcm_fixed.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/dcm_fixed.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/dcm_fixed.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/dcm_fixed.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/dcm_fixed.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/dcm_recfg.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/dcm_recfg.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/dcm_recfg.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/dcm_recfg.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/dcm_recfg.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/dcm_recfg.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_FBCtl_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_FBCtl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_FBCtl_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_VmodCAM_Ref_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_VmodCAM_Ref_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_VmodCAM_Ref_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vmodcam_ref.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vmodcam_ref.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vmodcam_ref.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1393095520" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1393095520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393778260" xil_pn:in_ck="3755911355556070711" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1393778260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CamCtl.vhd"/>
      <outfile xil_pn:name="FBCtl.vhd"/>
      <outfile xil_pn:name="SysCon.vhd"/>
      <outfile xil_pn:name="VmodCAM_Ref.vhd"/>
      <outfile xil_pn:name="comm_fpga_fx2.vhd"/>
      <outfile xil_pn:name="fifo_wrapper_xilinx.vhd"/>
      <outfile xil_pn:name="iodrp_controller.vhd"/>
      <outfile xil_pn:name="iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="memc3_wrapper.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/DVITransmitter.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/InputSync.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/LocalRst.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/SerializerN_1.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/TMDSEncoder.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/TWICtl.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/Video.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/VideoTimingCtl.vhd"/>
      <outfile xil_pn:name="tb_FBCtl.vhd"/>
      <outfile xil_pn:name="tb_VmodCAM_Ref.vhd"/>
      <outfile xil_pn:name="timer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1393745020" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="273659109386712406" xil_pn:start_ts="1393745020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393745020" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5087058000947230164" xil_pn:start_ts="1393745020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393095624" xil_pn:in_ck="-4643706948759050730" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8423795946426957173" xil_pn:start_ts="1393095624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm_fixed.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_recfg.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1393778260" xil_pn:in_ck="-1756363572094134478" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1393778260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CamCtl.vhd"/>
      <outfile xil_pn:name="FBCtl.vhd"/>
      <outfile xil_pn:name="SysCon.vhd"/>
      <outfile xil_pn:name="VmodCAM_Ref.vhd"/>
      <outfile xil_pn:name="comm_fpga_fx2.vhd"/>
      <outfile xil_pn:name="fifo_wrapper_xilinx.vhd"/>
      <outfile xil_pn:name="iodrp_controller.vhd"/>
      <outfile xil_pn:name="iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_fixed.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_recfg.vhd"/>
      <outfile xil_pn:name="mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="memc3_wrapper.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/DVITransmitter.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/InputSync.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/LocalRst.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/SerializerN_1.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/TMDSEncoder.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/TWICtl.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/Video.vhd"/>
      <outfile xil_pn:name="remote_sources/_/lib/digilent/VideoTimingCtl.vhd"/>
      <outfile xil_pn:name="tb_FBCtl.vhd"/>
      <outfile xil_pn:name="tb_VmodCAM_Ref.vhd"/>
      <outfile xil_pn:name="timer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1393778308" xil_pn:in_ck="7064529424179391989" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2625905426215440372" xil_pn:start_ts="1393778260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_FBCtl_beh.prj"/>
      <outfile xil_pn:name="tb_FBCtl_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1393805595" xil_pn:in_ck="978520614713330678" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6113798406290480743" xil_pn:start_ts="1393805595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_FBCtl_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1382684579" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1382684579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382684579" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4043179158329780932" xil_pn:start_ts="1382684579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1392866479" xil_pn:in_ck="-4643706948759050730" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8423795946426957173" xil_pn:start_ts="1392866479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/dcm_fixed.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_recfg.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1382684580" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1382684580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382684580" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5502937024224022790" xil_pn:start_ts="1382684580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382684580" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1382684580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1382684580" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2979525444663283647" xil_pn:start_ts="1382684580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401136198" xil_pn:in_ck="2276812465470804317" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4234937241914138674" xil_pn:start_ts="1401136168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VmodCAM_Ref.lso"/>
      <outfile xil_pn:name="VmodCAM_Ref.ngc"/>
      <outfile xil_pn:name="VmodCAM_Ref.ngr"/>
      <outfile xil_pn:name="VmodCAM_Ref.prj"/>
      <outfile xil_pn:name="VmodCAM_Ref.stx"/>
      <outfile xil_pn:name="VmodCAM_Ref.syr"/>
      <outfile xil_pn:name="VmodCAM_Ref.xst"/>
      <outfile xil_pn:name="VmodCAM_Ref_beh.prj"/>
      <outfile xil_pn:name="VmodCAM_Ref_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1393545915" xil_pn:in_ck="531189012807660268" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7945942256353756795" xil_pn:start_ts="1393545915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401136207" xil_pn:in_ck="-3788150142038871314" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7991218418638219072" xil_pn:start_ts="1401136198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VmodCAM_Ref.bld"/>
      <outfile xil_pn:name="VmodCAM_Ref.ngd"/>
      <outfile xil_pn:name="VmodCAM_Ref_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1401136279" xil_pn:in_ck="-70802796696173802" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="5738552209802828440" xil_pn:start_ts="1401136207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VmodCAM_Ref.pcf"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.map"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.mrp"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.ncd"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.ngm"/>
      <outfile xil_pn:name="VmodCAM_Ref_map.xrpt"/>
      <outfile xil_pn:name="VmodCAM_Ref_summary.xml"/>
      <outfile xil_pn:name="VmodCAM_Ref_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1401136323" xil_pn:in_ck="-8100547095490273361" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-101865350027953142" xil_pn:start_ts="1401136279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VmodCAM_Ref.ncd"/>
      <outfile xil_pn:name="VmodCAM_Ref.pad"/>
      <outfile xil_pn:name="VmodCAM_Ref.par"/>
      <outfile xil_pn:name="VmodCAM_Ref.ptwx"/>
      <outfile xil_pn:name="VmodCAM_Ref.unroutes"/>
      <outfile xil_pn:name="VmodCAM_Ref.xpi"/>
      <outfile xil_pn:name="VmodCAM_Ref_pad.csv"/>
      <outfile xil_pn:name="VmodCAM_Ref_pad.txt"/>
      <outfile xil_pn:name="VmodCAM_Ref_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1401136388" xil_pn:in_ck="7530829629401899686" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="1664592939731293453" xil_pn:start_ts="1401136323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VmodCAM_Ref.bgn"/>
      <outfile xil_pn:name="VmodCAM_Ref.bit"/>
      <outfile xil_pn:name="VmodCAM_Ref.drc"/>
      <outfile xil_pn:name="VmodCAM_Ref.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1393607341" xil_pn:in_ck="-6426312308335071360" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1393607341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1400979783" xil_pn:in_ck="-6426312308335071360" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1400979781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1401136323" xil_pn:in_ck="-2487851127124242286" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1401136312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VmodCAM_Ref.twr"/>
      <outfile xil_pn:name="VmodCAM_Ref.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
