// Seed: 1378851818
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    input tri id_3
    , id_11,
    input wire id_4,
    output supply0 id_5,
    input tri id_6,
    output tri0 id_7,
    input tri1 id_8,
    output logic id_9
);
  always @(posedge -1'b0 & id_3 or posedge id_8) id_9 = -1;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
  ;
endmodule
