[View]
Entity=\7_Seg_Top\
Architecture=\7_Seg_Top\
TopLevelType=1
[file:.\src\acc.vhd]
Enabled=1
[file:.\src\addr_mux.vhd]
Enabled=1
[file:.\src\alu.vhd]
Enabled=1
[file:.\src\bi_buf.vhd]
Enabled=1
[file:.\src\flag.vhd]
Enabled=1
[file:.\src\ir.vhd]
Enabled=1
[file:.\src\mdr.vhd]
Enabled=1
[file:.\src\pc_logic.vhd]
Enabled=1
[file:.\src\state.vhd]
Enabled=1
[file:.\src\wave.asdb]
Enabled=1
[file:.\src\control_logic.vhd]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\store_Instruction.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\store_Instruction.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\halt_Instruction.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\halt_Instruction.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\jump_Instruction.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\jump_Instruction.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\load_Instruction.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\load_Instruction.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\add_Instruction.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\add_Instruction.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\and_Instruction.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\and_Instruction.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\xor_Instruction.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\xor_Instruction.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\skip_if_zero_0.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\skip_if_zero_0.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\skip_if_zero_1.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\skip_if_zero_1.awc]
Enabled=1
[file:.\src\micro.bde]
Enabled=1
[file:.\compile\micro.vhd]
Generated=TRUE
Enabled=1
[file:.\src\CLOCKGEN.vhd]
Enabled=1
[file:.\src\clockgen_test.bde]
Enabled=1
[file:.\compile\clockgen_test.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\clkgen_jump_inst.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\clkgen_jump_inst.awc]
Enabled=1
[file:.\src\CISC_MEMORY.vhd]
Enabled=1
[file:.\src\cisc_memory_test.bde]
Enabled=1
[file:.\compile\cisc_memory_test.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\cisc_memory_test.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\cisc_memory_test.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\Fibonacci.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\Fibonacci.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\0929.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\201807558_Geometric_Sequence.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\201807558_Geometric_Sequence.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\Case_a7r3.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\Case_a7r3.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\Case_8bit.awc]
Enabled=1
[file:.\src\addr_decoder.vhd]
Enabled=1
[file:.\src\data_latch.vhd]
Enabled=1
[file:.\src\IO_ports.bde]
Enabled=1
[file:.\compile\IO_ports.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\Add_And_Xor_Mul_Sub_Div.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\Add_And_Xor_Mul_Sub_Div.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\IO_ports.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\IO_ports.awc]
Enabled=1
[file:.\src\Bin2BCD.vhd]
Enabled=1
[file:.\src\split.vhd]
Enabled=1
[file:.\src\Decoder.vhd]
Enabled=1
[file:.\src\7_Seg_Top.bde]
Enabled=1
[file:.\compile\7_Seg_Top.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\7_seg_test.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\7_seg_test.awc]
Enabled=1
[file:.\src\ext_bi_buf.vhd]
Enabled=1
[file:.\src\IO_MUX.vhd]
Enabled=1
[file:.\src\key.vhd]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\InputTest.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\InputTest.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\201807558_7seg_nine.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\201807558_7seg_nine.awc]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\201807558_7seg_two.asdb]
Enabled=1
[file:.\..\..\..\201807558kdh\201807558_kdh\kdh\src\201807558_7seg_two.awc]
Enabled=1
