#include "mirf.h"
#include "nRF24L01.h"
#include "swspi.h"
#include <avr/io.h>
#include <avr/interrupt.h>

// tmp
#include "usart.h"


// maintain a copy of the config register
volatile uint8_t config;

// Initialize all the default settings of the RF module and I/O pins of AVR
void mirf_init() 
// Initializes pins ans interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRC |= _BV(CSN_PIN)|_BV(CE_PIN);
    CHIP_ENABLE_OFF();
    mirf_CSN_hi;

    // IRQ as Input
    //DDRC &= ~_BV(IRQ_PIN);
    //IRQ_PORT &= ~_BV(IRQ_PIN);

    //PCICR |= _BV(PCIE0);  
    //PCMSK1 |= _BV(PCINT0);
    
    // Enable auto-acknowledgement
    //mirf_st(EN_AA, 0x01);
    
    // Configure the retry wait time and number of attempts
    mirf_st(SETUP_RETR, 0x3F); // 3 -> 250 + 250 * X us, F -> 15 attempts
    
    // Choose number of enabled data pipes
    mirf_st(EN_RXADDR, 0x01);
    
    // RF address width setup
    mirf_st(SETUP_AW, 0x03); // 0b0000 0011 -> 5 bytes RF address
    
    // RF channel setup
    mirf_st(RF_CH, 0x01); // 0b0000 0001 -> 2,400-2,527GHz
    
    // Power mode and data speed
    mirf_st(RF_SETUP, 0x27); // 0b0010 0111 -> 250kbps 0dBm (last bit means nothing)
    
    // Set receiver address (same as TX_ADDR since EN_AA is set)
    uint8_t rx_addr[5] = mirf_RX_ADDR;
    mirf_stm(RX_ADDR_P0, rx_addr, 5); // on P0 to match EN_RXADDR setting
    
    // Set transmitter address (this will be ignored if we are just a receiver)
    uint8_t tx_addr[5] = mirf_TX_ADDR;
    mirf_stm(TX_ADDR, tx_addr, 5);
    
    // Set length of payload 
    mirf_st(RX_PW_P0, 8);
    
    // Clear all status flags
    mirf_st(STATUS, _BV(RX_DR));
    mirf_st(STATUS, _BV(TX_DS));
    mirf_st(STATUS, _BV(MAX_RT));

    // initialize config
    config = 0x00;
    
    // Enable CRC (forced if EN_AA is enabled)
    config |= _BV(EN_CRC);
    
    // Double byte CRC encoding scheme
    config |= _BV(CRCO);
    
    // Disable IRQ interrupts for now
    config |= _BV(MASK_RX_DR)|_BV(MASK_TX_DS);
    
    // Receiver mode by default
    config |= _BV(PRIM_RX);
    
    // Start up the module
    //TRANSMIT_MODE_ON();
    //TRANSMIT_MODE_OFF();
    mirf_st(CONFIG, config | _BV(PWR_UP));
}

// Load value from the specified register
uint8_t mirf_ld(uint8_t reg) {
    uint8_t value;
    mirf_CSN_lo;
    spi_transfer(R_REGISTER | (REGISTER_MASK & reg));
    _delay_us(10);
    value = spi_transfer(NOP);
    mirf_CSN_hi;
    return value;
}

// Stores the given value to a specified register
void mirf_st(uint8_t reg, uint8_t value) {
    mirf_CSN_lo;
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
    _delay_us(10);
    spi_transfer(value);
    mirf_CSN_hi;
}

// Loads multiple values from the given start position in the specified register
void mirf_ldm(uint8_t reg, uint8_t * value, uint8_t len) {
    mirf_CSN_lo;
    spi_transfer(R_REGISTER | (REGISTER_MASK & reg));
    _delay_us(10);
    spi_ntransfer(value, value, len);
    mirf_CSN_hi;
}

// Stores multiple values at the given start position of the specified register
void mirf_stm(uint8_t reg, uint8_t * value, uint8_t len) {
    mirf_CSN_lo;
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
    _delay_us(10);
    spi_ntransfer(value, value, len);
    mirf_CSN_hi;
}

// Returns true if there is data waiting at incoming queue
uint8_t mirf_ready() {
    uint8_t status;
    mirf_CSN_lo;
    status = spi_transfer(NOP);
    mirf_CSN_hi;
    return status & _BV(RX_DR);
}

// Reads len bytes from incoming queue into data array
void mirf_read(uint8_t * data, uint8_t len) {

    // Read packet from FIFO queue
    mirf_CSN_lo;
    spi_transfer(R_RX_PAYLOAD);
    _delay_us(10);
    spi_ntransfer(data, data, len);
    mirf_CSN_hi;
    
    // Clear the incoming package flag
    mirf_st(STATUS, _BV(RX_DR));
    
    // Flush the FIFO queue
    mirf_CSN_lo;
    spi_transfer(FLUSH_TX);
    mirf_CSN_hi;
}

// Returns true if the maximum retries have been reached for the current transmission
uint8_t mirf_retry_max() {
    uint8_t status;
    mirf_CSN_lo;
    status = spi_transfer(NOP);
    mirf_CSN_hi;
    return status & _BV(MAX_RT);
}

uint8_t mirf_write(uint8_t* value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    // Flush data from TX queue
    mirf_CSN_lo;
    spi_transfer(FLUSH_TX);
    mirf_CSN_hi;

    // Flush data from RX queue
    mirf_CSN_lo;
    spi_transfer(FLUSH_RX);
    mirf_CSN_hi;

    // Send payload to RF module
    mirf_CSN_lo;
    spi_transfer(W_TX_PAYLOAD);
    _delay_us(10);
    spi_ntransfer(value, value, len);
    mirf_CSN_hi;

    // Begin transmission
    TRANSMIT_MODE_ON();
        
    // Set ready flag
    CHIP_ENABLE_ON();
    
    // Wait for transmission to finish
    int timeout = 500;
    uint8_t status, ret;
    while (timeout > 0) {
        status = mirf_ld(STATUS);
        if (status & _BV(MAX_RT)) {
            mirf_st(STATUS, status | _BV(MAX_RT));
            ret = RESULT_FAILED;
            break;
        } else if (status & _BV(TX_DS)) {
            mirf_st(STATUS, status | _BV(TX_DS));
            ret = RESULT_SUCCESS;
            break;
        } else if (timeout < 0) {
            ret = RESULT_TIMEOUT;
            break;
        }
        
        timeout -= 10;
        _delay_ms(10);
    }


    // Finish transmission
    CHIP_ENABLE_OFF();
    TRANSMIT_MODE_OFF();
    return ret;
}
