
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003686                       # Number of seconds simulated
sim_ticks                                  3685707042                       # Number of ticks simulated
final_tick                               533257051296                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 336619                       # Simulator instruction rate (inst/s)
host_op_rate                                   426158                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306229                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911780                       # Number of bytes of host memory used
host_seconds                                 12035.81                       # Real time elapsed on the host
sim_insts                                  4051483940                       # Number of instructions simulated
sim_ops                                    5129156200                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       765056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       752384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       461056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       553088                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2553344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       446848                       # Number of bytes written to this memory
system.physmem.bytes_written::total            446848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5977                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5878                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3602                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4321                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19948                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3491                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3491                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1562794                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    207573741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1458608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    204135595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1423879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    125092959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1458608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    150062931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               692769113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1562794                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1458608                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1423879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1458608                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5903888                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         121238068                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              121238068                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         121238068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1562794                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    207573741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1458608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    204135595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1423879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    125092959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1458608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    150062931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              814007181                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8838627                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083969                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532080                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206907                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1247737                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194055                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300299                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8888                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3323709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16787879                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083969                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494354                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038806                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        834147                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634785                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8582480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.400050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4986595     58.10%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355979      4.15%     62.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334651      3.90%     66.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316675      3.69%     69.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259679      3.03%     72.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188674      2.20%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135227      1.58%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210370      2.45%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794630     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8582480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348919                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.899376                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3478956                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       800196                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437701                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40747                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824877                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496379                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3885                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19963006                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10440                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824877                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661130                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         437251                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        82686                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289634                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286899                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19371263                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          110                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156501                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80083                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26868440                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90242733                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90242733                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10073302                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3526                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1820                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           698660                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900248                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23432                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413424                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18047042                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14606840                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23454                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5715029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17470357                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          182                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8582480                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.701937                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839306                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3101631     36.14%     36.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712689     19.96%     56.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355307     15.79%     71.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817172      9.52%     81.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835151      9.73%     91.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378902      4.41%     95.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244482      2.85%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67153      0.78%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69993      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8582480                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64172     58.56%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21694     19.80%     78.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        23719     21.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12013493     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200522      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543446     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847785      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14606840                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.652614                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109585                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007502                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37929199                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23765715                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235884                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14716425                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45845                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667889                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231819                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824877                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         350162                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16578                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18050475                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85093                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900248                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013786                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1813                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1385                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238908                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365905                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464486                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240935                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298768                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018553                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834282                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.625355                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246262                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235884                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201425                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902927                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.610644                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369492                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239195                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5812059                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3250                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206066                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7757603                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.577703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.109110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3168657     40.85%     40.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047841     26.40%     67.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850548     10.96%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429834      5.54%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451782      5.82%     89.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226208      2.92%     92.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155137      2.00%     94.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89002      1.15%     95.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338594      4.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7757603                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239195                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009341                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338594                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25470107                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36927957                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 256147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883863                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883863                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.131397                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.131397                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64934535                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19483053                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18723286                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8838627                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3146643                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2551360                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214226                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1300686                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1235690                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334610                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9201                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3290110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17325162                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3146643                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1570300                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3656564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1126770                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        636802                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1619314                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8491107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.515270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.322051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4834543     56.94%     56.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          229644      2.70%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          259635      3.06%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          474080      5.58%     68.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215594      2.54%     70.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328829      3.87%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          179039      2.11%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152424      1.80%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1817319     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8491107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356010                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.960164                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3473983                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       587378                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3488056                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        36142                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        905545                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       536202                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3178                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20617131                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4830                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        905545                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3663899                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         173043                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       151471                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3330086                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       267056                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19807206                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5745                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        142777                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77017                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1705                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27741806                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92255406                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92255406                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17055934                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10685872                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4144                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2484                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           681194                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1845712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       943726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13540                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       335522                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18607997                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4130                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14980418                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29106                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6285415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18812078                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8491107                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764248                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918597                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2999307     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1784026     21.01%     56.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1238442     14.59%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       848953     10.00%     80.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       700652      8.25%     89.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       382978      4.51%     93.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376245      4.43%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86351      1.02%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74153      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8491107                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108708     77.02%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15129     10.72%     87.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17305     12.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12492349     83.39%     83.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211933      1.41%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1493495      9.97%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       780991      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14980418                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.694881                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141143                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009422                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38622192                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24897692                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14546972                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15121561                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29688                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       720675                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          256                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238693                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        905545                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          75279                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10183                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18612130                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1845712                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       943726                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2451                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126169                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249357                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14697735                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1393326                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282683                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2145257                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2082212                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            751931                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.662898                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14558451                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14546972                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9519457                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26707853                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.645841                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356429                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9996938                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12278214                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6333974                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216996                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7585562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618629                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.158094                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3029687     39.94%     39.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2048405     27.00%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       839235     11.06%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       420235      5.54%     83.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       429601      5.66%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       169596      2.24%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185442      2.44%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95290      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       368071      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7585562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9996938                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12278214                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1830070                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125037                       # Number of loads committed
system.switch_cpus1.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1765230                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11061694                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249826                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       368071                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25829510                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38130782                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 347520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9996938                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12278214                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9996938                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.884133                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884133                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.131051                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.131051                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66074287                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20112488                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19079001                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3358                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8838627                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3250652                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2649939                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215486                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1324670                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1261740                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          347039                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9569                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3345460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17761230                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3250652                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1608779                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3720272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1163255                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        556455                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1642073                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8566866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.568706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.369244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4846594     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          258742      3.02%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          270094      3.15%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          426663      4.98%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          201740      2.35%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          286007      3.34%     73.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          192186      2.24%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141992      1.66%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1942848     22.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8566866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367778                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.009501                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3523946                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       510209                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3558873                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30202                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        943635                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       549783                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1042                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21221310                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3979                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        943635                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3702283                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         126146                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       154742                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3408957                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       231095                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20454314                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        133347                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        68368                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28635366                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95366619                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95366619                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17442271                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11193069                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3516                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1793                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           611364                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1907189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       982303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10695                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       461581                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19171092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15198482                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26225                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6627570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20491502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8566866                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.774101                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.920023                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2995450     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1813542     21.17%     56.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1270540     14.83%     70.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       819214      9.56%     80.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       720247      8.41%     88.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       419489      4.90%     93.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       369097      4.31%     98.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        81093      0.95%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78194      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8566866                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114624     78.02%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16788     11.43%     89.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15499     10.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12695703     83.53%     83.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       202286      1.33%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1716      0.01%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1506962      9.92%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       791815      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15198482                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.719552                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146911                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009666                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39136963                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25802322                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14771133                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15345393                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22146                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       765439                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       259476                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        943635                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          82368                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        14345                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19174628                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1907189                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       982303                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1791                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128815                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251101                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14929650                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1407270                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       268829                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2176272                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2121117                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            769002                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.689137                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14782405                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14771133                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9699190                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27589459                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.671202                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351554                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10164547                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12515288                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6659361                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3497                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       217471                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7623231                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.641730                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166883                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2952856     38.73%     38.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2140358     28.08%     66.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       848713     11.13%     77.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425834      5.59%     83.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       398598      5.23%     88.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       182851      2.40%     91.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       199496      2.62%     93.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       101821      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       372704      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7623231                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10164547                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12515288                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1864573                       # Number of memory references committed
system.switch_cpus2.commit.loads              1141750                       # Number of loads committed
system.switch_cpus2.commit.membars               1742                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1807092                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11274521                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258061                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       372704                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26425007                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39293971                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 271761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10164547                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12515288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10164547                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869554                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869554                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150014                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150014                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67034978                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20488851                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19527960                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3484                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8838627                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3125460                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2545559                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209743                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1298539                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1210776                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331035                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9325                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3119106                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17259818                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3125460                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1541811                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3800471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1125259                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        718519                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1527913                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8549726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.497480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4749255     55.55%     55.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332569      3.89%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          271665      3.18%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          653243      7.64%     70.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173565      2.03%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236904      2.77%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163784      1.92%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94270      1.10%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1874471     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8549726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.353614                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.952771                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3256312                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       704407                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3654371                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23323                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        911311                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       531120                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20672325                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1631                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        911311                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3495297                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         130464                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       228842                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3433983                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349824                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19935781                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          414                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        140058                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           51                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27882461                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93074651                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93074651                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17131539                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10750887                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4280                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2601                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           979105                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1872568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19596                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       278694                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18829057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14948704                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31297                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6465893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19902919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          875                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8549726                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748442                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897045                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3037367     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1828386     21.39%     56.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1156489     13.53%     70.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       879873     10.29%     80.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       768609      8.99%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395970      4.63%     94.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341803      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67215      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74014      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8549726                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88692     69.56%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19425     15.23%     84.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19393     15.21%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12421954     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208774      1.40%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1670      0.01%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1493449      9.99%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822857      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14948704                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.691293                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127512                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008530                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38605942                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25299422                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14566524                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15076216                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57670                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       737696                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          366                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       243115                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        911311                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          79222                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8853                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18833344                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1872568                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970777                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2584                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127483                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246911                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14713333                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1399976                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235370                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2200836                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2072672                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            800860                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.664663                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14576555                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14566524                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9471748                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26908837                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648053                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351994                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10039345                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12339457                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6493924                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213192                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7638415                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.615447                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143168                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3006967     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2097974     27.47%     66.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       848331     11.11%     77.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       487281      6.38%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386090      5.05%     89.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160831      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189491      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94083      1.23%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       367367      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7638415                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10039345                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12339457                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1862531                       # Number of memory references committed
system.switch_cpus3.commit.loads              1134869                       # Number of loads committed
system.switch_cpus3.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1770010                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11121705                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251588                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       367367                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26104260                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38578714                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 288901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10039345                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12339457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10039345                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880399                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880399                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.135849                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.135849                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66199715                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20115052                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19068559                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                          20182                       # number of replacements
system.l2.tagsinuse                       2046.709797                       # Cycle average of tags in use
system.l2.total_refs                            15409                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22230                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.693162                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            37.609805                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.991184                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    604.076955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.213715                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    486.651679                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.511779                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    337.165629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.231487                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    423.581252                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             60.963423                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             30.267584                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             23.141320                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             29.303985                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018364                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.294959                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001569                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.237623                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001715                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.164632                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001578                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.206827                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.029767                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.014779                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.011299                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.014309                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999370                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4358                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1699                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          919                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1283                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8266                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4354                       # number of Writeback hits
system.l2.Writeback_hits::total                  4354                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   175                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4390                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1742                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          969                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1333                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8441                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4390                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1742                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          969                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1333                       # number of overall hits
system.l2.overall_hits::total                    8441                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5961                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5861                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3600                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4318                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19910                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  39                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5977                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5879                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3602                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4321                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19949                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5977                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5879                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3602                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4321                       # number of overall misses
system.l2.overall_misses::total                 19949                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1981333                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    298562411                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2150889                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    271440880                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1993842                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    169222321                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1979858                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    196295325                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       943626859                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       775111                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       889670                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data        70660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       143167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1878608                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1981333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    299337522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2150889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    272330550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1993842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    169292981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1979858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    196438492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        945505467                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1981333                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    299337522                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2150889                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    272330550                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1993842                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    169292981                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1979858                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    196438492                       # number of overall miss cycles
system.l2.overall_miss_latency::total       945505467                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10319                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7560                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28176                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4354                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4354                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               214                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7621                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28390                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7621                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28390                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.577672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.775265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.796636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.770934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.706630                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.295082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.056604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.182243                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.576541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.771421                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.788011                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.764238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702677                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.576541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.771421                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.788011                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.764238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702677                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44029.622222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50085.960577                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51211.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46313.066030                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48630.292683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 47006.200278                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47139.476190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45459.778833                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47394.618734                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 48444.437500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 49426.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        35330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 47722.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48169.435897                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44029.622222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50081.566338                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51211.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46322.597381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48630.292683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46999.717102                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47139.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45461.349688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47396.133490                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44029.622222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50081.566338                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51211.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46322.597381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48630.292683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46999.717102                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47139.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45461.349688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47396.133490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3491                       # number of writebacks
system.l2.writebacks::total                      3491                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5961                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5860                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3600                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4318                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19909                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             39                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19948                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1727141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    264655545                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1913970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    237852209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1762284                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    148490403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1737517                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    171383756                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    829522825                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       682930                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       786638                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        59245                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       125684                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1654497                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1727141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    265338475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1913970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    238638847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1762284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    148549648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1737517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    171509440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    831177322                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1727141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    265338475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1913970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    238638847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1762284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    148549648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1737517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    171509440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    831177322                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.577672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.775132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.796636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.770934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.706594                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.295082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.056604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.182243                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.576541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.771290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.788011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.764238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702642                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.576541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.771290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.788011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.764238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.702642                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38380.911111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44397.843483                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45570.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40589.114164                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42982.536585                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41247.334167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41369.452381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39690.540991                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41665.720277                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 42683.125000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 43702.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 29622.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 41894.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        42423                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38380.911111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44393.253304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45570.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40598.646989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42982.536585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41240.879511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41369.452381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39692.071280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41667.200822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38380.911111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44393.253304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45570.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40598.646989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42982.536585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41240.879511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41369.452381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39692.071280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41667.200822                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.581225                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643417                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706377.201022                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.317489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.263736                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066214                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927214                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634723                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634723                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634723                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634723                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634723                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634723                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2879219                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2879219                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2879219                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2879219                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2879219                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2879219                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634785                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634785                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634785                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634785                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634785                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634785                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46439.016129                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46439.016129                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46439.016129                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46439.016129                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46439.016129                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46439.016129                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2302107                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2302107                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2302107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2302107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2302107                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2302107                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50045.804348                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50045.804348                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50045.804348                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50045.804348                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50045.804348                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50045.804348                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10367                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174370687                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10623                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16414.448555                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.175166                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.824834                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899122                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100878                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1126006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1126006                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778484                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1671                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1671                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1620                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1904490                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1904490                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1904490                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1904490                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        39136                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        39136                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          161                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        39297                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         39297                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        39297                       # number of overall misses
system.cpu0.dcache.overall_misses::total        39297                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1727360488                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1727360488                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6640710                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6640710                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1734001198                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1734001198                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1734001198                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1734001198                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943787                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943787                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943787                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943787                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.033589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000207                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000207                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020217                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020217                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020217                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020217                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44137.379599                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44137.379599                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41246.645963                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41246.645963                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44125.536250                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44125.536250                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44125.536250                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44125.536250                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          894                       # number of writebacks
system.cpu0.dcache.writebacks::total              894                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28817                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28817                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28930                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28930                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10319                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10319                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10367                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10367                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    348049039                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    348049039                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1446498                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1446498                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    349495537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    349495537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    349495537                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    349495537                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008856                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008856                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005333                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005333                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005333                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005333                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 33728.950383                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33728.950383                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 30135.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30135.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 33712.311855                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33712.311855                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 33712.311855                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33712.311855                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.328952                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006663505                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947124.767892                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.328952                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066232                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822643                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1619259                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1619259                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1619259                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1619259                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1619259                       # number of overall hits
system.cpu1.icache.overall_hits::total        1619259                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2924756                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2924756                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2924756                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2924756                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2924756                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2924756                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1619314                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1619314                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1619314                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1619314                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1619314                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1619314                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53177.381818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53177.381818                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53177.381818                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53177.381818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53177.381818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53177.381818                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2526267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2526267                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2526267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2526267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2526267                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2526267                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56139.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56139.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56139.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56139.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56139.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56139.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7621                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165345592                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7877                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20990.934620                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.338447                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.661553                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888041                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111959                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1084627                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1084627                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       701387                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        701387                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2381                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2381                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1679                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1679                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1786014                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1786014                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1786014                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1786014                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16149                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16362                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16362                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16362                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16362                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    801521526                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    801521526                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9105131                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9105131                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    810626657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    810626657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    810626657                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    810626657                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1100776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1100776                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701600                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1802376                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1802376                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1802376                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1802376                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014671                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014671                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000304                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000304                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009078                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009078                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009078                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009078                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49632.889095                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49632.889095                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 42747.093897                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42747.093897                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49543.250031                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49543.250031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49543.250031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49543.250031                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          819                       # number of writebacks
system.cpu1.dcache.writebacks::total              819                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8589                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8589                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          152                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8741                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8741                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8741                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8741                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7560                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7560                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           61                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7621                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7621                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    301683590                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    301683590                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1983800                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1983800                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    303667390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    303667390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    303667390                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    303667390                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006868                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006868                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004228                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004228                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004228                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004228                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39905.236772                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39905.236772                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 32521.311475                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32521.311475                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39846.134366                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39846.134366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39846.134366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39846.134366                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.521217                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004690588                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1989486.312871                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.521217                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060130                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.800515                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1642025                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1642025                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1642025                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1642025                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1642025                       # number of overall hits
system.cpu2.icache.overall_hits::total        1642025                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2506260                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2506260                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2506260                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2506260                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2506260                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2506260                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1642073                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1642073                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1642073                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1642073                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1642073                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1642073                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000029                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000029                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52213.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52213.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52213.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52213.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52213.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52213.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2166796                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2166796                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2166796                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2166796                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2166796                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2166796                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50390.604651                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50390.604651                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50390.604651                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50390.604651                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50390.604651                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50390.604651                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4571                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153828852                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4827                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31868.417651                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.633793                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.366207                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.881382                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.118618                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1099815                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1099815                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       719157                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        719157                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1744                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1744                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1742                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1742                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1818972                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1818972                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1818972                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1818972                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12634                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12634                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12800                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12800                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12800                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12800                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    680252761                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    680252761                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4595536                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4595536                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    684848297                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    684848297                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    684848297                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    684848297                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1112449                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1112449                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       719323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1831772                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1831772                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1831772                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1831772                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.011357                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011357                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006988                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006988                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006988                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006988                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53843.023666                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53843.023666                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 27683.951807                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27683.951807                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53503.773203                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53503.773203                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53503.773203                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53503.773203                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu2.dcache.writebacks::total              949                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8115                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8115                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8229                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8229                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4519                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4519                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4571                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4571                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4571                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4571                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    186099902                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    186099902                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       942870                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       942870                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    187042772                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    187042772                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    187042772                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    187042772                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41181.655676                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41181.655676                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 18132.115385                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 18132.115385                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 40919.442573                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40919.442573                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 40919.442573                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40919.442573                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.089357                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004744526                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1943413.009671                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.089357                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062643                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822259                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1527862                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1527862                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1527862                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1527862                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1527862                       # number of overall hits
system.cpu3.icache.overall_hits::total        1527862                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2538338                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2538338                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2538338                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2538338                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2538338                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2538338                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1527913                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1527913                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1527913                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1527913                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1527913                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1527913                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 49771.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49771.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 49771.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49771.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 49771.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49771.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2134901                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2134901                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2134901                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2134901                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2134901                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2134901                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49648.860465                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49648.860465                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 49648.860465                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49648.860465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 49648.860465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49648.860465                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5654                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158201786                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5910                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26768.491709                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.713210                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.286790                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881692                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118308                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060926                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       723639                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        723639                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1920                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1920                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1784565                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1784565                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1784565                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1784565                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15681                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15681                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          445                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          445                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16126                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16126                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16126                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16126                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    824587006                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    824587006                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     18832650                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18832650                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    843419656                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    843419656                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    843419656                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    843419656                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076607                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076607                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       724084                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       724084                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1800691                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1800691                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1800691                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1800691                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014565                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014565                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000615                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000615                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008955                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008955                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008955                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008955                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 52585.103374                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 52585.103374                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 42320.561798                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42320.561798                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 52301.851420                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 52301.851420                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 52301.851420                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52301.851420                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        31223                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        31223                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1692                       # number of writebacks
system.cpu3.dcache.writebacks::total             1692                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10080                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10080                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          392                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          392                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10472                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10472                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10472                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10472                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5601                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5601                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5654                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5654                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5654                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5654                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    220447826                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    220447826                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1224996                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1224996                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    221672822                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    221672822                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    221672822                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    221672822                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005202                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005202                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39358.654883                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39358.654883                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23113.132075                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23113.132075                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 39206.371065                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39206.371065                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 39206.371065                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39206.371065                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
