simSeconds 0.053113400867
simTicks 53113422479.607506
finalTick 403135041147786.9
simFreq 1000000000000.0
hostSeconds 228.02395771000002
hostTickRate 235144429.126729
hostMemory 52615936.413556
simInsts 110000017.01189001
simOps 122137818.190033
hostInstRate 491955.15848300006
hostOpRate 545759.197023
system.clk_domain.clock 1000.0
system.cpu_clk_domain.clock 500.0
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 413340.642536
system.l2.demandHits::switch_cpus.data 202973.46527000002
system.l2.demandHits::total 616314.107806
system.l2.overallHits::switch_cpus.inst 413340.642536
system.l2.overallHits::switch_cpus.data 202973.46527000002
system.l2.overallHits::total 616314.107806
system.l2.demandMisses::cpu.inst 3.0356680000000007
system.l2.demandMisses::cpu.data 3.588336999999999
system.l2.demandMisses::switch_cpus.inst 3380.7732900000005
system.l2.demandMisses::switch_cpus.data 55430.318545
system.l2.demandMisses::total 58811.09183500001
system.l2.overallMisses::cpu.inst 3.0356680000000007
system.l2.overallMisses::cpu.data 3.588336999999999
system.l2.overallMisses::switch_cpus.inst 3380.7732900000005
system.l2.overallMisses::switch_cpus.data 55430.318545
system.l2.overallMisses::total 58811.09183500001
system.l2.demandMissLatency::switch_cpus.inst 272031196.16950005
system.l2.demandMissLatency::switch_cpus.data 4654036294.6405
system.l2.demandMissLatency::total 4926067490.810001
system.l2.overallMissLatency::switch_cpus.inst 272031196.16950005
system.l2.overallMissLatency::switch_cpus.data 4654036294.6405
system.l2.overallMissLatency::total 4926067490.810001
system.l2.demandAccesses::cpu.inst 3.0356680000000007
system.l2.demandAccesses::cpu.data 3.588336999999999
system.l2.demandAccesses::switch_cpus.inst 416721.41582600004
system.l2.demandAccesses::switch_cpus.data 258403.78381499994
system.l2.demandAccesses::total 675125.199641
system.l2.overallAccesses::cpu.inst 3.0356680000000007
system.l2.overallAccesses::cpu.data 3.588336999999999
system.l2.overallAccesses::switch_cpus.inst 416721.41582600004
system.l2.overallAccesses::switch_cpus.data 258403.78381499994
system.l2.overallAccesses::total 675125.199641
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 1.0
system.l2.demandMissRate::switch_cpus.inst 0.010725400998
system.l2.demandMissRate::switch_cpus.data 0.223627174023
system.l2.demandMissRate::total 0.10592766258
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 1.0
system.l2.overallMissRate::switch_cpus.inst 0.010725400998
system.l2.overallMissRate::switch_cpus.data 0.223627174023
system.l2.overallMissRate::total 0.10592766258
system.l2.demandAvgMissLatency::switch_cpus.inst 80833.07385756285
system.l2.demandAvgMissLatency::switch_cpus.data 83661.5663933209
system.l2.demandAvgMissLatency::total 83490.14899434979
system.l2.overallAvgMissLatency::switch_cpus.inst 80833.07385756285
system.l2.overallAvgMissLatency::switch_cpus.data 83661.5663933209
system.l2.overallAvgMissLatency::total 83490.14899434979
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 3380.2919510000006
system.l2.demandMshrMisses::switch_cpus.data 55430.318545
system.l2.demandMshrMisses::total 58810.61049600001
system.l2.overallMshrMisses::switch_cpus.inst 3380.2919510000006
system.l2.overallMshrMisses::switch_cpus.data 55430.318545
system.l2.overallMshrMisses::total 58810.61049600001
system.l2.demandMshrMissLatency::switch_cpus.inst 238203227.53900003
system.l2.demandMshrMissLatency::switch_cpus.data 4099733063.758547
system.l2.demandMshrMissLatency::total 4337936291.297546
system.l2.overallMshrMissLatency::switch_cpus.inst 238203227.53900003
system.l2.overallMshrMissLatency::switch_cpus.data 4099733063.758547
system.l2.overallMshrMissLatency::total 4337936291.297546
system.l2.demandMshrMissRate::switch_cpus.inst 0.010724568192000001
system.l2.demandMshrMissRate::switch_cpus.data 0.223627174023
system.l2.demandMshrMissRate::total 0.10592731036099999
system.l2.overallMshrMissRate::switch_cpus.inst 0.010724568192000001
system.l2.overallMshrMissRate::switch_cpus.data 0.223627174023
system.l2.overallMshrMissRate::total 0.10592731036099999
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70836.28052994004
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73661.56570968356
system.l2.demandAvgMshrMissLatency::total 73490.36838126555
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70836.28052994004
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73661.56570968356
system.l2.overallAvgMshrMissLatency::total 73490.36838126555
system.l2.replacements 36188.564164
system.l2.ReadCleanReq.hits::switch_cpus.inst 413340.642536
system.l2.ReadCleanReq.hits::total 413340.642536
system.l2.ReadCleanReq.misses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.misses::switch_cpus.inst 3380.7732900000005
system.l2.ReadCleanReq.misses::total 3380.7732900000005
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 272031196.16950005
system.l2.ReadCleanReq.missLatency::total 272031196.16950005
system.l2.ReadCleanReq.accesses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.accesses::switch_cpus.inst 416721.41582600004
system.l2.ReadCleanReq.accesses::total 416721.41582600004
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.010725400998
system.l2.ReadCleanReq.missRate::total 0.010725400998
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80833.07385756285
system.l2.ReadCleanReq.avgMissLatency::total 80833.07385756285
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 3380.2919510000006
system.l2.ReadCleanReq.mshrMisses::total 3380.2919510000006
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 238203227.53900003
system.l2.ReadCleanReq.mshrMissLatency::total 238203227.53900003
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.010724568192000001
system.l2.ReadCleanReq.mshrMissRate::total 0.010724568192000001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70836.28052994004
system.l2.ReadCleanReq.avgMshrMissLatency::total 70836.28052994004
system.l2.ReadExReq.hits::switch_cpus.data 24540.199763000008
system.l2.ReadExReq.hits::total 24540.199763000008
system.l2.ReadExReq.misses::cpu.data 1.474644
system.l2.ReadExReq.misses::switch_cpus.data 3692.458922
system.l2.ReadExReq.misses::total 3692.458922
system.l2.ReadExReq.missLatency::switch_cpus.data 309385462.663
system.l2.ReadExReq.missLatency::total 309385462.663
system.l2.ReadExReq.accesses::cpu.data 1.474644
system.l2.ReadExReq.accesses::switch_cpus.data 28232.658685
system.l2.ReadExReq.accesses::total 28232.658685
system.l2.ReadExReq.missRate::cpu.data 0.6589170000000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.120514115371
system.l2.ReadExReq.missRate::total 0.120514115371
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 85791.93749296894
system.l2.ReadExReq.avgMissLatency::total 85791.93749296894
system.l2.ReadExReq.mshrMisses::switch_cpus.data 3692.458922
system.l2.ReadExReq.mshrMisses::total 3692.458922
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 272460828.011046
system.l2.ReadExReq.mshrMissLatency::total 272460828.011046
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.120514115371
system.l2.ReadExReq.mshrMissRate::total 0.120514115371
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 75791.92452927606
system.l2.ReadExReq.avgMshrMissLatency::total 75791.92452927606
system.l2.ReadSharedReq.hits::switch_cpus.data 178433.265507
system.l2.ReadSharedReq.hits::total 178433.265507
system.l2.ReadSharedReq.misses::cpu.data 2.113693
system.l2.ReadSharedReq.misses::switch_cpus.data 51737.859623000004
system.l2.ReadSharedReq.misses::total 51737.859623000004
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4344650831.977501
system.l2.ReadSharedReq.missLatency::total 4344650831.977501
system.l2.ReadSharedReq.accesses::cpu.data 2.113693
system.l2.ReadSharedReq.accesses::switch_cpus.data 230171.12513000003
system.l2.ReadSharedReq.accesses::total 230171.12513000003
system.l2.ReadSharedReq.missRate::cpu.data 0.8018810000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.23641026100800006
system.l2.ReadSharedReq.missRate::total 0.23641026100800006
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83647.61870192671
system.l2.ReadSharedReq.avgMissLatency::total 83647.61870192671
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 51737.859623000004
system.l2.ReadSharedReq.mshrMisses::total 51737.859623000004
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3827272235.7475004
system.l2.ReadSharedReq.mshrMissLatency::total 3827272235.7475004
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.23641026100800006
system.l2.ReadSharedReq.mshrMissRate::total 0.23641026100800006
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73647.61870192671
system.l2.ReadSharedReq.avgMshrMissLatency::total 73647.61870192671
system.l2.UpgradeReq.hits::switch_cpus.data 81.842839
system.l2.UpgradeReq.hits::total 81.842839
system.l2.UpgradeReq.accesses::switch_cpus.data 81.85141899999999
system.l2.UpgradeReq.accesses::total 81.85141899999999
system.l2.WritebackClean.hits::writebacks 416467.972041
system.l2.WritebackClean.hits::total 416467.972041
system.l2.WritebackClean.accesses::writebacks 416467.972041
system.l2.WritebackClean.accesses::total 416467.972041
system.l2.WritebackDirty.hits::writebacks 109984.19179400001
system.l2.WritebackDirty.hits::total 109984.19179400001
system.l2.WritebackDirty.accesses::writebacks 109984.19179400001
system.l2.WritebackDirty.accesses::total 109984.19179400001
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.l2.tags.tagsInUse 20964.332841864925
system.l2.tags.totalRefs 1483268.313215
system.l2.tags.sampledRefs 64677.349198
system.l2.tags.avgRefs 20.928587695708003
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 2.8779454113270004
system.l2.tags.occupancies::cpu.data 3.199996357691
system.l2.tags.occupancies::switch_cpus.inst 2413.7210789542014
system.l2.tags.occupancies::switch_cpus.data 18529.651760555673
system.l2.tags.avgOccs::cpu.inst 8.805567100000001e-05
system.l2.tags.avgOccs::cpu.data 9.784615400000002e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.073660960373
system.l2.tags.avgOccs::switch_cpus.data 0.565480106576
system.l2.tags.avgOccs::total 0.639780716347
system.l2.tags.occupanciesTaskId::1024 28472.992835
system.l2.tags.ageTaskId_1024::1 98.17716100000001
system.l2.tags.ageTaskId_1024::2 590.523338
system.l2.tags.ageTaskId_1024::3 7164.0260210000015
system.l2.tags.ratioOccsTaskId::1024 0.8689267260829998
system.l2.tags.tagAccesses 10857719.55594
system.l2.tags.dataAccesses 10857719.55594
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 3380.2919510000006
system.mem_ctrls.avgPriority_switch_cpus.data::samples 55409.185974
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.0064980430889554994
system.mem_ctrls.numReadWriteTurnArounds 450.68500400000005
system.mem_ctrls.numWriteReadTurnArounds 450.68500400000005
system.mem_ctrls.numStayReadState 136392.64929200002
system.mem_ctrls.numStayWriteState 6987.085971
system.mem_ctrls.readReqs 58810.61049600001
system.mem_ctrls.writeReqs 7447.016753000001
system.mem_ctrls.readBursts 58810.61049600001
system.mem_ctrls.writeBursts 7447.016753000001
system.mem_ctrls.servicedByWrQ 21.132571000000002
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.18136264
system.mem_ctrls.avgWrQLen 15.33763905
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 58810.61049600001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 7447.016753000001
system.mem_ctrls.rdQLenPdf::0 45321.41806
system.mem_ctrls.rdQLenPdf::1 12137.072759
system.mem_ctrls.rdQLenPdf::2 1236.91292
system.mem_ctrls.rdQLenPdf::3 91.692919
system.mem_ctrls.rdQLenPdf::4 1.8775789999999999
system.mem_ctrls.rdQLenPdf::5 0.503688
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.7098570000000001
system.mem_ctrls.wrQLenPdf::1 0.7538750000000001
system.mem_ctrls.wrQLenPdf::2 0.7538750000000001
system.mem_ctrls.wrQLenPdf::3 0.7538750000000001
system.mem_ctrls.wrQLenPdf::4 0.7538750000000001
system.mem_ctrls.wrQLenPdf::5 0.7538750000000001
system.mem_ctrls.wrQLenPdf::6 0.863807
system.mem_ctrls.wrQLenPdf::7 0.863807
system.mem_ctrls.wrQLenPdf::8 0.962678
system.mem_ctrls.wrQLenPdf::9 0.962678
system.mem_ctrls.wrQLenPdf::10 0.86343
system.mem_ctrls.wrQLenPdf::11 0.86343
system.mem_ctrls.wrQLenPdf::12 0.86343
system.mem_ctrls.wrQLenPdf::13 0.86343
system.mem_ctrls.wrQLenPdf::14 0.86343
system.mem_ctrls.wrQLenPdf::15 100.98499800000002
system.mem_ctrls.wrQLenPdf::16 108.10952900000001
system.mem_ctrls.wrQLenPdf::17 421.53449400000005
system.mem_ctrls.wrQLenPdf::18 450.015399
system.mem_ctrls.wrQLenPdf::19 451.60982200000007
system.mem_ctrls.wrQLenPdf::20 452.089901
system.mem_ctrls.wrQLenPdf::21 452.134371
system.mem_ctrls.wrQLenPdf::22 452.246719
system.mem_ctrls.wrQLenPdf::23 453.08186700000005
system.mem_ctrls.wrQLenPdf::24 452.33866800000004
system.mem_ctrls.wrQLenPdf::25 453.503994
system.mem_ctrls.wrQLenPdf::26 453.91514000000006
system.mem_ctrls.wrQLenPdf::27 454.0624630000001
system.mem_ctrls.wrQLenPdf::28 455.94531100000006
system.mem_ctrls.wrQLenPdf::29 463.7726360000001
system.mem_ctrls.wrQLenPdf::30 455.71731900000003
system.mem_ctrls.wrQLenPdf::31 452.56844
system.mem_ctrls.wrQLenPdf::32 450.77981900000003
system.mem_ctrls.wrQLenPdf::33 0.15229700000000002
system.mem_ctrls.wrQLenPdf::34 0.004214
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1352.4845440000001
system.mem_ctrls.bytesReadSys 3763879.0717440005
system.mem_ctrls.bytesWrittenSys 476609.07219200005
system.mem_ctrls.avgRdBWSys 66643650.56591647
system.mem_ctrls.avgWrBWSys 8236419.460213241
system.mem_ctrls.totGap 53121506258.6505
system.mem_ctrls.avgGap 1481462.73031866
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 216338.68486400004
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3546187.902336
system.mem_ctrls.requestorReadRate::switch_cpus.inst 3810731.6234271014
system.mem_ctrls.requestorReadRate::switch_cpus.data 62808549.47254382
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 3380.2919510000006
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 55430.318545
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 99201825.88125
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1813946082.90125
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29704.969306159994
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32420.80062947
system.mem_ctrls.dram.bytesRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesRead::cpu.data 229.65356799999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 216338.68486400004
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3547540.38688
system.mem_ctrls.dram.bytesRead::total 3763879.0717440005
system.mem_ctrls.dram.bytesInstRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 216338.68486400004
system.mem_ctrls.dram.bytesInstRead::total 216338.68486400004
system.mem_ctrls.dram.numReads::cpu.inst 3.0356680000000007
system.mem_ctrls.dram.numReads::cpu.data 3.588336999999999
system.mem_ctrls.dram.numReads::switch_cpus.inst 3380.2919510000006
system.mem_ctrls.dram.numReads::switch_cpus.data 55430.318545
system.mem_ctrls.dram.numReads::total 58810.61049600001
system.mem_ctrls.dram.bwRead::cpu.inst 38986.769646
system.mem_ctrls.dram.bwRead::cpu.data 45443.21226200001
system.mem_ctrls.dram.bwRead::switch_cpus.inst 3810731.6294700005
system.mem_ctrls.dram.bwRead::switch_cpus.data 62832918.737388
system.mem_ctrls.dram.bwRead::total 66643650.668212004
system.mem_ctrls.dram.bwInstRead::cpu.inst 38986.769646
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 3810731.6294700005
system.mem_ctrls.dram.bwInstRead::total 3810731.6294700005
system.mem_ctrls.dram.bwTotal::cpu.inst 38986.769646
system.mem_ctrls.dram.bwTotal::cpu.data 45443.21226200001
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 3810731.6294700005
system.mem_ctrls.dram.bwTotal::switch_cpus.data 62832918.737388
system.mem_ctrls.dram.bwTotal::total 74880070.023394
system.mem_ctrls.dram.readBursts 58789.47792500001
system.mem_ctrls.dram.writeBursts 7425.854543
system.mem_ctrls.dram.perBankRdBursts::0 3911.8609230000006
system.mem_ctrls.dram.perBankRdBursts::1 3551.492089
system.mem_ctrls.dram.perBankRdBursts::2 3327.3439340000004
system.mem_ctrls.dram.perBankRdBursts::3 3301.3173520000005
system.mem_ctrls.dram.perBankRdBursts::4 3571.949505
system.mem_ctrls.dram.perBankRdBursts::5 3568.8371389999998
system.mem_ctrls.dram.perBankRdBursts::6 3811.758322999999
system.mem_ctrls.dram.perBankRdBursts::7 3641.423539
system.mem_ctrls.dram.perBankRdBursts::8 3483.357267
system.mem_ctrls.dram.perBankRdBursts::9 3600.9086060000004
system.mem_ctrls.dram.perBankRdBursts::10 3711.642695
system.mem_ctrls.dram.perBankRdBursts::11 4132.961668
system.mem_ctrls.dram.perBankRdBursts::12 3782.367211
system.mem_ctrls.dram.perBankRdBursts::13 3836.8580500000003
system.mem_ctrls.dram.perBankRdBursts::14 3758.980572000001
system.mem_ctrls.dram.perBankRdBursts::15 3796.4190520000006
system.mem_ctrls.dram.perBankWrBursts::0 466.9912020000001
system.mem_ctrls.dram.perBankWrBursts::1 385.03200599999997
system.mem_ctrls.dram.perBankWrBursts::2 393.47371000000004
system.mem_ctrls.dram.perBankWrBursts::3 371.248008
system.mem_ctrls.dram.perBankWrBursts::4 419.620732
system.mem_ctrls.dram.perBankWrBursts::5 393.867679
system.mem_ctrls.dram.perBankWrBursts::6 527.43935
system.mem_ctrls.dram.perBankWrBursts::7 550.2928240000001
system.mem_ctrls.dram.perBankWrBursts::8 428.256407
system.mem_ctrls.dram.perBankWrBursts::9 494.875752
system.mem_ctrls.dram.perBankWrBursts::10 442.37659900000006
system.mem_ctrls.dram.perBankWrBursts::11 595.005038
system.mem_ctrls.dram.perBankWrBursts::12 479.33687499999996
system.mem_ctrls.dram.perBankWrBursts::13 475.4226760000001
system.mem_ctrls.dram.perBankWrBursts::14 493.69061200000004
system.mem_ctrls.dram.perBankWrBursts::15 508.92507299999994
system.mem_ctrls.dram.totQLat 810845197.6887499
system.mem_ctrls.dram.totBusLat 293947389.62499994
system.mem_ctrls.dram.totMemAccLat 1913147908.7825003
system.mem_ctrls.dram.avgQLat 13517.30030524
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 32267.300305240005
system.mem_ctrls.dram.readRowHits 35685.853238
system.mem_ctrls.dram.writeRowHits 1620.366888
system.mem_ctrls.dram.readRowHitRate 61.201486839999994
system.mem_ctrls.dram.writeRowHitRate 16.1275394
system.mem_ctrls.dram.bytesPerActivate::samples 28910.401952000004
system.mem_ctrls.dram.bytesPerActivate::mean 153.351809516392
system.mem_ctrls.dram.bytesPerActivate::gmean 105.504057983233
system.mem_ctrls.dram.bytesPerActivate::stdev 189.30387872488998
system.mem_ctrls.dram.bytesPerActivate::0-127 17704.23743
system.mem_ctrls.dram.bytesPerActivate::128-255 7345.870651000001
system.mem_ctrls.dram.bytesPerActivate::256-383 1356.229073
system.mem_ctrls.dram.bytesPerActivate::384-511 682.807807
system.mem_ctrls.dram.bytesPerActivate::512-639 496.913702
system.mem_ctrls.dram.bytesPerActivate::640-767 420.20770100000004
system.mem_ctrls.dram.bytesPerActivate::768-895 301.804684
system.mem_ctrls.dram.bytesPerActivate::896-1023 173.67737499999998
system.mem_ctrls.dram.bytesPerActivate::1024-1151 428.6535290000001
system.mem_ctrls.dram.bytesPerActivate::total 28910.401952000004
system.mem_ctrls.dram.dramBytesRead 3762526.5872000004
system.mem_ctrls.dram.dramBytesWritten 475254.690752
system.mem_ctrls.dram.avgRdBW 66.61928119088499
system.mem_ctrls.dram.avgWrBW 8.210750889122998
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 0.5832680400000001
system.mem_ctrls.dram.busUtilRead 0.51875557
system.mem_ctrls.dram.busUtilWrite 0.06494664
system.mem_ctrls.dram.pageHitRate 57.887102840000004
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.mem_ctrls.dram.rank0.actEnergy 99677008.89888
system.mem_ctrls.dram.rank0.preEnergy 52981493.004990004
system.mem_ctrls.dram.rank0.readEnergy 204817917.22056
system.mem_ctrls.dram.rank0.writeEnergy 18311579.96742
system.mem_ctrls.dram.rank0.refreshEnergy 4192701211.7172003
system.mem_ctrls.dram.rank0.actBackEnergy 5185527302.488351
system.mem_ctrls.dram.rank0.preBackEnergy 16028794384.337278
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 25782810897.634678
system.mem_ctrls.dram.rank0.averagePower 484.13551241325894
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 41621146444.45625
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1773562272.3
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 9718713762.85125
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 106734053.223
system.mem_ctrls.dram.rank1.preEnergy 56733482.40285
system.mem_ctrls.dram.rank1.readEnergy 214938955.16394
system.mem_ctrls.dram.rank1.writeEnergy 20451380.747039996
system.mem_ctrls.dram.rank1.refreshEnergy 4192701211.7172003
system.mem_ctrls.dram.rank1.actBackEnergy 5186144383.497121
system.mem_ctrls.dram.rank1.preBackEnergy 16028274737.171999
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 25805978203.923157
system.mem_ctrls.dram.rank1.averagePower 484.579080478492
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 41620094580.085
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1773562272.3
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 9719765627.222502
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.membus.transDist::ReadResp 55118.15157400001
system.membus.transDist::ReadExReq 3692.458922
system.membus.transDist::ReadExResp 3692.458922
system.membus.transDist::ReadSharedReq 55118.15157400001
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 153808.56868700002
system.membus.pktCount::total 153808.56868700002
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4240488.143936001
system.membus.pktSize::total 4240488.143936001
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 58825.323035999994
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 58825.323035999994
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 58825.323035999994
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.membus.reqLayer0.occupancy 140393319.147
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 315396029.9215
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 94997.958191
system.membus.snoop_filter.hitSingleRequests 36172.643735000005
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 106226848.39774199
system.switch_cpus.cpi 1.0620251316390001
system.switch_cpus.ipc 0.954772508396
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 114827164.95731598
system.switch_cpus.instsIssued 114106292.43572502
system.switch_cpus.squashedInstsIssued 765.410992
system.switch_cpus.squashedInstsExamined 3757993.794425
system.switch_cpus.squashedOperandsExamined 1952979.0853830003
system.switch_cpus.numIssuedDist::samples 104043540.670066
system.switch_cpus.numIssuedDist::mean 1.106154102614
system.switch_cpus.numIssuedDist::stdev 1.129027265894
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 41548146.45467
system.switch_cpus.numIssuedDist::1 27487153.472921
system.switch_cpus.numIssuedDist::2 21618680.868302
system.switch_cpus.numIssuedDist::3 10914657.491632
system.switch_cpus.numIssuedDist::4 1827569.040006
system.switch_cpus.numIssuedDist::5 587047.244785
system.switch_cpus.numIssuedDist::6 38200.565198000004
system.switch_cpus.numIssuedDist::7 13595.284249
system.switch_cpus.numIssuedDist::8 8490.248303000002
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.0
system.switch_cpus.numIssuedDist::total 104043540.670066
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.109932
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 1138.574814
system.switch_cpus.statFuBusy::MemWrite 341.871751
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 587.3584880000001
system.switch_cpus.statIssuedInstType_0::IntAlu 71181750.32670999
system.switch_cpus.statIssuedInstType_0::IntMult 65239.542160000005
system.switch_cpus.statIssuedInstType_0::IntDiv 8779.488754
system.switch_cpus.statIssuedInstType_0::FloatAdd 12.955688
system.switch_cpus.statIssuedInstType_0::FloatCmp 256.249061
system.switch_cpus.statIssuedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.statIssuedInstType_0::FloatMult 14.792483
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 8.362158
system.switch_cpus.statIssuedInstType_0::FloatMisc 902.7464040000002
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 640.7348319999999
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 9774.150919000002
system.switch_cpus.statIssuedInstType_0::SimdCmp 16936.412333
system.switch_cpus.statIssuedInstType_0::SimdCvt 8.68714
system.switch_cpus.statIssuedInstType_0::SimdMisc 15379.157199
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.000376
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 175.36411199999998
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.592778
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 24122267.151531
system.switch_cpus.statIssuedInstType_0::MemWrite 18683367.772485
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 114106292.43572502
system.switch_cpus.issueRate 1.08622099719
system.switch_cpus.fuBusy 1480.556497
system.switch_cpus.fuBusyRate 1.2691276000000003e-05
system.switch_cpus.intInstQueueReads 331780962.617887
system.switch_cpus.intInstQueueWrites 118321318.11139601
system.switch_cpus.intInstQueueWakeupAccesses 113283053.42178401
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 477409.231447
system.switch_cpus.vecInstQueueWrites 265891.57185800007
system.switch_cpus.vecInstQueueWakeupAccesses 232963.94297600005
system.switch_cpus.intAluAccesses 113868556.64570698
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 238628.98802699998
system.switch_cpus.numSquashedInsts 318952.71998600004
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 325730.81034799997
system.switch_cpus.idleCycles 2183307.727676
system.switch_cpus.MemDepUnit__0.insertedLoads 24245423.275778
system.switch_cpus.MemDepUnit__0.insertedStores 18766560.899632998
system.switch_cpus.MemDepUnit__0.conflictingLoads 1002210.0594319998
system.switch_cpus.MemDepUnit__0.conflictingStores 801.3322689999999
system.switch_cpus.MemDepUnit__0.MDPLookups 2791293.2414390002
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 21454130.034339
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 359920.0786419999
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 587570.8938030001
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 674777.546733
system.switch_cpus.branchPred.lookups_0::CallDirect 566761.642224
system.switch_cpus.branchPred.lookups_0::CallIndirect 153397.358878
system.switch_cpus.branchPred.lookups_0::DirectCond 13444984.095516002
system.switch_cpus.branchPred.lookups_0::DirectUncond 3397837.337943
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 762963.2457719999
system.switch_cpus.branchPred.lookups_0::total 19000721.227066
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 40052.664897999995
system.switch_cpus.branchPred.squashes_0::CallDirect 58119.35865199999
system.switch_cpus.branchPred.squashes_0::CallIndirect 27314.826601999997
system.switch_cpus.branchPred.squashes_0::DirectCond 845731.8733349999
system.switch_cpus.branchPred.squashes_0::DirectUncond 91060.234758
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8383.545367000002
system.switch_cpus.branchPred.squashes_0::total 1070662.5036120003
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 541.815881
system.switch_cpus.branchPred.corrected_0::CallDirect 14946.199749999996
system.switch_cpus.branchPred.corrected_0::CallIndirect 33011.93017300001
system.switch_cpus.branchPred.corrected_0::DirectCond 318243.40699600003
system.switch_cpus.branchPred.corrected_0::DirectUncond 20343.465238999997
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 26542.835927
system.switch_cpus.branchPred.corrected_0::total 413629.65396600007
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 634724.7850710001
system.switch_cpus.branchPred.committed_0::CallDirect 508642.570779
system.switch_cpus.branchPred.committed_0::CallIndirect 126082.534383
system.switch_cpus.branchPred.committed_0::DirectCond 12599252.180498
system.switch_cpus.branchPred.committed_0::DirectUncond 3306776.780913
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 754579.733889
system.switch_cpus.branchPred.committed_0::total 17930058.585533
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 93.40066
system.switch_cpus.branchPred.mispredicted_0::CallDirect 9059.995968
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 32517.998401
system.switch_cpus.branchPred.mispredicted_0::DirectCond 298501.88153
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 15551.838105000003
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 26289.946490000002
system.switch_cpus.branchPred.mispredicted_0::total 382015.06115399994
system.switch_cpus.branchPred.targetProvider_0::NoTarget 7962044.52066
system.switch_cpus.branchPred.targetProvider_0::BTB 9472457.425651
system.switch_cpus.branchPred.targetProvider_0::RAS 674777.546733
system.switch_cpus.branchPred.targetProvider_0::Indirect 891441.7340220002
system.switch_cpus.branchPred.targetProvider_0::total 19000721.227066
system.switch_cpus.branchPred.targetWrong_0::NoBranch 232934.94800799998
system.switch_cpus.branchPred.targetWrong_0::Return 131540.84717000002
system.switch_cpus.branchPred.targetWrong_0::CallDirect 541.815881
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 48612.042906999995
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 413629.65396600007
system.switch_cpus.branchPred.condPredicted 13444984.095516002
system.switch_cpus.branchPred.condPredictedTaken 5691092.465264001
system.switch_cpus.branchPred.condIncorrect 413629.65396600007
system.switch_cpus.branchPred.predTakenBTBMiss 90197.21361600001
system.switch_cpus.branchPred.NotTakenMispredicted 282088.806796
system.switch_cpus.branchPred.TakenMispredicted 131540.84717000002
system.switch_cpus.branchPred.BTBLookups 19000721.227066
system.switch_cpus.branchPred.BTBUpdates 221992.224815
system.switch_cpus.branchPred.BTBHits 12685688.225815
system.switch_cpus.branchPred.BTBHitRatio 0.667911070053
system.switch_cpus.branchPred.BTBMispredicted 99748.96037100001
system.switch_cpus.branchPred.indirectLookups 916360.6046500001
system.switch_cpus.branchPred.indirectHits 891441.7340220002
system.switch_cpus.branchPred.indirectMisses 24918.870628
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 674777.546733
system.switch_cpus.branchPred.btb.lookups::CallDirect 566761.642224
system.switch_cpus.branchPred.btb.lookups::CallIndirect 153397.358878
system.switch_cpus.branchPred.btb.lookups::DirectCond 13444984.095516002
system.switch_cpus.branchPred.btb.lookups::DirectUncond 3397837.337943
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 762963.2457719999
system.switch_cpus.branchPred.btb.lookups::total 19000721.227066
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 674777.546733
system.switch_cpus.branchPred.btb.misses::CallDirect 19265.245942
system.switch_cpus.branchPred.btb.misses::CallIndirect 153397.358878
system.switch_cpus.branchPred.btb.misses::DirectCond 4675646.6706799995
system.switch_cpus.branchPred.btb.misses::DirectUncond 28982.933246
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 762963.2457719999
system.switch_cpus.branchPred.btb.misses::total 6315033.001250999
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 14946.199749999996
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 186702.55982599998
system.switch_cpus.branchPred.btb.updates::DirectUncond 20343.465238999997
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 221992.224815
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 14946.199749999996
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 186702.55982599998
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 20343.465238999997
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 221992.224815
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.switch_cpus.branchPred.indirectBranchPred.lookups 916360.6046500001
system.switch_cpus.branchPred.indirectBranchPred.hits 891441.7340220002
system.switch_cpus.branchPred.indirectBranchPred.misses 24918.870628
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59554.76610000001
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 975915.3707500001
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 760211.666
system.switch_cpus.branchPred.ras.pops 760211.731987
system.switch_cpus.branchPred.ras.squashes 125486.850152
system.switch_cpus.branchPred.ras.used 634724.7850710001
system.switch_cpus.branchPred.ras.correct 634631.3844110001
system.switch_cpus.branchPred.ras.incorrect 93.40066
system.switch_cpus.commit.commitSquashedInsts 3770593.802253001
system.switch_cpus.commit.branchMispredicts 378366.58681999997
system.switch_cpus.commit.numCommittedDist::samples 102591313.57426299
system.switch_cpus.commit.numCommittedDist::mean 1.0924894665659999
system.switch_cpus.commit.numCommittedDist::stdev 1.128904338558
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 42719648.87223101
system.switch_cpus.commit.numCommittedDist::1 27903803.983711
system.switch_cpus.commit.numCommittedDist::2 12715754.668488
system.switch_cpus.commit.numCommittedDist::3 19252106.049833003
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 102591313.57426299
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 453.542
system.switch_cpus.commit.functionCalls 634725.1051620002
system.switch_cpus.commit.committedInstType_0::No_OpClass 558.6928480000003
system.switch_cpus.commit.committedInstType_0::IntAlu 69493649.74718702
system.switch_cpus.commit.committedInstType_0::IntMult 58555.403343000005
system.switch_cpus.commit.committedInstType_0::IntDiv 8762.419831
system.switch_cpus.commit.committedInstType_0::FloatAdd 11.325063
system.switch_cpus.commit.committedInstType_0::FloatCmp 242.20781800000006
system.switch_cpus.commit.committedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.commit.committedInstType_0::FloatMult 11.406327
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 7.607229000000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 826.8107640000002
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 634.854543
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 8593.752238000001
system.switch_cpus.commit.committedInstType_0::SimdCmp 14255.586
system.switch_cpus.commit.committedInstType_0::SimdCvt 8.68714
system.switch_cpus.commit.committedInstType_0::SimdMisc 15097.886628
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 150.324295
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 23266654.421891
system.switch_cpus.commit.committedInstType_0::MemWrite 18223419.746927004
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 111091631.47018598
system.switch_cpus.commit.commitEligibleSamples 19252106.049833003
system.switch_cpus.commit.memOrderViolationEvents 130.812814
system.switch_cpus.commit.PNDLoadViolations 15194.668298999999
system.switch_cpus.commitStats0.numInsts 100020540.432389
system.switch_cpus.commitStats0.numOps 111091631.47018598
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.49187498
system.switch_cpus.commitStats0.numOpsNotNOP 111071090.529672
system.switch_cpus.commitStats0.cpi 1.0620251316390001
system.switch_cpus.commitStats0.ipc 0.954772508396
system.switch_cpus.commitStats0.numMemRefs 41490074.168818
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 99947047.671662
system.switch_cpus.commitStats0.numLoadInsts 23266654.421891
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 18222966.204927
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 217602.515916
system.switch_cpus.commitStats0.committedInstType::No_OpClass 558.6928480000003
system.switch_cpus.commitStats0.committedInstType::IntAlu 69493649.74718702
system.switch_cpus.commitStats0.committedInstType::IntMult 58555.403343000005
system.switch_cpus.commitStats0.committedInstType::IntDiv 8762.419831
system.switch_cpus.commitStats0.committedInstType::FloatAdd 11.325063
system.switch_cpus.commitStats0.committedInstType::FloatCmp 242.20781800000006
system.switch_cpus.commitStats0.committedInstType::FloatCvt 190.59011400000003
system.switch_cpus.commitStats0.committedInstType::FloatMult 11.406327
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 7.607229000000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 826.8107640000002
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 634.854543
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 8593.752238000001
system.switch_cpus.commitStats0.committedInstType::SimdCmp 14255.586
system.switch_cpus.commitStats0.committedInstType::SimdCvt 8.68714
system.switch_cpus.commitStats0.committedInstType::SimdMisc 15097.886628
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 150.324295
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 23266654.421891
system.switch_cpus.commitStats0.committedInstType::MemWrite 18223419.746927004
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 111091631.47018598
system.switch_cpus.commitStats0.committedControl::IsControl 17930058.852576002
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16414671.799232997
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1515387.0533430001
system.switch_cpus.commitStats0.committedControl::IsCondControl 12599252.319022998
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5330806.533553
system.switch_cpus.commitStats0.committedControl::IsCall 634725.1051620002
system.switch_cpus.commitStats0.committedControl::IsReturn 634724.7850710001
system.switch_cpus.decode.idleCycles 40918008.99213501
system.switch_cpus.decode.blockedCycles 6616510.081352999
system.switch_cpus.decode.runCycles 55637751.387028
system.switch_cpus.decode.unblockCycles 472577.952838
system.switch_cpus.decode.squashCycles 398692.25671200006
system.switch_cpus.decode.branchResolved 9416260.007523999
system.switch_cpus.decode.branchMispred 36261.36471
system.switch_cpus.decode.decodedInsts 116140474.89111397
system.switch_cpus.decode.squashedInsts 28206.782366
system.switch_cpus.executeStats0.numInsts 113787340.056068
system.switch_cpus.executeStats0.numNop 22988.091163999998
system.switch_cpus.executeStats0.numBranches 18307361.050027
system.switch_cpus.executeStats0.numLoadInsts 23993771.661964003
system.switch_cpus.executeStats0.numStoreInsts 18646214.895313997
system.switch_cpus.executeStats0.instRate 1.0833474485150003
system.switch_cpus.executeStats0.numCCRegReads 32940718.014513
system.switch_cpus.executeStats0.numCCRegWrites 32007277.385336995
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 117883302.70771499
system.switch_cpus.executeStats0.numIntRegWrites 70093310.76834
system.switch_cpus.executeStats0.numMemRefs 42639986.55727801
system.switch_cpus.executeStats0.numMiscRegReads 11351373.260377001
system.switch_cpus.executeStats0.numMiscRegWrites 1349.0739590000003
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 43147.154625
system.switch_cpus.executeStats0.numVecPredRegWrites 15216.057889000003
system.switch_cpus.executeStats0.numVecRegReads 149229.369594
system.switch_cpus.executeStats0.numVecRegWrites 99357.78630899999
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11038676.706405997
system.switch_cpus.fetch.cycles 60981645.137991
system.switch_cpus.fetch.squashCycles 867963.8434020003
system.switch_cpus.fetch.cacheLines 35297419.17361999
system.switch_cpus.fetch.icacheSquashes 215227.67547100002
system.switch_cpus.fetch.nisnDist::samples 104043540.670066
system.switch_cpus.fetch.nisnDist::mean 1.134872408186
system.switch_cpus.fetch.nisnDist::stdev 1.2316272424330004
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 46781815.252838
system.switch_cpus.fetch.nisnDist::1 23947131.777444
system.switch_cpus.fetch.nisnDist::2 6676903.793032001
system.switch_cpus.fetch.nisnDist::3 26637689.846752003
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 104043540.670066
system.switch_cpus.fetchStats0.numInsts 105357320.674581
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.00305047375
system.switch_cpus.fetchStats0.numBranches 19000721.227066
system.switch_cpus.fetchStats0.branchRate 0.18028968324799996
system.switch_cpus.fetchStats0.icacheStallCycles 42627255.340450004
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 398692.25671200006
system.switch_cpus.iew.blockCycles 1146955.2868899999
system.switch_cpus.iew.unblockCycles 1241520.3630940001
system.switch_cpus.iew.dispatchedInsts 114852073.167179
system.switch_cpus.iew.dispSquashedInsts 89048.885993
system.switch_cpus.iew.dispLoadInsts 24245423.275778
system.switch_cpus.iew.dispStoreInsts 18766560.899632998
system.switch_cpus.iew.dispNonSpecInsts 1920.118699
system.switch_cpus.iew.iqFullEvents 432.857122
system.switch_cpus.iew.lsqFullEvents 1241923.2356420003
system.switch_cpus.iew.predictedTakenIncorrect 185629.504399
system.switch_cpus.iew.predictedNotTakenIncorrect 211624.23684799997
system.switch_cpus.iew.branchMispredicts 397253.741247
system.switch_cpus.iew.instsToCommit 113581689.43789701
system.switch_cpus.iew.writebackCount 113516017.36476001
system.switch_cpus.iew.producerInst 47752275.74002001
system.switch_cpus.iew.consumerInst 76421453.826761
system.switch_cpus.iew.wbRate 1.080897389233
system.switch_cpus.iew.wbFanout 0.624848219349
system.switch_cpus.lsq0.forwLoads 104006.30048199999
system.switch_cpus.lsq0.squashedLoads 978768.4802270001
system.switch_cpus.lsq0.ignoredResponses 480.5946830000001
system.switch_cpus.lsq0.memOrderViolation 21314.485743
system.switch_cpus.lsq0.squashedStores 543141.319296
system.switch_cpus.lsq0.rescheduledLoads 59816.28474199999
system.switch_cpus.lsq0.blockedByCache 483.3260010000001
system.switch_cpus.lsq0.loadToUse::samples 23266654.100522004
system.switch_cpus.lsq0.loadToUse::mean 4.072661499162
system.switch_cpus.lsq0.loadToUse::stdev 10.809821425114999
system.switch_cpus.lsq0.loadToUse::0-9 22908205.831877
system.switch_cpus.lsq0.loadToUse::10-19 40839.777884
system.switch_cpus.lsq0.loadToUse::20-29 208662.733348
system.switch_cpus.lsq0.loadToUse::30-39 5308.678734
system.switch_cpus.lsq0.loadToUse::40-49 935.4080399999999
system.switch_cpus.lsq0.loadToUse::50-59 1131.653138
system.switch_cpus.lsq0.loadToUse::60-69 4916.600637999998
system.switch_cpus.lsq0.loadToUse::70-79 968.2310209999999
system.switch_cpus.lsq0.loadToUse::80-89 1038.696615
system.switch_cpus.lsq0.loadToUse::90-99 1585.1975340000001
system.switch_cpus.lsq0.loadToUse::100-109 1666.1022690000002
system.switch_cpus.lsq0.loadToUse::110-119 3013.0162750000004
system.switch_cpus.lsq0.loadToUse::120-129 6561.306114000001
system.switch_cpus.lsq0.loadToUse::130-139 7325.450145000002
system.switch_cpus.lsq0.loadToUse::140-149 31624.029337999997
system.switch_cpus.lsq0.loadToUse::150-159 3333.541135
system.switch_cpus.lsq0.loadToUse::160-169 3392.163849
system.switch_cpus.lsq0.loadToUse::170-179 15873.196907
system.switch_cpus.lsq0.loadToUse::180-189 2919.4974530000004
system.switch_cpus.lsq0.loadToUse::190-199 1943.9894790000003
system.switch_cpus.lsq0.loadToUse::200-209 11302.376220999999
system.switch_cpus.lsq0.loadToUse::210-219 1051.3877720000003
system.switch_cpus.lsq0.loadToUse::220-229 160.026403
system.switch_cpus.lsq0.loadToUse::250-259 57.365947
system.switch_cpus.lsq0.loadToUse::260-269 94.569641
system.switch_cpus.lsq0.loadToUse::270-279 61.99128800000001
system.switch_cpus.lsq0.loadToUse::290-299 107.33058000000001
system.switch_cpus.lsq0.loadToUse::overflows 2400.0960219999997
system.switch_cpus.lsq0.loadToUse::min_value 1.1331069999999999
system.switch_cpus.lsq0.loadToUse::max_value 1001.734604
system.switch_cpus.lsq0.loadToUse::total 23266654.100522004
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 53113422479.607506
system.switch_cpus.rename.squashCycles 398692.25671200006
system.switch_cpus.rename.idleCycles 41344538.571977
system.switch_cpus.rename.blockCycles 3764220.423398
system.switch_cpus.rename.serializeStallCycles 254264.07367300004
system.switch_cpus.rename.runCycles 55658145.844377
system.switch_cpus.rename.unblockCycles 2623679.4999290006
system.switch_cpus.rename.renamedInsts 115678756.625457
system.switch_cpus.rename.ROBFullEvents 102730.27569
system.switch_cpus.rename.IQFullEvents 5810.999997999998
system.switch_cpus.rename.LQFullEvents 319467.6496170001
system.switch_cpus.rename.SQFullEvents 1956586.550026
system.switch_cpus.rename.fullRegistersEvents 114555.06721600001
system.switch_cpus.rename.renamedOperands 115049577.484571
system.switch_cpus.rename.lookups 172510546.43736398
system.switch_cpus.rename.intLookups 119951979.23475401
system.switch_cpus.rename.vecLookups 157355.67751600003
system.switch_cpus.rename.vecPredLookups 30538.656667999992
system.switch_cpus.rename.committedMaps 110283467.70799202
system.switch_cpus.rename.undoneMaps 4766108.2515279995
system.switch_cpus.rename.serializing 12486.695076
system.switch_cpus.rename.tempSerializing 752.500456
system.switch_cpus.rename.skidInsts 660833.927972
system.switch_cpus.rob.reads 198201360.540789
system.switch_cpus.rob.writes 231180088.68069604
system.switch_cpus.rob.squashedLoads 1042861.0066209999
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 572515.611957
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.49187498
system.switch_cpus.thread_0.numOps 111071090.529672
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 646973.5080980001
system.tol2bus.transDist::WritebackDirty 117431.20854700002
system.tol2bus.transDist::WritebackClean 416687.5247180001
system.tol2bus.transDist::CleanEvict 177184.567932
system.tol2bus.transDist::UpgradeReq 81.85141899999999
system.tol2bus.transDist::UpgradeResp 81.85141899999999
system.tol2bus.transDist::ReadExReq 28232.658685
system.tol2bus.transDist::ReadExResp 28232.658685
system.tol2bus.transDist::ReadCleanReq 416802.384398
system.tol2bus.transDist::ReadSharedReq 230171.12513000003
system.tol2bus.pktCount::total 2025670.7986130002
system.tol2bus.pktSize::total 76915002.54227202
system.tol2bus.snoops 36269.532736
system.tol2bus.snoopTraffic 481791.06080000004
system.tol2bus.snoopFanout::samples 711507.079955
system.tol2bus.snoopFanout::mean 0.001305558621
system.tol2bus.snoopFanout::stdev 0.034659309755000006
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 710556.8863930001
system.tol2bus.snoopFanout::1 949.7423200000001
system.tol2bus.snoopFanout::2 0.451242
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.448382
system.tol2bus.snoopFanout::total 711507.079955
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 53113422479.607506
system.tol2bus.reqLayer0.occupancy 1201888342.924
system.tol2bus.reqLayer0.utilization 0.0002107
system.tol2bus.respLayer0.occupancy 625327812.965523
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 387794984.841731
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1350433.252824
system.tol2bus.snoop_filter.hitSingleRequests 675123.3589259998
system.tol2bus.snoop_filter.hitMultiRequests 932.8071430000001
system.tol2bus.snoop_filter.totSnoops 16.367158
system.tol2bus.snoop_filter.hitSingleSnoops 15.915916000000001
system.tol2bus.snoop_filter.hitMultiSnoops 0.451242
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 7447.016753000001
system.l2.writebacks::total 7447.016753000001
system.l2.tags.occupancies::writebacks 14.882060762853001
system.l2.tags.avgOccs::writebacks 0.00045399490399999996
system.l2.tags.ageTaskId_1024::4 20629.081557000005
system.mem_ctrls.avgPriority_writebacks::samples 7447.016753000001
system.mem_ctrls.requestorWriteAccesses::writebacks 7447.016753000001
system.mem_ctrls.requestorWriteAvgLat::writebacks 89481414.59710133
system.mem_ctrls.dram.bytesWritten::writebacks 476609.07219200005
system.mem_ctrls.dram.bytesWritten::total 476609.07219200005
system.mem_ctrls.dram.numWrites::writebacks 7447.016753000001
system.mem_ctrls.dram.numWrites::total 7447.016753000001
system.mem_ctrls.dram.bwWrite::writebacks 8236419.429901
system.mem_ctrls.dram.bwWrite::total 8236419.429901
system.mem_ctrls.dram.bwTotal::writebacks 8236419.429901
system.membus.transDist::WritebackDirty 7447.016753000001
system.membus.transDist::CleanEvict 28725.618401999996
system.switch_cpus.fetch.miscStallCycles 30.006116000000002
system.switch_cpus.fetch.pendingTrapStallCycles 612.8041410000001
system.switch_cpus.lsq0.loadToUse::230-239 47.63102199999999
system.switch_cpus.lsq0.loadToUse::240-249 48.692724999999996
system.switch_cpus.lsq0.loadToUse::280-289 77.73426900000001
system.l2.demandMshrHits::switch_cpus.inst 0.481339
system.l2.demandMshrHits::total 0.481339
system.l2.overallMshrHits::switch_cpus.inst 0.481339
system.l2.overallMshrHits::total 0.481339
system.l2.InvalidateReq.hits::switch_cpus.data 15.792199
system.l2.InvalidateReq.hits::total 15.792199
system.l2.InvalidateReq.misses::switch_cpus.data 15.253620000000002
system.l2.InvalidateReq.misses::total 15.253620000000002
system.l2.InvalidateReq.accesses::switch_cpus.data 30.496159
system.l2.InvalidateReq.accesses::total 30.496159
system.l2.InvalidateReq.missRate::switch_cpus.data 0.4557264106
system.l2.InvalidateReq.missRate::total 0.4557264106
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 15.253620000000002
system.l2.InvalidateReq.mshrMisses::total 15.253620000000002
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 290532.18399999995
system.l2.InvalidateReq.mshrMissLatency::total 290532.18399999995
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.4557264106
system.l2.InvalidateReq.mshrMissRate::total 0.4557264106
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 15926.712863136047
system.l2.InvalidateReq.avgMshrMissLatency::total 15926.712863136047
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 0.481339
system.l2.ReadCleanReq.mshrHits::total 0.481339
system.mem_ctrls.rdPerTurnAround::samples 450.68500400000005
system.mem_ctrls.rdPerTurnAround::mean 106.45978667193101
system.mem_ctrls.rdPerTurnAround::gmean 68.380603740817
system.mem_ctrls.rdPerTurnAround::stdev 578.349615052352
system.mem_ctrls.rdPerTurnAround::0-1023 447.39805900000005
system.mem_ctrls.rdPerTurnAround::2048-3071 0.14304
system.mem_ctrls.rdPerTurnAround::17408-18431 0.187058
system.mem_ctrls.rdPerTurnAround::total 450.68500400000005
system.mem_ctrls.wrPerTurnAround::samples 450.68500400000005
system.mem_ctrls.wrPerTurnAround::mean 12.142910757314
system.mem_ctrls.wrPerTurnAround::gmean 12.126690951858
system.mem_ctrls.wrPerTurnAround::stdev 0.641731886217
system.mem_ctrls.wrPerTurnAround::16 342.722801
system.mem_ctrls.wrPerTurnAround::17 6.469978
system.mem_ctrls.wrPerTurnAround::18 96.092207
system.mem_ctrls.wrPerTurnAround::19 5.366306
system.mem_ctrls.wrPerTurnAround::total 450.68500400000005
system.mem_ctrls.requestorWriteBytes::writebacks 475254.690752
system.mem_ctrls.requestorWriteRate::writebacks 8210750.792294792
system.mem_ctrls.requestorWriteTotalLat::writebacks 789777763670.0017
system.membus.transDist::InvalidateReq 15.253620000000002
system.switch_cpus.nonSpecInstsAdded 1920.118699
system.switch_cpus.squashedNonSpecRemoved 1010.0365440000002
system.switch_cpus.commit.commitNonSpecStalls 910.082155
system.switch_cpus.fetch.icacheWaitRetryStallCycles 17.683591000000003
system.tol2bus.transDist::InvalidateReq 30.496159
system.tol2bus.transDist::InvalidateResp 30.496159
system.l2.tags.ageTaskId_1024::0 12.048448
system.mem_ctrls.rdPerTurnAround::1024-2047 0.732957
system.mem_ctrls.rdPerTurnAround::21504-22527 0.002107
system.mem_ctrls.wrPerTurnAround::20 0.029498
system.mem_ctrls.wrPerTurnAround::21 0.002107
system.mem_ctrls.wrPerTurnAround::22 0.002107
system.mem_ctrls.rdPerTurnAround::18432-19455 0.319262
system.l2.UpgradeReq.misses::switch_cpus.data 0.00858
system.l2.UpgradeReq.misses::total 0.00858
system.l2.UpgradeReq.missRate::switch_cpus.data 5.0175840000000004e-05
system.l2.UpgradeReq.missRate::total 5.0175840000000004e-05
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.00858
system.l2.UpgradeReq.mshrMisses::total 0.00858
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 171.6
system.l2.UpgradeReq.mshrMissLatency::total 171.6
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 5.0175840000000004e-05
system.l2.UpgradeReq.mshrMissRate::total 5.0175840000000004e-05
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 28.6
system.l2.UpgradeReq.avgMshrMissLatency::total 28.6
system.mem_ctrls.rdPerTurnAround::32-47 0.01001
system.mem_ctrls.rdPerTurnAround::48-63 0.10296000000000001
system.mem_ctrls.rdPerTurnAround::64-79 0.26312
system.mem_ctrls.rdPerTurnAround::80-95 0.33891
system.mem_ctrls.rdPerTurnAround::96-111 0.28886
system.mem_ctrls.rdPerTurnAround::112-127 0.23881000000000002
system.mem_ctrls.rdPerTurnAround::128-143 0.1573
system.mem_ctrls.rdPerTurnAround::144-159 0.10153000000000001
system.mem_ctrls.rdPerTurnAround::160-175 0.08151
system.mem_ctrls.rdPerTurnAround::176-191 0.04147
system.mem_ctrls.rdPerTurnAround::192-207 0.02002
system.mem_ctrls.rdPerTurnAround::208-223 0.00286
system.mem_ctrls.rdPerTurnAround::224-239 0.01144
system.mem_ctrls.rdPerTurnAround::240-255 0.00715
system.mem_ctrls.rdPerTurnAround::256-271 0.00429
system.mem_ctrls.rdPerTurnAround::272-287 0.00429
system.mem_ctrls.rdPerTurnAround::288-303 0.00286
system.mem_ctrls.rdPerTurnAround::304-319 0.00286
system.mem_ctrls.rdPerTurnAround::320-335 0.00143
system.mem_ctrls.rdPerTurnAround::336-351 0.00143
system.mem_ctrls.rdPerTurnAround::352-367 0.00286
system.mem_ctrls.rdPerTurnAround::368-383 0.00143
system.mem_ctrls.rdPerTurnAround::384-399 0.00143
system.mem_ctrls.rdPerTurnAround::400-415 0.00143
system.mem_ctrls.rdPerTurnAround::416-431 0.00143
system.mem_ctrls.rdPerTurnAround::448-463 0.00143
system.membus.transDist::UpgradeReq 0.00858
system.mem_ctrls.rdPerTurnAround::16384-17407 0.227991
CPI 1.0622684893750718

Per-Address PND Load Violations:
