{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744033757741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744033757741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  7 21:49:17 2025 " "Processing started: Mon Apr  7 21:49:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744033757741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744033757741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_w25q128_rw -c spi_w25q128_rw " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_w25q128_rw -c spi_w25q128_rw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744033757741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744033757931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744033757931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/spi_w25q128_rw/rtl/top_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/spi_w25q128_rw/rtl/top_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_test " "Found entity 1: top_test" {  } { { "../rtl/top_test.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/top_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744033763028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744033763028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_w25q128 " "Found entity 1: spi_w25q128" {  } { { "../rtl/spi_w25q128.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744033763030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744033763030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/spi_w25q128_rw/rtl/spi_ctrler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/spi_w25q128_rw/rtl/spi_ctrler.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "../rtl/spi_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_ctrler.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744033763032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744033763032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/spi_w25q128_rw/rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/spi_w25q128_rw/rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744033763034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744033763034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(16) " "Verilog HDL Parameter Declaration warning at key.v(16): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(27) " "Verilog HDL Parameter Declaration warning at key.v(27): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(38) " "Verilog HDL Parameter Declaration warning at key.v(38): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(39) " "Verilog HDL Parameter Declaration warning at key.v(39): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(61) " "Verilog HDL Parameter Declaration warning at key.v(61): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763034 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.v(85) " "Verilog HDL Parameter Declaration warning at key.v(85): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763035 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_w25q128 spi_w25q128.v(32) " "Verilog HDL Parameter Declaration warning at spi_w25q128.v(32): Parameter Declaration in module \"spi_w25q128\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/spi_w25q128.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763035 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_w25q128 spi_w25q128.v(33) " "Verilog HDL Parameter Declaration warning at spi_w25q128.v(33): Parameter Declaration in module \"spi_w25q128\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/spi_w25q128.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763035 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_w25q128 spi_w25q128.v(95) " "Verilog HDL Parameter Declaration warning at spi_w25q128.v(95): Parameter Declaration in module \"spi_w25q128\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/spi_w25q128.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 95 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763035 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_w25q128 spi_w25q128.v(96) " "Verilog HDL Parameter Declaration warning at spi_w25q128.v(96): Parameter Declaration in module \"spi_w25q128\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/spi_w25q128.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 96 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763035 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_ctrl spi_ctrler.v(25) " "Verilog HDL Parameter Declaration warning at spi_ctrler.v(25): Parameter Declaration in module \"spi_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/spi_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_ctrler.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_ctrl spi_ctrler.v(26) " "Verilog HDL Parameter Declaration warning at spi_ctrler.v(26): Parameter Declaration in module \"spi_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/spi_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_ctrler.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "spi_ctrl spi_ctrler.v(39) " "Verilog HDL Parameter Declaration warning at spi_ctrler.v(39): Parameter Declaration in module \"spi_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/spi_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_ctrler.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1744033763036 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_test.v(65) " "Verilog HDL Instantiation warning at top_test.v(65): instance has no name" {  } { { "../rtl/top_test.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/top_test.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1744033763036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_test " "Elaborating entity \"top_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744033763057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key_write_inst " "Elaborating entity \"key\" for hierarchy \"key:key_write_inst\"" {  } { { "../rtl/top_test.v" "key_write_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/top_test.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744033763065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(23) " "Verilog HDL assignment warning at key.v(23): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744033763066 "|top_test|key:key_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(46) " "Verilog HDL assignment warning at key.v(46): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744033763066 "|top_test|key:key_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(70) " "Verilog HDL assignment warning at key.v(70): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744033763066 "|top_test|key:key_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.v(94) " "Verilog HDL assignment warning at key.v(94): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/key.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/key.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744033763066 "|top_test|key:key_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_w25q128 spi_w25q128:comb_35 " "Elaborating entity \"spi_w25q128\" for hierarchy \"spi_w25q128:comb_35\"" {  } { { "../rtl/top_test.v" "comb_35" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/top_test.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744033763068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 spi_w25q128.v(40) " "Verilog HDL assignment warning at spi_w25q128.v(40): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/spi_w25q128.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744033763069 "|top_test|spi_w25q128:comb_35"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 spi_w25q128.v(45) " "Verilog HDL assignment warning at spi_w25q128.v(45): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/spi_w25q128.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744033763069 "|top_test|spi_w25q128:comb_35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl spi_w25q128:comb_35\|spi_ctrl:spi_ctrl_inst " "Elaborating entity \"spi_ctrl\" for hierarchy \"spi_w25q128:comb_35\|spi_ctrl:spi_ctrl_inst\"" {  } { { "../rtl/spi_w25q128.v" "spi_ctrl_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744033763069 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "spi_ctrler.v(65) " "Verilog HDL Case Statement warning at spi_ctrler.v(65): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/spi_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_ctrler.v" 65 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1744033763070 "|top_test|spi_w25q128:comb_35|spi_ctrl:spi_ctrl_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/spi_w25q128.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 125 -1 0 } } { "../rtl/spi_w25q128.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_w25q128.v" 25 -1 0 } } { "../rtl/spi_ctrler.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/spi_w25q128_rw/rtl/spi_ctrler.v" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744033763465 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744033763465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744033763601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744033763971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744033763971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "568 " "Implemented 568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744033764011 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744033764011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "552 " "Implemented 552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744033764011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744033764011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744033764020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  7 21:49:24 2025 " "Processing ended: Mon Apr  7 21:49:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744033764020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744033764020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744033764020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744033764020 ""}
