---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
redirect_from:
  - /publication
---

{% include base_path %}

Book
======
* X. Yang, Integrated Circuit Design: IC Design Flow and Project-Based Learning, 1st edition. Boca Raton: CRC Press, 2024. DOI: 10.1201/9781003187080. ISBN: 978-1-032-03079-1. 506 pages.

Patents
======
* X. Yang and J. Andrian, “An Advanced Bus Architecture for AES-Encrypted High-Performance Embedded Systems,” U.S. Patent US20170302438A1, October 19, 2017.

* X. Yang, “A Mixed-Signal Verification System for Sigma-Delta Filters,” China Patent CN102955871A, 2013.

* W. Teng, J. Sun, L. Mo, J. Zou, Y. Wu, F. Liao, J. Zhang, X. Yang, and D. Li, “Method and Device for Detecting Frame Signals of Wireless Local Area Network (WLAN) Equipment,” China Patent CN102970688A, 2013.

  
Released IPs
======
* John Shalf, {\bf X. Yang*}, Doru Thom Popovici, and Mario Vega, ``OpenFPU: OpenSource Hardware Generators for Scientific Computing,'' *Advanced Computation: HPC - Design \& Methods, Version 1.0, 2024. [Online]. University of Houston System and Lawrence Berkeley National Laboratory. Available: \\Repository Link: https://socks.lbl.gov/mvega/chisel-fp-generators.


Journals
======
* [ToE 2025] X. Yang*, N. Wu, and X. Zhang, “Bridging Chip Design and Machine Learning in Undergraduate Digital Systems Curriculum,” IEEE Transactions on Education. Major revision, 2025.

* [Micromachines 2023] Mukesh Chowdary Madineni, Mario Vega, and X. Yang, “Parameterizable Design on Convolutional Neuron Networks with Chisel Hardware Construction Language,” Micromachines, MDPI, Vol. 14, No. 3, Article 531, 2022.

* [ToE 2021] X. Yang*, “Bridging the Gap Between Academia and Industry Needs with an Open-Source Platform in Teaching Digital System Design,” IEEE Transactions on Education, Vol. 64, No. 4, pp. 337–344, November 2021. DOI: 10.1109/TE.2021.3050450.

* [JSC 2021] I. Westby and X. Yang*, “FPGA Acceleration on a Multi-Layer Perceptron Neural Network for Digit Recognition,” The Journal of Supercomputing, Springer, pp. 1–18, May 2021. DOI: 10.1007/S11227-021-03849-7.

* [JCSC 2021] X. Yang* and S. Shi, “Exploiting Energy–Quality Tradeoffs on Approximate FPGA Designs of Scalable Sequential Circuits,” Journal of Circuits, Systems and Computers, Vol. 30, No. 4, Article 2150062, August 2021. DOI: 10.1142/S0218126621500626.

* [NNW 2020] H. He, X. Yang*, et al., “Iterated Dilated Convolutional Neural Networks for Word Segmentation,” Neural Network World, Vol. 30, No. 5, pp. 333–346, October 2020. DOI: 10.14311/NNW.2020.30.022.

* [IET-CDT 2020] X. Yang*, S. Sha, I. Unwala, and J. Lu, “Towards Third-Party IP Integration: A Case Study of High-Throughput and Low-Cost Wrapper Design on a Novel IBUS Protocol,” IET Computers & Digital Techniques, Vol. 14, No. 6, pp. 353–362, November 2020. DOI: 10.1049/iet-cdt.2019.0090.

* [TODAES 2019] S. Sha, A. S. Bankar, X. Yang, W. Wen, and G. Quan, “On Fundamental Principles for Thermal-Aware Design on Periodic Real-Time Multi-Core Systems,” ACM Transactions on Design Automation of Electronic Systems, Vol. 25, No. 2, February 2020. DOI: 10.1145/3378063.

* [JoC 2019] X. Yang*, et al., “A Vision of Fog Systems Integrating FPGAs and BLE Mesh Networks,” Journal of Communications, Vol. 14, No. 3, pp. 210–215, March 2019.

* [JETC 2018] X. Yang*, W. Wen, and M. Fan, “Improving AES Core Performance via an Advanced IBUS Protocol,” ACM Journal on Emerging Technologies in Computing, Vol. 14, No. 1, pp. 1–23, March 2018. DOI: 10.1145/3110713.

* [IJCA 2018] Y. Zhang, X. Yang*, et al., “Hierarchical Synthesis of Approximate Multiplier Design for Field-Programmable Gate Arrays,” International Journal of Computer Applications, Vol. 180, No. 17, pp. 1–7, February 2018.

* [VLSID 2017] X. Yang*, N. Wu, and J. Andrian, “Comparative Power Analysis of an Adaptive Bus Encoding Method on the MBUS Structure,” Journal of VLSI Design, Article ID 4914301, pp. 1–7, May 2017. DOI: 10.1155/2017/4914301.

* [JSS 2017] M. Fan, Q. Han, and X. Yang, “Energy Minimization for Online Real-Time Scheduling with Reliability Awareness,” Journal of Systems and Software, Vol. 127, pp. 168–176, May 2017. DOI: 10.1016/j.jss.2017.02.004.

* [IJCA 2017] J. Thota, P. Vangali, and X. Yang*, “Prototyping an Autonomous Eye-Controlled System Using Raspberry Pi for Wheelchairs,” International Journal of Computer Applications, Vol. 158, No. 8, pp. 1–7, January 2017.

* [CAE 2017] P. Vangali and X. Yang*, “A Compression Algorithm Design and Simulation for Processing Large Volumes of Data from Wireless Sensor Networks,” Communications on Applied Electronics, Vol. 7, No. 4, pp. 1–5, June 2017.

* [Integration 2016] X. Yang*, N. Wu, and J. Andrian, “A Novel Bus Transfer Mode: Block Transfer and a Performance Evaluation Methodology,” Integration, the VLSI Journal, Vol. 52, pp. 23–33, January 2016.

* [IJDKP 2016] K. Zeng, N. Wu, X. Yang, and K. K. Yen, “FHCC: A Soft Hierarchical Clustering Approach for Collaborative Filtering Recommendation,” International Journal of Data Mining & Knowledge Management Process, Vol. 6, No. 3, May 2016.

* [TVLSI 2015] X. Yang* and J. Andrian, “A High-Performance On-Chip Bus (MSBUS) Design and Verification,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 23, No. 7, pp. 1350–1354, July 2015.

  
Conferences
======
* [IPDPS 2026] Doru Thom Popovici, Mario Vega, Angelos Ioannou, Fabien Chaix, Dania Mosuli, Blair Reasoner, Tan Nguyen, Xiaokun Yang, and John Shalf, “Accelerating Density Functional Theory Calculations Through Hardware Codesign,” 60th IEEE International Parallel and Distributed Processing Symposium (IPDPS), submitted, 2026.

* [FPGA 2026] Doru Thom Popovici, Mario Vega, Angelos Ioannou, Fabien Chaix, Dania Mosuli, Blair Reasoner, Tan Nguyen, Xiaokun Yang, and John Shalf, “A Hierarchical Methodology for Hardware Design Comparison in HPC Workloads,” 34th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), submitted, 2026.

* [ICDM-REU 2025] Spencer M. Buchanan, Jose Ramos, Cameron D. DiSomma, Yunxiang Zhang, Yunfeng Zhao, and Xiaokun Yang, “Parameterized Hardware Generation for Mini-Float Summation-of-Absolute-Differences for CNN Models,” IEEE International Conference on Data Mining (ICDM), submitted, 2025.

* [ICDM-REU 2025] Jeremy W. Turner, Cameron D. DiSomma, Lei Fan, Xuechen Zhang, and Xiaokun Yang, “Hardware Generators for Quantum Gate Emulation and Acceleration,” IEEE International Conference on Data Mining (ICDM), submitted, 2025.

* [ICDM-REU 2025] Keenan Powell, Rubayet Rongon, Xiaokun Yang, and Xuechen Zhang, “Accelerating Deep-Learning Applications with Efficient Tensor Layout Management,” IEEE International Conference on Data Mining (ICDM), submitted, 2025.

* [ICDM 2025] K. Sanchez, R. Rongon, A. Farooqui, T. E. Haynes, Xiaokun Yang, K. Wu, H. Tang, and X. Zhang, “Scaling Data Augmentation for Machine Learning Applications Using Computational Storage Devices,” IEEE International Conference on Data Mining (ICDM), submitted, 2025.

* [SEET 2025] Cameron D. DiSomma, Dania S. Mosuli, and Xiaokun Yang, “A Reusable Software–Hardware Co-Design FPGA Platform for Floating-Point Operations,” International Conference on Software Engineering of Emerging Technologies (SEET 2025), submitted, Long Beach, CA, USA, August 11–12, 2025.

* [SEET 2025] A. Cruz and Xiaokun Yang, “AI-Powered Engine Component Identifier for Vehicle Maintenance,” International Conference on Software Engineering of Emerging Technologies (SEET 2025), submitted, Long Beach, CA, USA, August 11–12, 2025.

* [AIIoT 2025] Brandon Fong, Nansong Wu, Xiaokun Yang, and Kaiman Zeng, “FPGA-Based Automatic Music Transcription as a Web Service,” IEEE World AI IoT Congress (AIIoT), accepted, December 2025, Osaka, Japan.

* [BigData 2024] Paul Wong, Dania Susanne Mosuli, Xuechen Zhang, and Xiaokun Yang, “Hardware Generation on Trigonometric Functions,” IEEE International Conference on Big Data (BigData), Washington, DC, USA, 2024, pp. 7571–7576. DOI: 10.1109/BigData62323.2024.10825243.

* [HPEC 2023] Mario Vega, X. Yang, John Shalf, and Doru Adrian Thom Popovici, “Towards a Flexible Hardware Implementation for Mixed-Radix Fourier Transforms,” IEEE High Performance Extreme Computing Conference (HPEC), Boston, MA, USA, 2023, pp. 1–7.

* [UEMCON 2023] C. Hingu, X. Fu, R. Challoo, J. Lu, X. Yang, and L. Qingge, “Accelerating FPGA Implementation of Neural Network Controllers via 32-bit Fixed-Point Design for Real-Time Control,” IEEE Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON), Best Paper Award, New York, NY, USA, 2023, pp. 0445–0450.

* [CLOUD 2022] G. Ding, Z. Li, Y. Wu, X. Yang, M. Aliasgari, and H. Xu, “Towards an Efficient Client Selection System for Federated Learning,” IEEE International Conference on Cloud Computing (CLOUD 2022), Springer LNCS.

* [DAC 2022] S. Sha and X. Yang, “Endurance-Aware Real-Time Scheduling on ReRAM Accelerators,” IEEE/ACM Design Automation Conference (DAC), Work-in-Progress, San Francisco, CA, USA, 2022.

* [ISQED 2022] A. L. Reed and X. Yang, “Lightweight Neural Network Architectures for Resource-Limited Devices,” IEEE/ACM International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA, 2022.

* [ISMCR 2022] M. Vega, M. Madineni, and X. Yang, “Case Studies of Configurable Binary Design Library on FPGA,” IEEE International Symposium on Measurement and Control in Robotics (ISMCR), Houston, TX, USA, 2022.

* [ISMCR 2022] S. K. Surapally and X. Yang, “Evaluating FPGA Acceleration on Binarized Neural Networks and Quantized Neural Networks,” IEEE International Symposium on Measurement and Control in Robotics (ISMCR), Houston, TX, USA, 2022.

* [GreenTech 2022] M. Ejaz, I. Unwala, J. Lu, and X. Yang, “Securing Hardware Development Process Using Blockchain,” IEEE Green Technologies Conference (GreenTech), Houston, TX, USA, 2022.

* [CSCE 2021] S. Ek, M. Curci, X. Yang, et al., “Sentiment Analysis of Long-Term Social Data during the COVID-19 Pandemic,” World Congress in Computer Science, Computer Engineering, and Applied Computing (CSCE), Las Vegas, NV, USA, 2021.

* [ISQED 2019] X. Yang, Y. Zhang, and L. Wu, “A Scalable Image/Video Processing Platform with an Open-Source Design and Verification Environment,” International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA, 2019.

* [ISVLSI 2019] K. Vaca, A. Gajjar, and X. Yang, “Real-Time Automatic Music Transcription with Zynq FPGA,” IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Miami, FL, USA, 2019.

* [ASP-DAC 2017] X. Yang and W. Wen, “Design of a Pre-Scheduled Data Bus (DBUS) for AES-Encrypted System-on-Chips,” Asia and South Pacific Design Automation Conference (ASP-DAC), Chiba, Japan, 2017.

* [SEC 2017] X. Yang and X. He, “Establishing a BLE Mesh Network Using Fabricated CSRmesh Devices,” ACM/IEEE Symposium on Edge Computing (SEC), San Jose/Fremont, CA, USA, 2017.

* [DAC 2016] X. Yang and J. Andrian, “A Configurable and Synthesizable On-Chip Bus Architecture for Integrating Industrial Standard IPs,” Design Automation Conference (DAC), Austin, TX, USA, 2016.

* [ISVLSI 2014] X. Yang and J. Andrian, “A Low-Cost and High-Performance Embedded System Architecture and an Evaluation Methodology,” IEEE Symposium on VLSI (ISVLSI), Tampa, FL, USA, 2014.

* [SSST 2013] X. Yang, X. Niu, and J. Fan, “Mixed-Signal System-on-Chip Verification Based on SystemVerilog Models,” Southeastern Symposium on System Theory (SSST), Waco, TX, USA, 2013.


  
Abstracts/Posters, Presentations, and Invited Talks
======
* [Quantum 26] Xiaokun Yang, “Beyond Moore’s Law: Hybrid Quantum-Classical Platforms,” Invited Talk, Case Western Reserve University.

* [Quantum 26] Xiaokun Yang, “Beyond Moore’s Law: Specialized Hardware Design Generation for Quantum Circuit Simulation and Verification,” Invited Talk, Quantum Workshop, UT Dallas.

* [SC 25] Mario Vega, Angelos Ioannou, Fabien Chaix, Dania Mosuli, Blair Reasoner, Tan Nguyen, Xiaokun Yang, and John Shalf, “An Approach to Identify Divergences in Hardware Designs for HPC Workloads,” 11th International Workshop on Heterogeneous High-Performance Reconfigurable Computing (H2RC 2025), St. Louis, MO, November 21, 2025.

* [NSF REU Seminar 2025] X. Yang, “Specialized Hardware Design on Linear Algebra for Applications in Scientific Computing, ML, and Quantum Circuit Emulation,” UHCL Seminar, Vancouver, WA, July 24, 2025.

* [NSF REU Poster 2024] Jeremy Turner and Xiaokun Yang, “Hardware Generation and Acceleration for Quantum Gate Simulation,” Poster, ENCS Undergraduate Research Showcase, Vancouver, WA, August 14, 2025.

* [NSF REU Poster 2024] Jose Ramos and Xiaokun Yang, “Code Generation for AdderNet Neural Network,” Poster, ENCS Undergraduate Research Showcase, August 14, 2025.

* [UHCL Physics & Mechanical Seminar 2025] X. Yang, “DFT Beyond Moore’s Law: Hardware Acceleration for Future HPC,” UHCL Seminar, February 25, 2025.

* [LBL Fellowship Poster 2024] Blair Reasoner, Xiaokun Yang, Doru Thom Adrian Popovici, Patricia Gonzalez-Guerrero, Meriam Gay Bautista, Mario Vega, and John Shalf, “DFT Beyond Moore’s Law: Extreme Hardware Specialization for the Future of HPC,” Poster, Lawrence Berkeley National Laboratory, 2024.

* [NSF REU Poster 2024] Keaton Khoury, Blair Reasoner, Paul Wong, and Xiaokun Yang, “Design and Verification of Submodules for Density Functional Theory (DFT) Hardware Accelerator,” Poster, Undergraduate Research Showcase, Vancouver, WA, July 30, 2024.

* [NSF REU Poster 2024] Paul Wong and Xiaokun Yang, “Trigonometric Functions in the Chisel Hardware Construction Language,” Poster, Undergraduate Research Showcase, Vancouver, WA, July 30, 2024.

* [NSF REU Seminar 2024] X. Yang, “Beyond Moore’s Law: Hardware Acceleration for Future HPC and ML,” NSF REU Seminar, July 12, 2024.

* [LBL Fellowship Poster 2023] Blair Reasoner, Xiaokun Yang, Doru Thom Adrian Popovici, Patricia Gonzalez-Guerrero, Meriam Gay Bautista, Mario Vega, and John Shalf, “Parameterized Hardware Accelerator Design on Tall-Skinny QR Factorization,” Poster, Lawrence Berkeley National Laboratory, 2024.

* [SRP 2023] X. Yang, “Specialized Hardware Design on DFT for HPC,” DOE SRP, January 9–13, 2023.

* [LBL 2022] X. Yang, “DFT Beyond Moore’s Law: FPGA Design Specialization for HPC,” LBL Monthly Conference, November 2, 2022.

* [DOE VFP 2022] X. Yang, Mario Vega, Doru Thom Adrian Popovici, Nirmalendu Patra, and John Shalf, “DFT Beyond Moore’s Law: FPGA Design Specialization for 3D FFT for HPC,” DOE Visiting Faculty Program Summer Oral Presentation, August 5, 2022.

* [WDE 2022] Mario Vega, X. Yang, Doru Thom Adrian Popovici, Nirmalendu Patra, and John Shalf, “DFT Beyond Moore’s Law: Hardware Design Specialization for Streaming and Mixed FFTs,” WDE Poster Presentation, July 22, 2022.

* [CFD 2022] X. Yang, “Project-Centric Learning with OpenIC,” Faculty Development Week, Center for Faculty Development, UHCL, January 27, 2022.

* [SRP 2022] X. Yang, “High-Performance SoC Architecture,” DOE SRP, December 9–13, 2021.

* [GCC 2021] X. Yang, “FPGA Designs and Acceleration for Neural Networks,” Invited Short Talk, GCC Translational Imaging Conference, Virtual Event, November 2, 2021.

* [ES 2021] X. Yang, “FPGA Acceleration on Artificial Intelligence,” Invited Talk, Engineering Science Department, Sonoma State University, CA, 2021.

* [VRISE 2021] X. Yang, “An Implementation of Low-Cost System-on-Chip with Neural Network for Surveillance Cameras,” TC17–VRISE 2021, Virtual Event, October 8, 2021.

* [ICAMSE 2019] X. Yang, “An Advanced SoC Architecture for Low-Cost and Low-Power Edge Devices,” International Conference on Advanced Materials Sciences and Engineering, Osaka, Japan, 2019.

* [Robotics 2018] X. Yang, Y. Zhang, A. Gajjar, H. Schmoyer, and N. Ly, “Learning-on-Chip: Facial Detection with Approximations of FPGA Computing,” Robotics & AI Day, UHCL, August 3, 2018.

* [Robotics 2017] Y. Zhang and X. Yang, “Exploring Approximate Designs for FPGA-Based Edge Computing,” Robotics & AI Day, UHCL, July 21, 2017.

* [Robotics 2017] A. Gajjar and X. Yang, “A Smart Building System Integrated with an Edge Computing Algorithm and IoT Mesh Networks,” Robotics & AI Day, UHCL, July 21, 2017.

* [GBS 2016] X. Yang, “A High-Performance AES-Encrypted On-Chip Bus Architecture for Internet-of-Things System-on-Chips,” IEEE Galveston Session, NASA Johnson Space Center, Gilruth Recreation Center, November 17, 2016.

  
Service and leadership
======
* Currently signed in to 43 different slack teams
