Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun 13 12:46:40 2024
| Host         : ST04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clock_counter_timing_summary_routed.rpt -pb clock_counter_timing_summary_routed.pb -rpx clock_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       4           
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (54)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U0/clk1000Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/clk1000Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (54)
-------------------------------
 There are 54 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.234        0.000                      0                   54        0.197        0.000                      0                   54        2.000        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out3_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out3_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.997        0.000                      0                   27        0.351        0.000                      0                   27        4.500        0.000                       0                    29  
  clk_out3_clk_wiz_0          1.234        0.000                      0                   27        0.264        0.000                      0                   27        2.000        0.000                       0                    29  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.998        0.000                      0                   27        0.351        0.000                      0                   27        4.500        0.000                       0                    29  
  clk_out3_clk_wiz_0_1        1.234        0.000                      0                   27        0.264        0.000                      0                   27        2.000        0.000                       0                    29  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.997        0.000                      0                   27        0.276        0.000                      0                   27  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0          1.234        0.000                      0                   27        0.197        0.000                      0                   27  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.997        0.000                      0                   27        0.276        0.000                      0                   27  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1        1.234        0.000                      0                   27        0.197        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  
(none)                                      clk_out3_clk_wiz_0    
(none)                                      clk_out3_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 2.205ns (56.173%)  route 1.720ns (43.827%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.879 r  U2/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.849     2.728    U2/cnt0_carry__4_n_6
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.303     3.031 r  U2/cnt[22]_i_1__0/O
                         net (fo=1, routed)           0.000     3.031    U2/cnt[22]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.029     9.028    U2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.854ns (21.630%)  route 3.094ns (78.370%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.229     2.902    U2/cnt[25]_i_2_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.150     3.052 r  U2/cnt[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    U2/cnt[25]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.075     9.074    U2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.091ns (54.862%)  route 1.720ns (45.138%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.765 r  U2/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.849     2.614    U2/cnt0_carry__3_n_6
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.303     2.917 r  U2/cnt[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.917    U2/cnt[18]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.503     8.508    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[18]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.029     9.026    U2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 2.117ns (55.468%)  route 1.700ns (44.532%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.767 r  U2/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.828     2.595    U2/cnt0_carry__4_n_7
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.327     2.922 r  U2/cnt[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.922    U2/cnt[21]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.503     8.508    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[21]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.075     9.072    U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.090%)  route 2.920ns (77.910%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.056     2.728    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.852 r  U2/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.852    U2/cnt[2]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.029     9.038    U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.156%)  route 2.909ns (77.844%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.044     2.717    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.841 r  U2/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.841    U2/cnt[4]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.031     9.040    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.854ns (22.627%)  route 2.920ns (77.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.056     2.728    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.878 r  U2/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.878    U2/cnt[3]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[3]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075     9.084    U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.854ns (22.694%)  route 2.909ns (77.306%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.044     2.717    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.867 r  U2/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.867    U2/cnt[5]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[5]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075     9.084    U2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -2.867    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.215ns (59.090%)  route 1.534ns (40.910%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.858 r  U2/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.662     2.520    U2/cnt0_carry__4_n_4
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.334     2.854 r  U2/cnt[24]_i_1__0/O
                         net (fo=1, routed)           0.000     2.854    U2/cnt[24]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.075     9.074    U2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.977ns (53.471%)  route 1.720ns (46.529%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.651 r  U2/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.849     2.500    U2/cnt0_carry__2_n_6
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.303     2.803 r  U2/cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.803    U2/cnt[14]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X4Y26          FDCE (Setup_fdce_C_D)        0.029     9.025    U2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 U2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.996%)  route 0.257ns (58.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  U2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.257    -0.202    U2/cnt_reg_n_0_[0]
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  U2/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    U2/cnt[0]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092    -0.508    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U2/clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/clk1000Hz_reg/Q
                         net (fo=3, routed)           0.356    -0.102    U2/CLK
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.045    -0.057 r  U2/clk1000Hz_i_1__0/O
                         net (fo=1, routed)           0.000    -0.057    U2/clk1000Hz_i_1__0_n_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C
                         clock pessimism              0.240    -0.599    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091    -0.508    U2/clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[11]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  U2/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161    -0.126    U2/cnt0_carry__1_n_5
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.108    -0.018 r  U2/cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    U2/cnt[11]
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.092    -0.509    U2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.398    U2/cnt_reg_n_0_[15]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.287 r  U2/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.161    -0.125    U2/cnt0_carry__2_n_5
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.108    -0.017 r  U2/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.017    U2/cnt[15]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092    -0.508    U2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U2/cnt_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.396    U2/cnt_reg_n_0_[23]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U2/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.161    -0.123    U2/cnt0_carry__4_n_5
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U2/cnt[23]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.015    U2/cnt[23]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.852    -0.838    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.092    -0.506    U2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[7]
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  U2/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.161    -0.126    U2/cnt0_carry__0_n_5
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.108    -0.018 r  U2/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    U2/cnt[7]
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.092    -0.509    U2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U2/cnt_reg[19]/Q
                         net (fo=2, routed)           0.062    -0.396    U2/cnt_reg_n_0_[19]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U2/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.161    -0.123    U2/cnt0_carry__3_n_5
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U2/cnt[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.015    U2/cnt[19]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.092    -0.506    U2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 U2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.395    U2/cnt_reg_n_0_[4]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  U2/cnt0_carry/O[3]
                         net (fo=1, routed)           0.226    -0.061    U2/cnt0_carry_n_4
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.110     0.049 r  U2/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.049    U2/cnt[4]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.092    -0.508    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[11]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.255 r  U2/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.226    -0.029    U2/cnt0_carry__1_n_4
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.108     0.079 r  U2/cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.079    U2/cnt[12]
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.107    -0.494    U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U2/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.398    U2/cnt_reg_n_0_[15]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.254 r  U2/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.226    -0.028    U2/cnt0_carry__2_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.108     0.080 r  U2/cnt[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.080    U2/cnt[16]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.107    -0.493    U2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U6/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    U6/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y24      U2/clk1000Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y26      U2/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y25      U2/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y25      U2/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y25      U2/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y25      U2/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y26      U2/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y26      U2/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24      U2/clk1000Hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24      U2/clk1000Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26      U2/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26      U2/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24      U2/clk1000Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24      U2/clk1000Hz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26      U2/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26      U2/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.252ns (60.149%)  route 1.492ns (39.851%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  U0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.474    U0/cnt0_carry__4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.696 r  U0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.828     2.524    U0/data0[25]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.327     2.851 r  U0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.851    U0/cnt_0[25]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.075     4.084    U0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 2.226ns (60.293%)  route 1.466ns (39.707%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.694 r  U0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.802     2.495    U0/data0[22]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.303     2.798 r  U0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.798    U0/cnt_0[22]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.029     4.038    U0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          4.038    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 2.112ns (59.028%)  route 1.466ns (40.972%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.580 r  U0/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.802     2.381    U0/data0[18]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.303     2.684 r  U0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.684    U0/cnt_0[18]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.008    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.029     4.037    U0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 2.236ns (62.775%)  route 1.326ns (37.225%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.673 r  U0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.662     2.334    U0/data0[24]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.334     2.668 r  U0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.668    U0/cnt_0[24]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.075     4.084    U0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 2.136ns (60.526%)  route 1.393ns (39.474%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.582 r  U0/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.729     2.311    U0/data0[21]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.325     2.636 r  U0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.636    U0/cnt_0[21]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[21]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.008    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.075     4.083    U0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.636    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 2.024ns (57.564%)  route 1.492ns (42.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.468 r  U0/cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.828     2.296    U0/data0[17]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.327     2.623 r  U0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.623    U0/cnt_0[17]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.505     3.510    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[17]/C
                         clock pessimism              0.564     4.073    
                         clock uncertainty           -0.067     4.006    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.075     4.081    U0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.998ns (57.679%)  route 1.466ns (42.321%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.466 r  U0/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.802     2.267    U0/data0[14]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.303     2.570 r  U0/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.570    U0/cnt_0[14]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.505     3.510    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[14]/C
                         clock pessimism              0.564     4.073    
                         clock uncertainty           -0.067     4.006    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.029     4.035    U0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.035    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 2.122ns (61.544%)  route 1.326ns (38.456%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.559 r  U0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.662     2.220    U0/data0[20]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.334     2.554 r  U0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.554    U0/cnt_0[20]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[20]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.008    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.075     4.083    U0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.884ns (55.464%)  route 1.513ns (44.536%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.352 r  U0/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.849     2.200    U0/data0[10]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.303     2.503 r  U0/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.503    U0/cnt_0[10]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.504     3.509    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.005    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.029     4.034    U0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 U0/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.828ns (24.393%)  route 2.566ns (75.607%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  U0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.812     0.374    U0/cnt[2]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.498 r  U0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.983     1.481    U0/cnt[25]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     1.605 r  U0/cnt[25]_i_3/O
                         net (fo=26, routed)          0.772     2.377    U0/cnt[25]_i_3_n_0
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     2.501 r  U0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.501    U0/cnt_0[23]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.031     4.040    U0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          4.040    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  1.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  U0/clk1000Hz_reg/Q
                         net (fo=3, routed)           0.175    -0.259    U0/CLK
    SLICE_X2Y26          LUT3 (Prop_lut3_I2_O)        0.045    -0.214 r  U0/clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U0/clk1000Hz_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C
                         clock pessimism              0.240    -0.598    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120    -0.478    U0/clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.201    U0/cnt[0]
    SLICE_X0Y27          LUT1 (Prop_lut1_I0_O)        0.045    -0.156 r  U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    U0/cnt_0[0]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.092    -0.504    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.396    U0/cnt[11]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U0/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161    -0.123    U0/data0[11]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U0/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    U0/cnt_0[11]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.092    -0.506    U0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U0/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[19]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.283 r  U0/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.161    -0.121    U0/data0[19]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.108    -0.013 r  U0/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.013    U0/cnt_0[19]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.854    -0.836    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.092    -0.504    U0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U0/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.586    -0.595    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.393    U0/cnt[23]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.282 r  U0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.161    -0.120    U0/data0[23]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.108    -0.012 r  U0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.012    U0/cnt_0[23]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.855    -0.835    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.503    U0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.582    -0.599    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.397    U0/cnt[7]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.286 r  U0/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.161    -0.124    U0/data0[7]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.108    -0.016 r  U0/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    U0/cnt_0[7]
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.092    -0.507    U0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 U0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.360ns (57.869%)  route 0.262ns (42.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[15]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.283 r  U0/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.200    -0.082    U0/data0[15]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.108     0.026 r  U0/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.026    U0/cnt_0[15]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.092    -0.504    U0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.359ns (55.149%)  route 0.292ns (44.851%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.582    -0.599    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.392    U0/cnt[4]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.284 r  U0/cnt0_carry/O[3]
                         net (fo=1, routed)           0.226    -0.058    U0/data0[4]
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.110     0.052 r  U0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.052    U0/cnt_0[4]
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.092    -0.507    U0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.396    U0/cnt[11]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.252 r  U0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.226    -0.026    U0/data0[12]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.108     0.082 r  U0/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.082    U0/cnt_0[12]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.107    -0.491    U0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[15]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.250 r  U0/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.226    -0.024    U0/data0[16]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.108     0.084 r  U0/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.084    U0/cnt_0[16]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[16]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.107    -0.489    U0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { U6/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    U6/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y27      U0/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y26      U0/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y26      U0/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y26      U0/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y26      U0/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y27      U0/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y27      U0/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      U0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      U0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U6/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U6/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 2.205ns (56.173%)  route 1.720ns (43.827%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.879 r  U2/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.849     2.728    U2/cnt0_carry__4_n_6
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.303     3.031 r  U2/cnt[22]_i_1__0/O
                         net (fo=1, routed)           0.000     3.031    U2/cnt[22]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     9.000    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.029     9.029    U2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.029    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.854ns (21.630%)  route 3.094ns (78.370%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.229     2.902    U2/cnt[25]_i_2_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.150     3.052 r  U2/cnt[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    U2/cnt[25]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     9.000    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.075     9.075    U2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.091ns (54.862%)  route 1.720ns (45.138%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.765 r  U2/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.849     2.614    U2/cnt0_carry__3_n_6
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.303     2.917 r  U2/cnt[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.917    U2/cnt[18]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.503     8.508    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[18]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.029     9.027    U2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 2.117ns (55.468%)  route 1.700ns (44.532%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.767 r  U2/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.828     2.595    U2/cnt0_carry__4_n_7
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.327     2.922 r  U2/cnt[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.922    U2/cnt[21]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.503     8.508    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[21]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.998    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.075     9.073    U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.090%)  route 2.920ns (77.910%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.056     2.728    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.852 r  U2/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.852    U2/cnt[2]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.010    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.029     9.039    U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.156%)  route 2.909ns (77.844%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.044     2.717    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.841 r  U2/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.841    U2/cnt[4]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.010    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.031     9.041    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.854ns (22.627%)  route 2.920ns (77.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.056     2.728    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.878 r  U2/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.878    U2/cnt[3]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[3]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.010    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075     9.085    U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.854ns (22.694%)  route 2.909ns (77.306%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.044     2.717    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.867 r  U2/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.867    U2/cnt[5]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[5]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.010    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075     9.085    U2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -2.867    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.215ns (59.090%)  route 1.534ns (40.910%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.858 r  U2/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.662     2.520    U2/cnt0_carry__4_n_4
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.334     2.854 r  U2/cnt[24]_i_1__0/O
                         net (fo=1, routed)           0.000     2.854    U2/cnt[24]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     9.000    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.075     9.075    U2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.977ns (53.471%)  route 1.720ns (46.529%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.651 r  U2/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.849     2.500    U2/cnt0_carry__2_n_6
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.303     2.803 r  U2/cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.803    U2/cnt[14]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.997    
    SLICE_X4Y26          FDCE (Setup_fdce_C_D)        0.029     9.026    U2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                  6.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 U2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.996%)  route 0.257ns (58.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  U2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.257    -0.202    U2/cnt_reg_n_0_[0]
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  U2/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    U2/cnt[0]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092    -0.508    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U2/clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/clk1000Hz_reg/Q
                         net (fo=3, routed)           0.356    -0.102    U2/CLK
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.045    -0.057 r  U2/clk1000Hz_i_1__0/O
                         net (fo=1, routed)           0.000    -0.057    U2/clk1000Hz_i_1__0_n_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C
                         clock pessimism              0.240    -0.599    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091    -0.508    U2/clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[11]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  U2/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161    -0.126    U2/cnt0_carry__1_n_5
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.108    -0.018 r  U2/cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    U2/cnt[11]
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.092    -0.509    U2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.398    U2/cnt_reg_n_0_[15]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.287 r  U2/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.161    -0.125    U2/cnt0_carry__2_n_5
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.108    -0.017 r  U2/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.017    U2/cnt[15]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092    -0.508    U2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U2/cnt_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.396    U2/cnt_reg_n_0_[23]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U2/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.161    -0.123    U2/cnt0_carry__4_n_5
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U2/cnt[23]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.015    U2/cnt[23]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.852    -0.838    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.092    -0.506    U2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[7]
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  U2/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.161    -0.126    U2/cnt0_carry__0_n_5
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.108    -0.018 r  U2/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    U2/cnt[7]
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.092    -0.509    U2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U2/cnt_reg[19]/Q
                         net (fo=2, routed)           0.062    -0.396    U2/cnt_reg_n_0_[19]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U2/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.161    -0.123    U2/cnt0_carry__3_n_5
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U2/cnt[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.015    U2/cnt[19]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.092    -0.506    U2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 U2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.395    U2/cnt_reg_n_0_[4]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  U2/cnt0_carry/O[3]
                         net (fo=1, routed)           0.226    -0.061    U2/cnt0_carry_n_4
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.110     0.049 r  U2/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.049    U2/cnt[4]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.092    -0.508    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[11]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.255 r  U2/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.226    -0.029    U2/cnt0_carry__1_n_4
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.108     0.079 r  U2/cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.079    U2/cnt[12]
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.107    -0.494    U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U2/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.398    U2/cnt_reg_n_0_[15]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.254 r  U2/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.226    -0.028    U2/cnt0_carry__2_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.108     0.080 r  U2/cnt[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.080    U2/cnt[16]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.107    -0.493    U2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U6/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    U6/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y24      U2/clk1000Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y26      U2/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y25      U2/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y25      U2/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y25      U2/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y25      U2/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y26      U2/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y26      U2/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24      U2/clk1000Hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24      U2/clk1000Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26      U2/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26      U2/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24      U2/clk1000Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y24      U2/clk1000Hz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26      U2/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26      U2/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y25      U2/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.252ns (60.149%)  route 1.492ns (39.851%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  U0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.474    U0/cnt0_carry__4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.696 r  U0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.828     2.524    U0/data0[25]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.327     2.851 r  U0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.851    U0/cnt_0[25]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.010    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.075     4.085    U0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          4.085    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 2.226ns (60.293%)  route 1.466ns (39.707%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.694 r  U0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.802     2.495    U0/data0[22]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.303     2.798 r  U0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.798    U0/cnt_0[22]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.010    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.029     4.039    U0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          4.039    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 2.112ns (59.028%)  route 1.466ns (40.972%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.580 r  U0/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.802     2.381    U0/data0[18]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.303     2.684 r  U0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.684    U0/cnt_0[18]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.029     4.038    U0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          4.038    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 2.236ns (62.775%)  route 1.326ns (37.225%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.673 r  U0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.662     2.334    U0/data0[24]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.334     2.668 r  U0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.668    U0/cnt_0[24]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.010    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.075     4.085    U0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          4.085    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 2.136ns (60.526%)  route 1.393ns (39.474%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.582 r  U0/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.729     2.311    U0/data0[21]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.325     2.636 r  U0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.636    U0/cnt_0[21]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[21]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.075     4.084    U0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -2.636    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 2.024ns (57.564%)  route 1.492ns (42.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.468 r  U0/cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.828     2.296    U0/data0[17]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.327     2.623 r  U0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.623    U0/cnt_0[17]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.505     3.510    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[17]/C
                         clock pessimism              0.564     4.073    
                         clock uncertainty           -0.067     4.007    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.075     4.082    U0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          4.082    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.998ns (57.679%)  route 1.466ns (42.321%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.466 r  U0/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.802     2.267    U0/data0[14]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.303     2.570 r  U0/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.570    U0/cnt_0[14]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.505     3.510    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[14]/C
                         clock pessimism              0.564     4.073    
                         clock uncertainty           -0.067     4.007    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.029     4.036    U0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 2.122ns (61.544%)  route 1.326ns (38.456%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.559 r  U0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.662     2.220    U0/data0[20]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.334     2.554 r  U0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.554    U0/cnt_0[20]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[20]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.075     4.084    U0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.884ns (55.464%)  route 1.513ns (44.536%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.352 r  U0/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.849     2.200    U0/data0[10]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.303     2.503 r  U0/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.503    U0/cnt_0[10]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.504     3.509    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.006    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.029     4.035    U0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.035    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 U0/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.828ns (24.393%)  route 2.566ns (75.607%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  U0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.812     0.374    U0/cnt[2]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.498 r  U0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.983     1.481    U0/cnt[25]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     1.605 r  U0/cnt[25]_i_3/O
                         net (fo=26, routed)          0.772     2.377    U0/cnt[25]_i_3_n_0
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     2.501 r  U0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.501    U0/cnt_0[23]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.010    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.031     4.041    U0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          4.041    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  U0/clk1000Hz_reg/Q
                         net (fo=3, routed)           0.175    -0.259    U0/CLK
    SLICE_X2Y26          LUT3 (Prop_lut3_I2_O)        0.045    -0.214 r  U0/clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U0/clk1000Hz_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C
                         clock pessimism              0.240    -0.598    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120    -0.478    U0/clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.201    U0/cnt[0]
    SLICE_X0Y27          LUT1 (Prop_lut1_I0_O)        0.045    -0.156 r  U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    U0/cnt_0[0]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.092    -0.504    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.396    U0/cnt[11]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U0/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161    -0.123    U0/data0[11]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U0/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    U0/cnt_0[11]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.092    -0.506    U0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U0/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[19]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.283 r  U0/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.161    -0.121    U0/data0[19]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.108    -0.013 r  U0/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.013    U0/cnt_0[19]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.854    -0.836    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.092    -0.504    U0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U0/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.586    -0.595    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.393    U0/cnt[23]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.282 r  U0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.161    -0.120    U0/data0[23]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.108    -0.012 r  U0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.012    U0/cnt_0[23]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.855    -0.835    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.503    U0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.582    -0.599    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.397    U0/cnt[7]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.286 r  U0/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.161    -0.124    U0/data0[7]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.108    -0.016 r  U0/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    U0/cnt_0[7]
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.092    -0.507    U0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 U0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.360ns (57.869%)  route 0.262ns (42.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[15]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.283 r  U0/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.200    -0.082    U0/data0[15]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.108     0.026 r  U0/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.026    U0/cnt_0[15]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.092    -0.504    U0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.359ns (55.149%)  route 0.292ns (44.851%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.582    -0.599    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.392    U0/cnt[4]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.284 r  U0/cnt0_carry/O[3]
                         net (fo=1, routed)           0.226    -0.058    U0/data0[4]
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.110     0.052 r  U0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.052    U0/cnt_0[4]
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.092    -0.507    U0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.396    U0/cnt[11]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.252 r  U0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.226    -0.026    U0/data0[12]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.108     0.082 r  U0/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.082    U0/cnt_0[12]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.107    -0.491    U0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[15]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.250 r  U0/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.226    -0.024    U0/data0[16]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.108     0.084 r  U0/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.084    U0/cnt_0[16]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[16]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.107    -0.489    U0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { U6/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    U6/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y27      U0/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y26      U0/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y26      U0/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y26      U0/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y26      U0/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y27      U0/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X0Y27      U0/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y26      U0/clk1000Hz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      U0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      U0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X0Y26      U0/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U6/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U6/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U6/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 2.205ns (56.173%)  route 1.720ns (43.827%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.879 r  U2/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.849     2.728    U2/cnt0_carry__4_n_6
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.303     3.031 r  U2/cnt[22]_i_1__0/O
                         net (fo=1, routed)           0.000     3.031    U2/cnt[22]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.029     9.028    U2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.854ns (21.630%)  route 3.094ns (78.370%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.229     2.902    U2/cnt[25]_i_2_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.150     3.052 r  U2/cnt[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    U2/cnt[25]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.075     9.074    U2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.091ns (54.862%)  route 1.720ns (45.138%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.765 r  U2/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.849     2.614    U2/cnt0_carry__3_n_6
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.303     2.917 r  U2/cnt[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.917    U2/cnt[18]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.503     8.508    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[18]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.029     9.026    U2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 2.117ns (55.468%)  route 1.700ns (44.532%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.767 r  U2/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.828     2.595    U2/cnt0_carry__4_n_7
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.327     2.922 r  U2/cnt[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.922    U2/cnt[21]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.503     8.508    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[21]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.075     9.072    U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.090%)  route 2.920ns (77.910%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.056     2.728    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.852 r  U2/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.852    U2/cnt[2]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.029     9.038    U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.156%)  route 2.909ns (77.844%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.044     2.717    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.841 r  U2/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.841    U2/cnt[4]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.031     9.040    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.854ns (22.627%)  route 2.920ns (77.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.056     2.728    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.878 r  U2/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.878    U2/cnt[3]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[3]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075     9.084    U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.854ns (22.694%)  route 2.909ns (77.306%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.044     2.717    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.867 r  U2/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.867    U2/cnt[5]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[5]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075     9.084    U2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -2.867    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.215ns (59.090%)  route 1.534ns (40.910%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.858 r  U2/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.662     2.520    U2/cnt0_carry__4_n_4
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.334     2.854 r  U2/cnt[24]_i_1__0/O
                         net (fo=1, routed)           0.000     2.854    U2/cnt[24]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.075     9.074    U2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.977ns (53.471%)  route 1.720ns (46.529%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.651 r  U2/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.849     2.500    U2/cnt0_carry__2_n_6
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.303     2.803 r  U2/cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.803    U2/cnt[14]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X4Y26          FDCE (Setup_fdce_C_D)        0.029     9.025    U2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.996%)  route 0.257ns (58.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  U2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.257    -0.202    U2/cnt_reg_n_0_[0]
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  U2/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    U2/cnt[0]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092    -0.434    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U2/clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/clk1000Hz_reg/Q
                         net (fo=3, routed)           0.356    -0.102    U2/CLK
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.045    -0.057 r  U2/clk1000Hz_i_1__0/O
                         net (fo=1, routed)           0.000    -0.057    U2/clk1000Hz_i_1__0_n_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091    -0.434    U2/clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[11]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  U2/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161    -0.126    U2/cnt0_carry__1_n_5
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.108    -0.018 r  U2/cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    U2/cnt[11]
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.092    -0.435    U2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.398    U2/cnt_reg_n_0_[15]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.287 r  U2/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.161    -0.125    U2/cnt0_carry__2_n_5
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.108    -0.017 r  U2/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.017    U2/cnt[15]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092    -0.434    U2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U2/cnt_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.396    U2/cnt_reg_n_0_[23]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U2/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.161    -0.123    U2/cnt0_carry__4_n_5
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U2/cnt[23]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.015    U2/cnt[23]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.852    -0.838    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.092    -0.432    U2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[7]
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  U2/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.161    -0.126    U2/cnt0_carry__0_n_5
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.108    -0.018 r  U2/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    U2/cnt[7]
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.092    -0.435    U2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U2/cnt_reg[19]/Q
                         net (fo=2, routed)           0.062    -0.396    U2/cnt_reg_n_0_[19]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U2/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.161    -0.123    U2/cnt0_carry__3_n_5
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U2/cnt[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.015    U2/cnt[19]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.092    -0.432    U2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 U2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.395    U2/cnt_reg_n_0_[4]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  U2/cnt0_carry/O[3]
                         net (fo=1, routed)           0.226    -0.061    U2/cnt0_carry_n_4
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.110     0.049 r  U2/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.049    U2/cnt[4]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.092    -0.434    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[11]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.255 r  U2/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.226    -0.029    U2/cnt0_carry__1_n_4
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.108     0.079 r  U2/cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.079    U2/cnt[12]
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.107    -0.420    U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.398    U2/cnt_reg_n_0_[15]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.254 r  U2/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.226    -0.028    U2/cnt0_carry__2_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.108     0.080 r  U2/cnt[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.080    U2/cnt[16]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.107    -0.419    U2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.499    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.252ns (60.149%)  route 1.492ns (39.851%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  U0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.474    U0/cnt0_carry__4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.696 r  U0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.828     2.524    U0/data0[25]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.327     2.851 r  U0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.851    U0/cnt_0[25]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.075     4.084    U0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 2.226ns (60.293%)  route 1.466ns (39.707%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.694 r  U0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.802     2.495    U0/data0[22]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.303     2.798 r  U0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.798    U0/cnt_0[22]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.029     4.038    U0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          4.038    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 2.112ns (59.028%)  route 1.466ns (40.972%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.580 r  U0/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.802     2.381    U0/data0[18]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.303     2.684 r  U0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.684    U0/cnt_0[18]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.008    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.029     4.037    U0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 2.236ns (62.775%)  route 1.326ns (37.225%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.673 r  U0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.662     2.334    U0/data0[24]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.334     2.668 r  U0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.668    U0/cnt_0[24]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.075     4.084    U0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 2.136ns (60.526%)  route 1.393ns (39.474%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.582 r  U0/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.729     2.311    U0/data0[21]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.325     2.636 r  U0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.636    U0/cnt_0[21]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[21]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.008    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.075     4.083    U0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.636    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 2.024ns (57.564%)  route 1.492ns (42.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.468 r  U0/cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.828     2.296    U0/data0[17]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.327     2.623 r  U0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.623    U0/cnt_0[17]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.505     3.510    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[17]/C
                         clock pessimism              0.564     4.073    
                         clock uncertainty           -0.067     4.006    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.075     4.081    U0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.998ns (57.679%)  route 1.466ns (42.321%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.466 r  U0/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.802     2.267    U0/data0[14]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.303     2.570 r  U0/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.570    U0/cnt_0[14]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.505     3.510    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[14]/C
                         clock pessimism              0.564     4.073    
                         clock uncertainty           -0.067     4.006    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.029     4.035    U0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.035    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 2.122ns (61.544%)  route 1.326ns (38.456%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.559 r  U0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.662     2.220    U0/data0[20]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.334     2.554 r  U0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.554    U0/cnt_0[20]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[20]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.008    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.075     4.083    U0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.884ns (55.464%)  route 1.513ns (44.536%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.352 r  U0/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.849     2.200    U0/data0[10]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.303     2.503 r  U0/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.503    U0/cnt_0[10]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.504     3.509    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.005    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.029     4.034    U0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 U0/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0 rise@5.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.828ns (24.393%)  route 2.566ns (75.607%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  U0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.812     0.374    U0/cnt[2]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.498 r  U0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.983     1.481    U0/cnt[25]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     1.605 r  U0/cnt[25]_i_3/O
                         net (fo=26, routed)          0.772     2.377    U0/cnt[25]_i_3_n_0
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     2.501 r  U0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.501    U0/cnt_0[23]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.031     4.040    U0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          4.040    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  1.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U0/clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  U0/clk1000Hz_reg/Q
                         net (fo=3, routed)           0.175    -0.259    U0/CLK
    SLICE_X2Y26          LUT3 (Prop_lut3_I2_O)        0.045    -0.214 r  U0/clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U0/clk1000Hz_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.067    -0.531    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120    -0.411    U0/clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.201    U0/cnt[0]
    SLICE_X0Y27          LUT1 (Prop_lut1_I0_O)        0.045    -0.156 r  U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    U0/cnt_0[0]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.067    -0.529    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.092    -0.437    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.396    U0/cnt[11]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U0/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161    -0.123    U0/data0[11]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U0/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    U0/cnt_0[11]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.067    -0.531    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.092    -0.439    U0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U0/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[19]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.283 r  U0/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.161    -0.121    U0/data0[19]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.108    -0.013 r  U0/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.013    U0/cnt_0[19]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.854    -0.836    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.067    -0.529    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.092    -0.437    U0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U0/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.586    -0.595    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.393    U0/cnt[23]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.282 r  U0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.161    -0.120    U0/data0[23]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.108    -0.012 r  U0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.012    U0/cnt_0[23]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.855    -0.835    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.067    -0.528    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.436    U0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.582    -0.599    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.397    U0/cnt[7]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.286 r  U0/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.161    -0.124    U0/data0[7]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.108    -0.016 r  U0/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    U0/cnt_0[7]
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.067    -0.532    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.092    -0.440    U0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 U0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.360ns (57.869%)  route 0.262ns (42.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[15]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.283 r  U0/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.200    -0.082    U0/data0[15]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.108     0.026 r  U0/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.026    U0/cnt_0[15]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.067    -0.529    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.092    -0.437    U0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.359ns (55.149%)  route 0.292ns (44.851%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.582    -0.599    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.392    U0/cnt[4]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.284 r  U0/cnt0_carry/O[3]
                         net (fo=1, routed)           0.226    -0.058    U0/data0[4]
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.110     0.052 r  U0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.052    U0/cnt_0[4]
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.067    -0.532    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.092    -0.440    U0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 U0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[15]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.250 r  U0/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.226    -0.024    U0/data0[16]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.108     0.084 r  U0/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.084    U0/cnt_0[16]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[16]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.067    -0.529    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.107    -0.422    U0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 U0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.396    U0/cnt[11]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.252 r  U0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.226    -0.026    U0/data0[12]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.108     0.082 r  U0/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.082    U0/cnt_0[12]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.067    -0.531    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.107    -0.424    U0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 2.205ns (56.173%)  route 1.720ns (43.827%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.879 r  U2/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.849     2.728    U2/cnt0_carry__4_n_6
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.303     3.031 r  U2/cnt[22]_i_1__0/O
                         net (fo=1, routed)           0.000     3.031    U2/cnt[22]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.029     9.028    U2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.854ns (21.630%)  route 3.094ns (78.370%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.229     2.902    U2/cnt[25]_i_2_n_0
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.150     3.052 r  U2/cnt[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.052    U2/cnt[25]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.075     9.074    U2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.091ns (54.862%)  route 1.720ns (45.138%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.765 r  U2/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.849     2.614    U2/cnt0_carry__3_n_6
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.303     2.917 r  U2/cnt[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.917    U2/cnt[18]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.503     8.508    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[18]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.029     9.026    U2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 2.117ns (55.468%)  route 1.700ns (44.532%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.767 r  U2/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.828     2.595    U2/cnt0_carry__4_n_7
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.327     2.922 r  U2/cnt[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.922    U2/cnt[21]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.503     8.508    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[21]/C
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.075     9.072    U2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.090%)  route 2.920ns (77.910%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.056     2.728    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.852 r  U2/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.852    U2/cnt[2]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.029     9.038    U2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.156%)  route 2.909ns (77.844%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.044     2.717    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.841 r  U2/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.841    U2/cnt[4]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.031     9.040    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.854ns (22.627%)  route 2.920ns (77.373%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.056     2.728    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.878 r  U2/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.878    U2/cnt[3]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[3]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075     9.084    U2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 U2/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.854ns (22.694%)  route 2.909ns (77.306%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.897    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.441 f  U2/cnt_reg[6]/Q
                         net (fo=2, routed)           0.817     0.377    U2/cnt_reg_n_0_[6]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     0.501 r  U2/cnt[25]_i_5__0/O
                         net (fo=1, routed)           1.048     1.548    U2/cnt[25]_i_5__0_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.672 r  U2/cnt[25]_i_2/O
                         net (fo=26, routed)          1.044     2.717    U2/cnt[25]_i_2_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.150     2.867 r  U2/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.867    U2/cnt[5]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[5]/C
                         clock pessimism              0.577     9.083    
                         clock uncertainty           -0.074     9.009    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.075     9.084    U2/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -2.867    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.215ns (59.090%)  route 1.534ns (40.910%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.431 r  U2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.431    U2/cnt0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.545 r  U2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.545    U2/cnt0_carry__3_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.858 r  U2/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.662     2.520    U2/cnt0_carry__4_n_4
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.334     2.854 r  U2/cnt[24]_i_1__0/O
                         net (fo=1, routed)           0.000     2.854    U2/cnt[24]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505     8.510    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/C
                         clock pessimism              0.564     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.075     9.074    U2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.977ns (53.471%)  route 1.720ns (46.529%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.617    -0.895    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.863     0.424    U2/cnt_reg_n_0_[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.080 r  U2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.080    U2/cnt0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  U2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.203    U2/cnt0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.317 r  U2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.317    U2/cnt0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.651 r  U2/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.849     2.500    U2/cnt0_carry__2_n_6
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.303     2.803 r  U2/cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.803    U2/cnt[14]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502     8.507    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X4Y26          FDCE (Setup_fdce_C_D)        0.029     9.025    U2/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.996%)  route 0.257ns (58.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  U2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.257    -0.202    U2/cnt_reg_n_0_[0]
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  U2/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    U2/cnt[0]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092    -0.434    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U2/clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/clk1000Hz_reg/Q
                         net (fo=3, routed)           0.356    -0.102    U2/CLK
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.045    -0.057 r  U2/clk1000Hz_i_1__0/O
                         net (fo=1, routed)           0.000    -0.057    U2/clk1000Hz_i_1__0_n_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.091    -0.434    U2/clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[11]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  U2/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161    -0.126    U2/cnt0_carry__1_n_5
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.108    -0.018 r  U2/cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    U2/cnt[11]
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.092    -0.435    U2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.398    U2/cnt_reg_n_0_[15]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.287 r  U2/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.161    -0.125    U2/cnt0_carry__2_n_5
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.108    -0.017 r  U2/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.017    U2/cnt[15]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092    -0.434    U2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U2/cnt_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.396    U2/cnt_reg_n_0_[23]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U2/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.161    -0.123    U2/cnt0_carry__4_n_5
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U2/cnt[23]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.015    U2/cnt[23]
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.852    -0.838    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X4Y28          FDCE (Hold_fdce_C_D)         0.092    -0.432    U2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[7]
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.288 r  U2/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.161    -0.126    U2/cnt0_carry__0_n_5
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.108    -0.018 r  U2/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.018    U2/cnt[7]
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.092    -0.435    U2/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U2/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U2/cnt_reg[19]/Q
                         net (fo=2, routed)           0.062    -0.396    U2/cnt_reg_n_0_[19]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U2/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.161    -0.123    U2/cnt0_carry__3_n_5
    SLICE_X4Y27          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U2/cnt[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.015    U2/cnt[19]
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    U2/cnt_reg[0]_0
    SLICE_X4Y27          FDCE                                         r  U2/cnt_reg[19]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.092    -0.432    U2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 U2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.395    U2/cnt_reg_n_0_[4]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  U2/cnt0_carry/O[3]
                         net (fo=1, routed)           0.226    -0.061    U2/cnt0_carry_n_4
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.110     0.049 r  U2/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.049    U2/cnt[4]
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[4]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.092    -0.434    U2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.580    -0.601    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  U2/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.399    U2/cnt_reg_n_0_[11]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.255 r  U2/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.226    -0.029    U2/cnt0_carry__1_n_4
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.108     0.079 r  U2/cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.079    U2/cnt[12]
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.107    -0.420    U2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 U2/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.581    -0.600    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  U2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.398    U2/cnt_reg_n_0_[15]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.254 r  U2/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.226    -0.028    U2/cnt0_carry__2_n_4
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.108     0.080 r  U2/cnt[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.080    U2/cnt[16]
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.107    -0.419    U2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.499    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.252ns (60.149%)  route 1.492ns (39.851%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  U0/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.474    U0/cnt0_carry__4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.696 r  U0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.828     2.524    U0/data0[25]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.327     2.851 r  U0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.851    U0/cnt_0[25]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.075     4.084    U0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 2.226ns (60.293%)  route 1.466ns (39.707%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.694 r  U0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.802     2.495    U0/data0[22]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.303     2.798 r  U0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.798    U0/cnt_0[22]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.029     4.038    U0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          4.038    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 2.112ns (59.028%)  route 1.466ns (40.972%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.580 r  U0/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.802     2.381    U0/data0[18]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.303     2.684 r  U0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.684    U0/cnt_0[18]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.008    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.029     4.037    U0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 2.236ns (62.775%)  route 1.326ns (37.225%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.673 r  U0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.662     2.334    U0/data0[24]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.334     2.668 r  U0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.668    U0/cnt_0[24]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.075     4.084    U0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          4.084    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 2.136ns (60.526%)  route 1.393ns (39.474%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.360 r  U0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.360    U0/cnt0_carry__3_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.582 r  U0/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.729     2.311    U0/data0[21]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.325     2.636 r  U0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.636    U0/cnt_0[21]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[21]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.008    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.075     4.083    U0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.636    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 2.024ns (57.564%)  route 1.492ns (42.436%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.468 r  U0/cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.828     2.296    U0/data0[17]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.327     2.623 r  U0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.623    U0/cnt_0[17]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.505     3.510    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[17]/C
                         clock pessimism              0.564     4.073    
                         clock uncertainty           -0.067     4.006    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.075     4.081    U0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          4.081    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.998ns (57.679%)  route 1.466ns (42.321%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 3.510 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.466 r  U0/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.802     2.267    U0/data0[14]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.303     2.570 r  U0/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.570    U0/cnt_0[14]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.505     3.510    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[14]/C
                         clock pessimism              0.564     4.073    
                         clock uncertainty           -0.067     4.006    
    SLICE_X0Y27          FDCE (Setup_fdce_C_D)        0.029     4.035    U0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.035    
                         arrival time                          -2.570    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 2.122ns (61.544%)  route 1.326ns (38.456%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.132 r  U0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.132    U0/cnt0_carry__1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.246 r  U0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.246    U0/cnt0_carry__2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.559 r  U0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.662     2.220    U0/data0[20]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.334     2.554 r  U0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.554    U0/cnt_0[20]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507     3.512    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[20]/C
                         clock pessimism              0.564     4.075    
                         clock uncertainty           -0.067     4.008    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.075     4.083    U0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 U0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 1.884ns (55.464%)  route 1.513ns (44.536%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419    -0.475 r  U0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.664     0.190    U0/cnt[5]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     1.018 r  U0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.018    U0/cnt0_carry__0_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.352 r  U0/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.849     2.200    U0/data0[10]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.303     2.503 r  U0/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.503    U0/cnt_0[10]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.504     3.509    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/C
                         clock pessimism              0.564     4.072    
                         clock uncertainty           -0.067     4.005    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)        0.029     4.034    U0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.034    
                         arrival time                          -2.503    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 U0/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_clk_wiz_0_1 rise@5.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.828ns (24.393%)  route 2.566ns (75.607%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 3.513 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.618    -0.894    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  U0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.812     0.374    U0/cnt[2]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.498 r  U0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.983     1.481    U0/cnt[25]_i_8_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124     1.605 r  U0/cnt[25]_i_3/O
                         net (fo=26, routed)          0.772     2.377    U0/cnt[25]_i_3_n_0
    SLICE_X0Y29          LUT2 (Prop_lut2_I0_O)        0.124     2.501 r  U0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.501    U0/cnt_0[23]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     0.332 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581     1.914    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.005 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508     3.513    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
                         clock pessimism              0.564     4.076    
                         clock uncertainty           -0.067     4.009    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.031     4.040    U0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          4.040    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  1.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U0/clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  U0/clk1000Hz_reg/Q
                         net (fo=3, routed)           0.175    -0.259    U0/CLK
    SLICE_X2Y26          LUT3 (Prop_lut3_I2_O)        0.045    -0.214 r  U0/clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U0/clk1000Hz_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.067    -0.531    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120    -0.411    U0/clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  U0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.201    U0/cnt[0]
    SLICE_X0Y27          LUT1 (Prop_lut1_I0_O)        0.045    -0.156 r  U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    U0/cnt_0[0]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.067    -0.529    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.092    -0.437    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.396    U0/cnt[11]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.285 r  U0/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.161    -0.123    U0/data0[11]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.108    -0.015 r  U0/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    U0/cnt_0[11]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.067    -0.531    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.092    -0.439    U0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U0/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[19]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.283 r  U0/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.161    -0.121    U0/data0[19]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.108    -0.013 r  U0/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.013    U0/cnt_0[19]
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.854    -0.836    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[19]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.067    -0.529    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.092    -0.437    U0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U0/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.586    -0.595    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  U0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.062    -0.393    U0/cnt[23]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.282 r  U0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.161    -0.120    U0/data0[23]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.108    -0.012 r  U0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.012    U0/cnt_0[23]
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.855    -0.835    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.067    -0.528    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.092    -0.436    U0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 U0/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.582    -0.599    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.397    U0/cnt[7]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.286 r  U0/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.161    -0.124    U0/data0[7]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.108    -0.016 r  U0/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    U0/cnt_0[7]
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.067    -0.532    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.092    -0.440    U0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 U0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.360ns (57.869%)  route 0.262ns (42.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[15]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.283 r  U0/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.200    -0.082    U0/data0[15]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.108     0.026 r  U0/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.026    U0/cnt_0[15]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.067    -0.529    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.092    -0.437    U0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.359ns (55.149%)  route 0.292ns (44.851%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.582    -0.599    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.392    U0/cnt[4]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.284 r  U0/cnt0_carry/O[3]
                         net (fo=1, routed)           0.226    -0.058    U0/data0[4]
    SLICE_X0Y24          LUT2 (Prop_lut2_I1_O)        0.110     0.052 r  U0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.052    U0/cnt_0[4]
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.067    -0.532    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.092    -0.440    U0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 U0/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.585    -0.596    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  U0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.394    U0/cnt[15]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.250 r  U0/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.226    -0.024    U0/data0[16]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.108     0.084 r  U0/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.084    U0/cnt_0[16]
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[16]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.067    -0.529    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.107    -0.422    U0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 U0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.583    -0.598    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.062    -0.396    U0/cnt[11]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.252 r  U0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.226    -0.026    U0/data0[12]
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.108     0.082 r  U0/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.082    U0/cnt_0[12]
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.067    -0.531    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.107    -0.424    U0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.506    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.751ns  (logic 5.316ns (54.520%)  route 4.435ns (45.480%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.949     3.410    U3/sw_IBUF[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.146     3.556 r  U3/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.486     6.042    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709     9.751 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.751    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.351ns  (logic 5.365ns (57.376%)  route 3.986ns (42.624%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.548     3.009    U3/sw_IBUF[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.150     3.159 r  U3/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.438     5.597    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.754     9.351 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.351    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U3/out_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.072ns  (logic 1.580ns (31.154%)  route 3.492ns (68.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.735     5.072    U3/out_counter_reg[0]_0
    SLICE_X2Y24          FDCE                                         f  U3/out_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U3/out_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.072ns  (logic 1.580ns (31.154%)  route 3.492ns (68.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.735     5.072    U3/out_counter_reg[0]_0
    SLICE_X2Y24          FDCE                                         f  U3/out_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U1/out_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.763ns  (logic 1.580ns (33.177%)  route 3.183ns (66.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.426     4.763    U1/out_counter_reg[1]_0
    SLICE_X2Y25          FDCE                                         f  U1/out_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U1/out_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.763ns  (logic 1.580ns (33.177%)  route 3.183ns (66.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.426     4.763    U1/out_counter_reg[1]_0
    SLICE_X2Y25          FDCE                                         f  U1/out_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/out_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.664ns  (logic 0.795ns (47.775%)  route 0.869ns (52.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  U1/out_counter_reg[1]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/out_counter_reg[1]/Q
                         net (fo=2, routed)           0.869     1.347    U1/Q[1]
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.317     1.664 r  U1/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.664    U1/out_counter[1]_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  U1/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/out_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.295ns  (logic 0.642ns (49.571%)  route 0.653ns (50.429%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  U3/out_counter_reg[1]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U3/out_counter_reg[1]/Q
                         net (fo=2, routed)           0.653     1.171    U3/led1[1]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.124     1.295 r  U3/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.295    U3/out_counter[1]_i_1_n_0
    SLICE_X2Y24          FDCE                                         r  U3/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/out_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  U1/out_counter_reg[0]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.533     1.051    U1/Q[0]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     1.175 r  U1/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    U1/out_counter[0]_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  U1/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/out_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.174ns  (logic 0.642ns (54.675%)  route 0.532ns (45.325%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  U3/out_counter_reg[0]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.532     1.050    U3/led1[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     1.174 r  U3/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.174    U3/out_counter[0]_i_1_n_0
    SLICE_X2Y24          FDCE                                         r  U3/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/out_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  U1/out_counter_reg[0]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     0.339    U1/Q[0]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.043     0.382 r  U1/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    U1/out_counter[1]_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  U1/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/out_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  U3/out_counter_reg[0]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U3/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.174     0.338    U3/led1[0]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  U3/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    U3/out_counter[0]_i_1_n_0
    SLICE_X2Y24          FDCE                                         r  U3/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/out_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  U3/out_counter_reg[0]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.174     0.338    U3/led1[0]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  U3/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    U3/out_counter[1]_i_1_n_0
    SLICE_X2Y24          FDCE                                         r  U3/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/out_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  U1/out_counter_reg[0]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     0.339    U1/Q[0]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  U1/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    U1/out_counter[0]_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  U1/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U1/out_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 0.269ns (15.256%)  route 1.496ns (84.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.194     1.765    U1/out_counter_reg[1]_0
    SLICE_X2Y25          FDCE                                         f  U1/out_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U1/out_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 0.269ns (15.256%)  route 1.496ns (84.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.194     1.765    U1/out_counter_reg[1]_0
    SLICE_X2Y25          FDCE                                         f  U1/out_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U3/out_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 0.269ns (14.118%)  route 1.638ns (85.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.336     1.907    U3/out_counter_reg[0]_0
    SLICE_X2Y24          FDCE                                         f  U3/out_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U3/out_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 0.269ns (14.118%)  route 1.638ns (85.882%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.336     1.907    U3/out_counter_reg[0]_0
    SLICE_X2Y24          FDCE                                         f  U3/out_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.479ns (63.264%)  route 0.859ns (36.736%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  U3/out_counter_reg[0]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.174     0.338    U3/led1[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.043     0.381 r  U3/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.685     1.066    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     2.338 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.338    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/out_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.512ns (63.013%)  route 0.887ns (36.987%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE                         0.000     0.000 r  U3/out_counter_reg[1]/C
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3/out_counter_reg[1]/Q
                         net (fo=2, routed)           0.221     0.385    U3/led1[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.044     0.429 r  U3/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.666     1.095    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.304     2.399 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.399    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U6/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    U6/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  U6/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    U6/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  U6/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    U6/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  U6/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U6/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    U6/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  U6/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U6/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    U6/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  U6/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    U6/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  U6/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    U6/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  U6/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U6/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    U6/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  U6/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 1.580ns (30.487%)  route 3.603ns (69.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.846     5.183    U2/resetn
    SLICE_X4Y28          FDCE                                         f  U2/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    -1.490    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 1.580ns (30.487%)  route 3.603ns (69.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.846     5.183    U2/resetn
    SLICE_X4Y28          FDCE                                         f  U2/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    -1.490    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 1.580ns (30.487%)  route 3.603ns (69.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.846     5.183    U2/resetn
    SLICE_X4Y28          FDCE                                         f  U2/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    -1.490    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 1.580ns (30.487%)  route 3.603ns (69.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.846     5.183    U2/resetn
    SLICE_X4Y28          FDCE                                         f  U2/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    -1.490    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.580ns (30.826%)  route 3.546ns (69.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.789     5.126    U2/resetn
    SLICE_X4Y25          FDCE                                         f  U2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.500    -1.495    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.580ns (30.826%)  route 3.546ns (69.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.789     5.126    U2/resetn
    SLICE_X4Y25          FDCE                                         f  U2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.500    -1.495    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.580ns (30.826%)  route 3.546ns (69.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.789     5.126    U2/resetn
    SLICE_X4Y25          FDCE                                         f  U2/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.500    -1.495    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.580ns (30.826%)  route 3.546ns (69.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.789     5.126    U2/resetn
    SLICE_X4Y25          FDCE                                         f  U2/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.500    -1.495    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[13]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.060ns  (logic 1.580ns (31.230%)  route 3.480ns (68.770%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.723     5.060    U2/resetn
    SLICE_X4Y23          FDCE                                         f  U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    -1.493    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.060ns  (logic 1.580ns (31.230%)  route 3.480ns (68.770%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.723     5.060    U2/resetn
    SLICE_X4Y23          FDCE                                         f  U2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    -1.493    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[17]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.269ns (15.074%)  route 1.517ns (84.926%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.517     1.741    U2/resetn_IBUF
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  U2/clk1000Hz_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    U2/clk1000Hz_i_1__0_n_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.269ns (14.602%)  route 1.575ns (85.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.273     1.844    U2/resetn
    SLICE_X4Y24          FDCE                                         f  U2/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.269ns (14.602%)  route 1.575ns (85.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.273     1.844    U2/resetn
    SLICE_X4Y24          FDCE                                         f  U2/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.269ns (14.602%)  route 1.575ns (85.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.273     1.844    U2/resetn
    SLICE_X4Y24          FDCE                                         f  U2/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[8]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.269ns (14.602%)  route 1.575ns (85.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.273     1.844    U2/resetn
    SLICE_X4Y24          FDCE                                         f  U2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 1.580ns (30.487%)  route 3.603ns (69.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.846     5.183    U2/resetn
    SLICE_X4Y28          FDCE                                         f  U2/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    -1.490    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[22]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 1.580ns (30.487%)  route 3.603ns (69.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.846     5.183    U2/resetn
    SLICE_X4Y28          FDCE                                         f  U2/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    -1.490    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[23]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 1.580ns (30.487%)  route 3.603ns (69.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.846     5.183    U2/resetn
    SLICE_X4Y28          FDCE                                         f  U2/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    -1.490    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[24]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 1.580ns (30.487%)  route 3.603ns (69.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.846     5.183    U2/resetn
    SLICE_X4Y28          FDCE                                         f  U2/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    -1.490    U2/cnt_reg[0]_0
    SLICE_X4Y28          FDCE                                         r  U2/cnt_reg[25]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.580ns (30.826%)  route 3.546ns (69.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.789     5.126    U2/resetn
    SLICE_X4Y25          FDCE                                         f  U2/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.500    -1.495    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.580ns (30.826%)  route 3.546ns (69.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.789     5.126    U2/resetn
    SLICE_X4Y25          FDCE                                         f  U2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.500    -1.495    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[11]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.580ns (30.826%)  route 3.546ns (69.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.789     5.126    U2/resetn
    SLICE_X4Y25          FDCE                                         f  U2/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.500    -1.495    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.580ns (30.826%)  route 3.546ns (69.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.789     5.126    U2/resetn
    SLICE_X4Y25          FDCE                                         f  U2/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.500    -1.495    U2/cnt_reg[0]_0
    SLICE_X4Y25          FDCE                                         r  U2/cnt_reg[13]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.060ns  (logic 1.580ns (31.230%)  route 3.480ns (68.770%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.723     5.060    U2/resetn
    SLICE_X4Y23          FDCE                                         f  U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    -1.493    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.060ns  (logic 1.580ns (31.230%)  route 3.480ns (68.770%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.723     5.060    U2/resetn
    SLICE_X4Y23          FDCE                                         f  U2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    -1.493    U2/cnt_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  U2/cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[14]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[15]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[16]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.269ns (15.447%)  route 1.474ns (84.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.172     1.743    U2/resetn
    SLICE_X4Y26          FDCE                                         f  U2/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.849    -0.841    U2/cnt_reg[0]_0
    SLICE_X4Y26          FDCE                                         r  U2/cnt_reg[17]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.269ns (15.074%)  route 1.517ns (84.926%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.517     1.741    U2/resetn_IBUF
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  U2/clk1000Hz_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    U2/clk1000Hz_i_1__0_n_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    U2/cnt_reg[0]_0
    SLICE_X3Y24          FDRE                                         r  U2/clk1000Hz_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.269ns (14.602%)  route 1.575ns (85.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.273     1.844    U2/resetn
    SLICE_X4Y24          FDCE                                         f  U2/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.269ns (14.602%)  route 1.575ns (85.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.273     1.844    U2/resetn
    SLICE_X4Y24          FDCE                                         f  U2/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.269ns (14.602%)  route 1.575ns (85.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.273     1.844    U2/resetn
    SLICE_X4Y24          FDCE                                         f  U2/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[8]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U2/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.269ns (14.602%)  route 1.575ns (85.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.273     1.844    U2/resetn
    SLICE_X4Y24          FDCE                                         f  U2/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout1_buf/O
                         net (fo=27, routed)          0.848    -0.842    U2/cnt_reg[0]_0
    SLICE_X4Y24          FDCE                                         r  U2/cnt_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.176ns  (logic 1.580ns (30.530%)  route 3.596ns (69.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.839     5.176    U0/cnt_reg[0]_1
    SLICE_X0Y29          FDCE                                         f  U0/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508    -1.487    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.176ns  (logic 1.580ns (30.530%)  route 3.596ns (69.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.839     5.176    U0/cnt_reg[0]_1
    SLICE_X0Y29          FDCE                                         f  U0/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508    -1.487    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.176ns  (logic 1.580ns (30.530%)  route 3.596ns (69.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.839     5.176    U0/cnt_reg[0]_1
    SLICE_X0Y29          FDCE                                         f  U0/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508    -1.487    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.176ns  (logic 1.580ns (30.530%)  route 3.596ns (69.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.839     5.176    U0/cnt_reg[0]_1
    SLICE_X0Y29          FDCE                                         f  U0/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508    -1.487    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.034ns  (logic 1.580ns (31.391%)  route 3.454ns (68.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.697     5.034    U0/cnt_reg[0]_1
    SLICE_X0Y28          FDCE                                         f  U0/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507    -1.488    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.269ns (16.251%)  route 1.388ns (83.749%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.388     1.612    U0/resetn_IBUF
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.045     1.657 r  U0/clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000     1.657    U0/clk1000Hz_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.269ns (15.497%)  route 1.468ns (84.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.167     1.737    U0/cnt_reg[0]_1
    SLICE_X0Y26          FDCE                                         f  U0/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.269ns (15.497%)  route 1.468ns (84.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.167     1.737    U0/cnt_reg[0]_1
    SLICE_X0Y26          FDCE                                         f  U0/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.269ns (15.497%)  route 1.468ns (84.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.167     1.737    U0/cnt_reg[0]_1
    SLICE_X0Y26          FDCE                                         f  U0/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.269ns (15.497%)  route 1.468ns (84.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.167     1.737    U0/cnt_reg[0]_1
    SLICE_X0Y26          FDCE                                         f  U0/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[13]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.027%)  route 1.523ns (84.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.221     1.792    U0/cnt_reg[0]_1
    SLICE_X0Y25          FDCE                                         f  U0/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.027%)  route 1.523ns (84.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.221     1.792    U0/cnt_reg[0]_1
    SLICE_X0Y25          FDCE                                         f  U0/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.027%)  route 1.523ns (84.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.221     1.792    U0/cnt_reg[0]_1
    SLICE_X0Y25          FDCE                                         f  U0/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[8]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.027%)  route 1.523ns (84.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.221     1.792    U0/cnt_reg[0]_1
    SLICE_X0Y25          FDCE                                         f  U0/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[9]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.269ns (14.932%)  route 1.534ns (85.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.232     1.803    U0/cnt_reg[0]_1
    SLICE_X0Y27          FDCE                                         f  U0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0_1

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.176ns  (logic 1.580ns (30.530%)  route 3.596ns (69.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.839     5.176    U0/cnt_reg[0]_1
    SLICE_X0Y29          FDCE                                         f  U0/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508    -1.487    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[22]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.176ns  (logic 1.580ns (30.530%)  route 3.596ns (69.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.839     5.176    U0/cnt_reg[0]_1
    SLICE_X0Y29          FDCE                                         f  U0/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508    -1.487    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[23]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.176ns  (logic 1.580ns (30.530%)  route 3.596ns (69.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.839     5.176    U0/cnt_reg[0]_1
    SLICE_X0Y29          FDCE                                         f  U0/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508    -1.487    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[24]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.176ns  (logic 1.580ns (30.530%)  route 3.596ns (69.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.839     5.176    U0/cnt_reg[0]_1
    SLICE_X0Y29          FDCE                                         f  U0/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.508    -1.487    U0/cnt_reg[0]_0
    SLICE_X0Y29          FDCE                                         r  U0/cnt_reg[25]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 1.580ns (31.138%)  route 3.495ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.738     5.075    U0/cnt_reg[0]_1
    SLICE_X0Y24          FDCE                                         f  U0/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.502    -1.493    U0/cnt_reg[0]_0
    SLICE_X0Y24          FDCE                                         r  U0/cnt_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.034ns  (logic 1.580ns (31.391%)  route 3.454ns (68.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           2.757     4.213    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.337 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.697     5.034    U0/cnt_reg[0]_1
    SLICE_X0Y28          FDCE                                         f  U0/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          1.507    -1.488    U0/cnt_reg[0]_0
    SLICE_X0Y28          FDCE                                         r  U0/cnt_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.269ns (16.251%)  route 1.388ns (83.749%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.388     1.612    U0/resetn_IBUF
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.045     1.657 r  U0/clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000     1.657    U0/clk1000Hz_i_1_n_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X2Y26          FDRE                                         r  U0/clk1000Hz_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.269ns (15.497%)  route 1.468ns (84.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.167     1.737    U0/cnt_reg[0]_1
    SLICE_X0Y26          FDCE                                         f  U0/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.269ns (15.497%)  route 1.468ns (84.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.167     1.737    U0/cnt_reg[0]_1
    SLICE_X0Y26          FDCE                                         f  U0/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[11]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.269ns (15.497%)  route 1.468ns (84.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.167     1.737    U0/cnt_reg[0]_1
    SLICE_X0Y26          FDCE                                         f  U0/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.269ns (15.497%)  route 1.468ns (84.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.167     1.737    U0/cnt_reg[0]_1
    SLICE_X0Y26          FDCE                                         f  U0/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.851    -0.839    U0/cnt_reg[0]_0
    SLICE_X0Y26          FDCE                                         r  U0/cnt_reg[13]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.027%)  route 1.523ns (84.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.221     1.792    U0/cnt_reg[0]_1
    SLICE_X0Y25          FDCE                                         f  U0/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.027%)  route 1.523ns (84.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.221     1.792    U0/cnt_reg[0]_1
    SLICE_X0Y25          FDCE                                         f  U0/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.027%)  route 1.523ns (84.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.221     1.792    U0/cnt_reg[0]_1
    SLICE_X0Y25          FDCE                                         f  U0/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[8]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.269ns (15.027%)  route 1.523ns (84.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.221     1.792    U0/cnt_reg[0]_1
    SLICE_X0Y25          FDCE                                         f  U0/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.850    -0.840    U0/cnt_reg[0]_0
    SLICE_X0Y25          FDCE                                         r  U0/cnt_reg[9]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            U0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.269ns (14.932%)  route 1.534ns (85.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.302     1.526    U2/resetn_IBUF
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  U2/cnt[25]_i_2__0/O
                         net (fo=56, routed)          0.232     1.803    U0/cnt_reg[0]_1
    SLICE_X0Y27          FDCE                                         f  U0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U6/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U6/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U6/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  U6/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    U6/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U6/inst/clkout3_buf/O
                         net (fo=27, routed)          0.853    -0.837    U0/cnt_reg[0]_0
    SLICE_X0Y27          FDCE                                         r  U0/cnt_reg[0]/C





