Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 26 16:40:32 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_spi_master_timing_summary_routed.rpt -pb top_spi_master_timing_summary_routed.pb -rpx top_spi_master_timing_summary_routed.rpx -warn_on_violation
| Design       : top_spi_master
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: RST/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RST/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.289        0.000                      0                   24        0.228        0.000                      0                   24        3.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.289        0.000                      0                   24        0.228        0.000                      0                   24        3.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 2.367ns (50.219%)  route 2.346ns (49.781%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  RST/cnt_15_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.199    RST/cnt_15_reg[4]_i_1_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  RST/cnt_15_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    RST/cnt_15_reg[8]_i_1_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.647 r  RST/cnt_15_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.647    RST/cnt_15_reg[12]_i_1_n_6
    SLICE_X111Y87        FDPE                                         r  RST/cnt_15_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.682    13.446    RST/CLK
    SLICE_X111Y87        FDPE                                         r  RST/cnt_15_reg[13]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X111Y87        FDPE (Setup_fdpe_C_D)        0.062    13.936    RST/cnt_15_reg[13]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 2.346ns (49.997%)  route 2.346ns (50.003%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  RST/cnt_15_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.199    RST/cnt_15_reg[4]_i_1_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  RST/cnt_15_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    RST/cnt_15_reg[8]_i_1_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.626 r  RST/cnt_15_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.626    RST/cnt_15_reg[12]_i_1_n_4
    SLICE_X111Y87        FDPE                                         r  RST/cnt_15_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.682    13.446    RST/CLK
    SLICE_X111Y87        FDPE                                         r  RST/cnt_15_reg[15]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X111Y87        FDPE (Setup_fdpe_C_D)        0.062    13.936    RST/cnt_15_reg[15]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 2.272ns (49.195%)  route 2.346ns (50.805%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  RST/cnt_15_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.199    RST/cnt_15_reg[4]_i_1_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  RST/cnt_15_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    RST/cnt_15_reg[8]_i_1_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.552 r  RST/cnt_15_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.552    RST/cnt_15_reg[12]_i_1_n_5
    SLICE_X111Y87        FDPE                                         r  RST/cnt_15_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.682    13.446    RST/CLK
    SLICE_X111Y87        FDPE                                         r  RST/cnt_15_reg[14]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X111Y87        FDPE (Setup_fdpe_C_D)        0.062    13.936    RST/cnt_15_reg[14]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 2.256ns (49.019%)  route 2.346ns (50.981%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  RST/cnt_15_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.199    RST/cnt_15_reg[4]_i_1_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.313 r  RST/cnt_15_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.313    RST/cnt_15_reg[8]_i_1_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.536 r  RST/cnt_15_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.536    RST/cnt_15_reg[12]_i_1_n_7
    SLICE_X111Y87        FDCE                                         r  RST/cnt_15_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.682    13.446    RST/CLK
    SLICE_X111Y87        FDCE                                         r  RST/cnt_15_reg[12]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X111Y87        FDCE (Setup_fdce_C_D)        0.062    13.936    RST/cnt_15_reg[12]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 2.253ns (48.986%)  route 2.346ns (51.014%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  RST/cnt_15_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.199    RST/cnt_15_reg[4]_i_1_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.533 r  RST/cnt_15_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.533    RST/cnt_15_reg[8]_i_1_n_6
    SLICE_X111Y86        FDPE                                         r  RST/cnt_15_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.681    13.445    RST/CLK
    SLICE_X111Y86        FDPE                                         r  RST/cnt_15_reg[9]/C
                         clock pessimism              0.466    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X111Y86        FDPE (Setup_fdpe_C_D)        0.062    13.938    RST/cnt_15_reg[9]
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 2.232ns (48.752%)  route 2.346ns (51.248%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  RST/cnt_15_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.199    RST/cnt_15_reg[4]_i_1_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.512 r  RST/cnt_15_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.512    RST/cnt_15_reg[8]_i_1_n_4
    SLICE_X111Y86        FDPE                                         r  RST/cnt_15_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.681    13.445    RST/CLK
    SLICE_X111Y86        FDPE                                         r  RST/cnt_15_reg[11]/C
                         clock pessimism              0.466    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X111Y86        FDPE (Setup_fdpe_C_D)        0.062    13.938    RST/cnt_15_reg[11]
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 2.158ns (47.910%)  route 2.346ns (52.090%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  RST/cnt_15_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.199    RST/cnt_15_reg[4]_i_1_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.438 r  RST/cnt_15_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.438    RST/cnt_15_reg[8]_i_1_n_5
    SLICE_X111Y86        FDCE                                         r  RST/cnt_15_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.681    13.445    RST/CLK
    SLICE_X111Y86        FDCE                                         r  RST/cnt_15_reg[10]/C
                         clock pessimism              0.466    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X111Y86        FDCE (Setup_fdce_C_D)        0.062    13.938    RST/cnt_15_reg[10]
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 2.139ns (47.689%)  route 2.346ns (52.311%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.419 r  RST/cnt_15_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.419    RST/cnt_15_reg[4]_i_1_n_6
    SLICE_X111Y85        FDPE                                         r  RST/cnt_15_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.681    13.445    RST/CLK
    SLICE_X111Y85        FDPE                                         r  RST/cnt_15_reg[5]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X111Y85        FDPE (Setup_fdpe_C_D)        0.062    13.935    RST/cnt_15_reg[5]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 2.142ns (47.724%)  route 2.346ns (52.276%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.199 r  RST/cnt_15_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.199    RST/cnt_15_reg[4]_i_1_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.422 r  RST/cnt_15_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.422    RST/cnt_15_reg[8]_i_1_n_7
    SLICE_X111Y86        FDCE                                         r  RST/cnt_15_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.681    13.445    RST/CLK
    SLICE_X111Y86        FDCE                                         r  RST/cnt_15_reg[8]/C
                         clock pessimism              0.466    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X111Y86        FDCE (Setup_fdce_C_D)        0.062    13.938    RST/cnt_15_reg[8]
  -------------------------------------------------------------------
                         required time                         13.938    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 2.118ns (47.443%)  route 2.346ns (52.557%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 13.445 - 8.000 ) 
    Source Clock Delay      (SCD):    5.934ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.860     5.934    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.456     6.390 f  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.877     7.266    RST/Q[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.150     7.416 r  RST/r_15_ena_reg_i_1/O
                         net (fo=1, routed)           0.639     8.055    RST/r_15_ena_reg_i_1_n_0
    SLICE_X110Y84        LDCE (DToQ_ldce_D_Q)         0.673     8.728 r  RST/r_15_ena_reg/Q
                         net (fo=31, routed)          0.831     9.559    RST/r_15_ena
    SLICE_X111Y84        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.085 r  RST/cnt_15_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    RST/cnt_15_reg[0]_i_1_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.398 r  RST/cnt_15_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.398    RST/cnt_15_reg[4]_i_1_n_4
    SLICE_X111Y85        FDCE                                         r  RST/cnt_15_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.681    13.445    RST/CLK
    SLICE_X111Y85        FDCE                                         r  RST/cnt_15_reg[7]/C
                         clock pessimism              0.463    13.909    
                         clock uncertainty           -0.035    13.873    
    SLICE_X111Y85        FDCE (Setup_fdce_C_D)        0.062    13.935    RST/cnt_15_reg[7]
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  3.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 RST_INIT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST_INIT/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.549%)  route 0.179ns (48.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.632     1.718    RST_INIT/CLK
    SLICE_X110Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  RST_INIT/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.179     2.038    RST_INIT/state[0]
    SLICE_X109Y85        LUT4 (Prop_lut4_I2_O)        0.049     2.087 r  RST_INIT/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.087    RST_INIT/FSM_sequential_state[2]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.900     2.242    RST_INIT/CLK
    SLICE_X109Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.490     1.752    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.107     1.859    RST_INIT/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 RST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.375%)  route 0.169ns (47.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.632     1.718    RST/CLK
    SLICE_X110Y86        FDCE                                         r  RST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  RST/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.169     2.028    RST/Q[0]
    SLICE_X109Y85        LUT2 (Prop_lut2_I1_O)        0.045     2.073 r  RST/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.073    RST/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X109Y85        FDCE                                         r  RST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.900     2.242    RST/CLK
    SLICE_X109Y85        FDCE                                         r  RST/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.490     1.752    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.091     1.843    RST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 RST_INIT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST_INIT/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.018%)  route 0.179ns (48.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.632     1.718    RST_INIT/CLK
    SLICE_X110Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  RST_INIT/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.179     2.038    RST_INIT/state[0]
    SLICE_X109Y85        LUT4 (Prop_lut4_I1_O)        0.045     2.083 r  RST_INIT/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.083    RST_INIT/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X109Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.900     2.242    RST_INIT/CLK
    SLICE_X109Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.490     1.752    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.092     1.844    RST_INIT/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 RST_INIT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST_INIT/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.226ns (55.536%)  route 0.181ns (44.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.631     1.717    RST_INIT/CLK
    SLICE_X109Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 f  RST_INIT/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.181     2.026    RST_INIT/state[2]
    SLICE_X110Y85        LUT6 (Prop_lut6_I3_O)        0.098     2.124 r  RST_INIT/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.124    RST_INIT/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X110Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.903     2.245    RST_INIT/CLK
    SLICE_X110Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X110Y85        FDCE (Hold_fdce_C_D)         0.092     1.847    RST_INIT/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 RST_INIT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ILI_CTRL/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.226ns (55.400%)  route 0.182ns (44.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.631     1.717    RST_INIT/CLK
    SLICE_X109Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 f  RST_INIT/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.182     2.027    RST_INIT/state[2]
    SLICE_X110Y85        LUT6 (Prop_lut6_I2_O)        0.098     2.125 r  RST_INIT/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.125    ILI_CTRL/D[0]
    SLICE_X110Y85        FDCE                                         r  ILI_CTRL/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.903     2.245    ILI_CTRL/CLK
    SLICE_X110Y85        FDCE                                         r  ILI_CTRL/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X110Y85        FDCE (Hold_fdce_C_D)         0.091     1.846    ILI_CTRL/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 RST_INIT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ILI_CTRL/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.226ns (55.265%)  route 0.183ns (44.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.631     1.717    RST_INIT/CLK
    SLICE_X109Y85        FDCE                                         r  RST_INIT/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.128     1.845 r  RST_INIT/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.183     2.028    RST_INIT/state[2]
    SLICE_X110Y85        LUT6 (Prop_lut6_I3_O)        0.098     2.126 r  RST_INIT/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.126    ILI_CTRL/D[1]
    SLICE_X110Y85        FDCE                                         r  ILI_CTRL/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.903     2.245    ILI_CTRL/CLK
    SLICE_X110Y85        FDCE                                         r  ILI_CTRL/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.490     1.755    
    SLICE_X110Y85        FDCE (Hold_fdce_C_D)         0.092     1.847    ILI_CTRL/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 RST/cnt_15_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.632     1.718    RST/CLK
    SLICE_X111Y84        FDCE                                         r  RST/cnt_15_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDCE (Prop_fdce_C_Q)         0.141     1.859 f  RST/cnt_15_reg[3]/Q
                         net (fo=2, routed)           0.169     2.028    RST/cnt_15_reg[3]
    SLICE_X111Y84        LUT2 (Prop_lut2_I0_O)        0.045     2.073 r  RST/cnt_15[0]_i_2/O
                         net (fo=1, routed)           0.000     2.073    RST/cnt_15[0]_i_2_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.136 r  RST/cnt_15_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.136    RST/cnt_15_reg[0]_i_1_n_4
    SLICE_X111Y84        FDCE                                         r  RST/cnt_15_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.902     2.244    RST/CLK
    SLICE_X111Y84        FDCE                                         r  RST/cnt_15_reg[3]/C
                         clock pessimism             -0.526     1.718    
    SLICE_X111Y84        FDCE (Hold_fdce_C_D)         0.105     1.823    RST/cnt_15_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 RST/cnt_15_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.633     1.719    RST/CLK
    SLICE_X111Y87        FDPE                                         r  RST/cnt_15_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDPE (Prop_fdpe_C_Q)         0.141     1.860 f  RST/cnt_15_reg[15]/Q
                         net (fo=2, routed)           0.170     2.030    RST/cnt_15_reg[15]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.045     2.075 r  RST/cnt_15[12]_i_2/O
                         net (fo=1, routed)           0.000     2.075    RST/cnt_15[12]_i_2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.138 r  RST/cnt_15_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.138    RST/cnt_15_reg[12]_i_1_n_4
    SLICE_X111Y87        FDPE                                         r  RST/cnt_15_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.904     2.246    RST/CLK
    SLICE_X111Y87        FDPE                                         r  RST/cnt_15_reg[15]/C
                         clock pessimism             -0.527     1.719    
    SLICE_X111Y87        FDPE (Hold_fdpe_C_D)         0.105     1.824    RST/cnt_15_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 RST/cnt_15_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.632     1.718    RST/CLK
    SLICE_X111Y86        FDPE                                         r  RST/cnt_15_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDPE (Prop_fdpe_C_Q)         0.141     1.859 f  RST/cnt_15_reg[11]/Q
                         net (fo=2, routed)           0.170     2.029    RST/cnt_15_reg[11]
    SLICE_X111Y86        LUT2 (Prop_lut2_I0_O)        0.045     2.074 r  RST/cnt_15[8]_i_2/O
                         net (fo=1, routed)           0.000     2.074    RST/cnt_15[8]_i_2_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.137 r  RST/cnt_15_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.137    RST/cnt_15_reg[8]_i_1_n_4
    SLICE_X111Y86        FDPE                                         r  RST/cnt_15_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.903     2.245    RST/CLK
    SLICE_X111Y86        FDPE                                         r  RST/cnt_15_reg[11]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X111Y86        FDPE (Hold_fdpe_C_D)         0.105     1.823    RST/cnt_15_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 RST/cnt_15_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RST/cnt_15_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.632     1.718    RST/CLK
    SLICE_X111Y85        FDCE                                         r  RST/cnt_15_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.141     1.859 f  RST/cnt_15_reg[7]/Q
                         net (fo=2, routed)           0.170     2.029    RST/cnt_15_reg[7]
    SLICE_X111Y85        LUT2 (Prop_lut2_I0_O)        0.045     2.074 r  RST/cnt_15[4]_i_2/O
                         net (fo=1, routed)           0.000     2.074    RST/cnt_15[4]_i_2_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.137 r  RST/cnt_15_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.137    RST/cnt_15_reg[4]_i_1_n_4
    SLICE_X111Y85        FDCE                                         r  RST/cnt_15_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.903     2.245    RST/CLK
    SLICE_X111Y85        FDCE                                         r  RST/cnt_15_reg[7]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X111Y85        FDCE (Hold_fdce_C_D)         0.105     1.823    RST/cnt_15_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y85   ILI_CTRL/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y85   ILI_CTRL/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y86   RST/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y85   RST/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y84   RST/cnt_15_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y86   RST/cnt_15_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X111Y86   RST/cnt_15_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y87   RST/cnt_15_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X111Y87   RST/cnt_15_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   ILI_CTRL/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   ILI_CTRL/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   RST/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   RST/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y84   RST/cnt_15_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   RST/cnt_15_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   RST/cnt_15_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   RST/cnt_15_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   RST/cnt_15_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   RST/cnt_15_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   ILI_CTRL/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   ILI_CTRL/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   RST/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y85   RST/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   RST/cnt_15_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y86   RST/cnt_15_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   RST/cnt_15_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   RST/cnt_15_reg[13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   RST/cnt_15_reg[14]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   RST/cnt_15_reg[15]/C



