Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 14 00:39:19 2023
| Host         : DESKTOP-89OFCK6 running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 tone_detection/fft_data_reg_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            tone_detection/change_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 3.419ns (63.752%)  route 1.944ns (36.248%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33965, unplaced)     0.584     2.920    tone_detection/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  tone_detection/fft_data_reg_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  tone_detection/fft_data_reg_3_reg[1]/Q
                         net (fo=5, unplaced)         0.498     3.874    tone_detection/fft_data_reg_3[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.169 r  tone_detection/change_11_carry_i_3/O
                         net (fo=1, unplaced)         0.000     4.169    tone_detection/change_11_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.719 r  tone_detection/change_11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.728    tone_detection/change_11_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.842 r  tone_detection/change_11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.842    tone_detection/change_11_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.956 r  tone_detection/change_11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.956    tone_detection/change_11_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.070 r  tone_detection/change_11_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.070    tone_detection/change_11_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.184 r  tone_detection/change_11_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.184    tone_detection/change_11_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.440 r  tone_detection/change_11_carry__4/O[2]
                         net (fo=6, unplaced)         0.937     6.377    tone_detection/change_11__0[22]
                         LUT3 (Prop_lut3_I0_O)        0.330     6.707 r  tone_detection/change_10__1_carry__4_i_1/O
                         net (fo=2, unplaced)         0.500     7.207    tone_detection/change_10__1_carry__4_i_1_n_0
                         LUT4 (Prop_lut4_I3_O)        0.327     7.534 r  tone_detection/change_10__1_carry__4_i_5/O
                         net (fo=1, unplaced)         0.000     7.534    tone_detection/change_10__1_carry__4_i_5_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.935 r  tone_detection/change_10__1_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.935    tone_detection/change_10__1_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.283 r  tone_detection/change_10__1_carry__5/O[1]
                         net (fo=1, unplaced)         0.000     8.283    tone_detection/change_10__1_carry__5_n_6
                         FDRE                                         r  tone_detection/change_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=33965, unplaced)     0.439    12.660    tone_detection/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  tone_detection/change_1_reg[30]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.062    12.802    tone_detection/change_1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  4.519    




