// Seed: 1500940984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[-1 : 1],
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output logic [7:0] id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input logic [7:0] id_9;
  input wire id_8;
  output wand id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_5 = 0;
  logic id_18;
  assign id_14[-1 :-1] = 1;
  assign id_18 = -1;
  assign id_7 = id_13 * id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd32,
    parameter id_4 = 32'd49
) (
    output tri id_0,
    output supply1 id_1,
    output supply0 void _id_2,
    input tri id_3,
    input tri _id_4,
    output wand id_5[id_4 : id_2]
);
  logic id_7;
  ;
  assign id_7 = 1;
  assign id_7 = 1;
  or primCall (id_0, id_8, id_7, id_3);
  logic [7:0] id_8;
  always id_8[-1 : 1] = id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7
  );
endmodule
