

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Thu Oct 13 22:33:02 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution2
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 4.143 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1723|     1723| 13.784 us | 13.784 us |  1723|  1723|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+------+------+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dct_2d_fu_188  |dct_2d  |     1590|     1590| 12.720 us | 12.720 us |  1590|  1590|   none  |
        +-------------------+--------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       64|       64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      206|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        3|      1|      162|      796|    0|
|Memory               |        2|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      209|    -|
|Register             |        -|      -|       61|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        5|      1|      223|     1211|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_dct_2d_fu_188  |dct_2d  |        3|      1|  162|  796|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        3|      1|  162|  796|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|    0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_202_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln106_1_fu_283_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln106_fu_252_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln115_fu_300_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln118_1_fu_366_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln118_fu_377_p2       |     +    |      0|  0|  15|           6|           6|
    |c_1_fu_383_p2             |     +    |      0|  0|  12|           1|           4|
    |c_fu_263_p2               |     +    |      0|  0|  12|           1|           4|
    |r_1_fu_306_p2             |     +    |      0|  0|  12|           1|           4|
    |r_fu_208_p2               |     +    |      0|  0|  12|           1|           4|
    |icmp_ln103_fu_196_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln105_fu_214_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln115_fu_294_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln117_fu_312_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln103_1_fu_228_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln103_fu_220_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln115_1_fu_326_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln115_fu_318_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 206|          78|          88|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |  15|          3|    1|          3|
    |ap_phi_mux_r_0_i2_phi_fu_170_p4  |   9|          2|    4|          8|
    |ap_phi_mux_r_0_i_phi_fu_137_p4   |   9|          2|    4|          8|
    |buf_2d_in_address0               |  15|          3|    6|         18|
    |buf_2d_in_ce0                    |  15|          3|    1|          3|
    |buf_2d_out_address0              |  15|          3|    6|         18|
    |buf_2d_out_ce0                   |  15|          3|    1|          3|
    |buf_2d_out_we0                   |   9|          2|    1|          2|
    |c_0_i4_reg_177                   |   9|          2|    4|          8|
    |c_0_i_reg_144                    |   9|          2|    4|          8|
    |indvar_flatten11_reg_155         |   9|          2|    7|         14|
    |indvar_flatten_reg_122           |   9|          2|    7|         14|
    |r_0_i2_reg_166                   |   9|          2|    4|          8|
    |r_0_i_reg_133                    |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 209|         43|   56|        133|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |add_ln118_reg_442               |  6|   0|    6|          0|
    |ap_CS_fsm                       |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |  1|   0|    1|          0|
    |c_0_i4_reg_177                  |  4|   0|    4|          0|
    |c_0_i_reg_144                   |  4|   0|    4|          0|
    |grp_dct_2d_fu_188_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln103_reg_393              |  1|   0|    1|          0|
    |icmp_ln115_reg_423              |  1|   0|    1|          0|
    |indvar_flatten11_reg_155        |  7|   0|    7|          0|
    |indvar_flatten_reg_122          |  7|   0|    7|          0|
    |r_0_i2_reg_166                  |  4|   0|    4|          0|
    |r_0_i_reg_133                   |  4|   0|    4|          0|
    |select_ln103_1_reg_407          |  4|   0|    4|          0|
    |select_ln103_reg_402            |  4|   0|    4|          0|
    |select_ln115_1_reg_432          |  4|   0|    4|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           | 61|   0|   61|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

