$date
	Sun Nov 10 01:13:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MUX2to1_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
1!
$end
#20000
0!
1$
0#
#40000
1!
1#
1"
#60000
0!
0$
0#
#80000
1!
1$
1#
#100000
0!
0#
0"
#120000
1!
0$
1#
#160000
1$
0#
1"
#180000
0$
1#
#200000
0!
1$
0"
#320000
