<stg><name>Axi2AxiStream</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:1 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:2 %rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:4 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_c, i32 %cols_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:6 %write_ln943 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_c, i32 %rows_read

]]></Node>
<StgValue><ssdm name="write_ln943"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:7 %rows_int16 = trunc i32 %rows_read

]]></Node>
<StgValue><ssdm name="rows_int16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:8 %cols_int16 = trunc i32 %cols_read

]]></Node>
<StgValue><ssdm name="cols_int16"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.2:12 %mul_rows_cols = mul i15 %cols_int16, i15 %rows_int16

]]></Node>
<StgValue><ssdm name="mul_rows_cols"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.2:12 %mul_rows_cols = mul i15 %cols_int16, i15 %rows_int16

]]></Node>
<StgValue><ssdm name="mul_rows_cols"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.2:12 %mul_rows_cols = mul i15 %cols_int16, i15 %rows_int16

]]></Node>
<StgValue><ssdm name="mul_rows_cols"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.2:13 %specfucore_ln949 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_rows_cols, i64 12, i64 3, i64 2

]]></Node>
<StgValue><ssdm name="specfucore_ln949"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.entry.2:3 %din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din

]]></Node>
<StgValue><ssdm name="din_read"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.entry.2:15 %gmem1_addr = getelementptr i8 %gmem1, i64 %din_read

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.2:16 %zext_ln1021 = zext i15 %mul_rows_cols

]]></Node>
<StgValue><ssdm name="zext_ln1021"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:17 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:17 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="29" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:17 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="30" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:17 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="31" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:17 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="32" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:17 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="33" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:17 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="34" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:17 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 %zext_ln1021

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="35" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
fpga_resource_hint.entry.2:18 %empty_135 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="36" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="8" op_3_bw="64" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
fpga_resource_hint.entry.2:19 %call_ln1012 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i15 %mul_rows_cols, i8 %gmem1, i64 %din_read, i8 %ldata

]]></Node>
<StgValue><ssdm name="call_ln1012"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="37" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_25, i32 0, i32 0, void @empty_19, i32 0, i32 16384, void @empty_26, void @empty_27, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.2:11 %rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin2_i"/></StgValue>
</operation>

<operation id="42" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.2:14 %rend3_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin2_i

]]></Node>
<StgValue><ssdm name="rend3_i"/></StgValue>
</operation>

<operation id="43" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="8" op_3_bw="64" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
fpga_resource_hint.entry.2:19 %call_ln1012 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i15 %mul_rows_cols, i8 %gmem1, i64 %din_read, i8 %ldata

]]></Node>
<StgValue><ssdm name="call_ln1012"/></StgValue>
</operation>

<operation id="44" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
fpga_resource_hint.entry.2:20 %ret_ln1155 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1155"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="58" name="din" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="din"/></StgValue>
</port>
<port id="59" name="ldata" dir="1" iftype="3">
<core>NULL</core><StgValue><ssdm name="ldata"/></StgValue>
</port>
<port id="60" name="rows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rows"/></StgValue>
</port>
<port id="61" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
<port id="62" name="rows_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="rows_c"/></StgValue>
</port>
<port id="63" name="cols_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="cols_c"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i32" to="cols_read" fromId="64" toId="14">
</dataflow>
<dataflow id="66" from="cols" to="cols_read" fromId="61" toId="14">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.ap_auto.i32" to="rows_read" fromId="64" toId="15">
</dataflow>
<dataflow id="68" from="rows" to="rows_read" fromId="60" toId="15">
</dataflow>
<dataflow id="70" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="71" from="cols_c" to="write_ln0" fromId="63" toId="16">
</dataflow>
<dataflow id="72" from="cols_read" to="write_ln0" fromId="14" toId="16">
</dataflow>
<dataflow id="73" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln943" fromId="69" toId="17">
</dataflow>
<dataflow id="74" from="rows_c" to="write_ln943" fromId="62" toId="17">
</dataflow>
<dataflow id="75" from="rows_read" to="write_ln943" fromId="15" toId="17">
</dataflow>
<dataflow id="76" from="rows_read" to="rows_int16" fromId="15" toId="18">
</dataflow>
<dataflow id="77" from="cols_read" to="cols_int16" fromId="14" toId="19">
</dataflow>
<dataflow id="78" from="cols_int16" to="mul_rows_cols" fromId="19" toId="20">
</dataflow>
<dataflow id="79" from="rows_int16" to="mul_rows_cols" fromId="18" toId="20">
</dataflow>
<dataflow id="80" from="cols_int16" to="mul_rows_cols" fromId="19" toId="21">
</dataflow>
<dataflow id="81" from="rows_int16" to="mul_rows_cols" fromId="18" toId="21">
</dataflow>
<dataflow id="82" from="cols_int16" to="mul_rows_cols" fromId="19" toId="22">
</dataflow>
<dataflow id="83" from="rows_int16" to="mul_rows_cols" fromId="18" toId="22">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecFUCore" to="specfucore_ln949" fromId="84" toId="23">
</dataflow>
<dataflow id="86" from="mul_rows_cols" to="specfucore_ln949" fromId="22" toId="23">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specfucore_ln949" fromId="87" toId="23">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specfucore_ln949" fromId="89" toId="23">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specfucore_ln949" fromId="91" toId="23">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i64" to="din_read" fromId="93" toId="24">
</dataflow>
<dataflow id="95" from="din" to="din_read" fromId="58" toId="24">
</dataflow>
<dataflow id="96" from="gmem1" to="gmem1_addr" fromId="57" toId="25">
</dataflow>
<dataflow id="97" from="din_read" to="gmem1_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="98" from="mul_rows_cols" to="zext_ln1021" fromId="22" toId="26">
</dataflow>
<dataflow id="100" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="99" toId="27">
</dataflow>
<dataflow id="101" from="gmem1_addr" to="empty" fromId="25" toId="27">
</dataflow>
<dataflow id="102" from="zext_ln1021" to="empty" fromId="26" toId="27">
</dataflow>
<dataflow id="103" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="99" toId="28">
</dataflow>
<dataflow id="104" from="gmem1_addr" to="empty" fromId="25" toId="28">
</dataflow>
<dataflow id="105" from="zext_ln1021" to="empty" fromId="26" toId="28">
</dataflow>
<dataflow id="106" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="99" toId="29">
</dataflow>
<dataflow id="107" from="gmem1_addr" to="empty" fromId="25" toId="29">
</dataflow>
<dataflow id="108" from="zext_ln1021" to="empty" fromId="26" toId="29">
</dataflow>
<dataflow id="109" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="99" toId="30">
</dataflow>
<dataflow id="110" from="gmem1_addr" to="empty" fromId="25" toId="30">
</dataflow>
<dataflow id="111" from="zext_ln1021" to="empty" fromId="26" toId="30">
</dataflow>
<dataflow id="112" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="99" toId="31">
</dataflow>
<dataflow id="113" from="gmem1_addr" to="empty" fromId="25" toId="31">
</dataflow>
<dataflow id="114" from="zext_ln1021" to="empty" fromId="26" toId="31">
</dataflow>
<dataflow id="115" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="99" toId="32">
</dataflow>
<dataflow id="116" from="gmem1_addr" to="empty" fromId="25" toId="32">
</dataflow>
<dataflow id="117" from="zext_ln1021" to="empty" fromId="26" toId="32">
</dataflow>
<dataflow id="118" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="99" toId="33">
</dataflow>
<dataflow id="119" from="gmem1_addr" to="empty" fromId="25" toId="33">
</dataflow>
<dataflow id="120" from="zext_ln1021" to="empty" fromId="26" toId="33">
</dataflow>
<dataflow id="121" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="99" toId="34">
</dataflow>
<dataflow id="122" from="gmem1_addr" to="empty" fromId="25" toId="34">
</dataflow>
<dataflow id="123" from="zext_ln1021" to="empty" fromId="26" toId="34">
</dataflow>
<dataflow id="125" from="_ssdm_op_Wait" to="empty_135" fromId="124" toId="35">
</dataflow>
<dataflow id="127" from="Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1" to="call_ln1012" fromId="126" toId="36">
</dataflow>
<dataflow id="128" from="mul_rows_cols" to="call_ln1012" fromId="22" toId="36">
</dataflow>
<dataflow id="129" from="gmem1" to="call_ln1012" fromId="57" toId="36">
</dataflow>
<dataflow id="130" from="din_read" to="call_ln1012" fromId="24" toId="36">
</dataflow>
<dataflow id="131" from="ldata" to="call_ln1012" fromId="59" toId="36">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="132" toId="37">
</dataflow>
<dataflow id="134" from="cols_c" to="specinterface_ln0" fromId="63" toId="37">
</dataflow>
<dataflow id="136" from="ap_fifo_str" to="specinterface_ln0" fromId="135" toId="37">
</dataflow>
<dataflow id="138" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="37">
</dataflow>
<dataflow id="139" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="37">
</dataflow>
<dataflow id="141" from="p_str" to="specinterface_ln0" fromId="140" toId="37">
</dataflow>
<dataflow id="142" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="37">
</dataflow>
<dataflow id="143" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="37">
</dataflow>
<dataflow id="144" from="p_str" to="specinterface_ln0" fromId="140" toId="37">
</dataflow>
<dataflow id="145" from="p_str" to="specinterface_ln0" fromId="140" toId="37">
</dataflow>
<dataflow id="146" from="p_str" to="specinterface_ln0" fromId="140" toId="37">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="37">
</dataflow>
<dataflow id="149" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="37">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="37">
</dataflow>
<dataflow id="152" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="37">
</dataflow>
<dataflow id="153" from="p_str" to="specinterface_ln0" fromId="140" toId="37">
</dataflow>
<dataflow id="155" from="ScalarProp_str" to="specinterface_ln0" fromId="154" toId="37">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="37">
</dataflow>
<dataflow id="158" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="37">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="132" toId="38">
</dataflow>
<dataflow id="160" from="rows_c" to="specinterface_ln0" fromId="62" toId="38">
</dataflow>
<dataflow id="161" from="ap_fifo_str" to="specinterface_ln0" fromId="135" toId="38">
</dataflow>
<dataflow id="162" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="38">
</dataflow>
<dataflow id="163" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="38">
</dataflow>
<dataflow id="164" from="p_str" to="specinterface_ln0" fromId="140" toId="38">
</dataflow>
<dataflow id="165" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="38">
</dataflow>
<dataflow id="166" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="38">
</dataflow>
<dataflow id="167" from="p_str" to="specinterface_ln0" fromId="140" toId="38">
</dataflow>
<dataflow id="168" from="p_str" to="specinterface_ln0" fromId="140" toId="38">
</dataflow>
<dataflow id="169" from="p_str" to="specinterface_ln0" fromId="140" toId="38">
</dataflow>
<dataflow id="170" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="38">
</dataflow>
<dataflow id="171" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="38">
</dataflow>
<dataflow id="173" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="38">
</dataflow>
<dataflow id="174" from="p_str" to="specinterface_ln0" fromId="140" toId="38">
</dataflow>
<dataflow id="175" from="ScalarProp_str" to="specinterface_ln0" fromId="154" toId="38">
</dataflow>
<dataflow id="176" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="38">
</dataflow>
<dataflow id="177" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="38">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="132" toId="39">
</dataflow>
<dataflow id="179" from="ldata" to="specinterface_ln0" fromId="59" toId="39">
</dataflow>
<dataflow id="181" from="empty_7" to="specinterface_ln0" fromId="180" toId="39">
</dataflow>
<dataflow id="182" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="39">
</dataflow>
<dataflow id="183" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="39">
</dataflow>
<dataflow id="185" from="empty_19" to="specinterface_ln0" fromId="184" toId="39">
</dataflow>
<dataflow id="186" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="39">
</dataflow>
<dataflow id="187" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="39">
</dataflow>
<dataflow id="188" from="empty_19" to="specinterface_ln0" fromId="184" toId="39">
</dataflow>
<dataflow id="189" from="empty_19" to="specinterface_ln0" fromId="184" toId="39">
</dataflow>
<dataflow id="190" from="empty_19" to="specinterface_ln0" fromId="184" toId="39">
</dataflow>
<dataflow id="191" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="39">
</dataflow>
<dataflow id="192" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="39">
</dataflow>
<dataflow id="193" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="39">
</dataflow>
<dataflow id="194" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="39">
</dataflow>
<dataflow id="195" from="empty_19" to="specinterface_ln0" fromId="184" toId="39">
</dataflow>
<dataflow id="196" from="empty_19" to="specinterface_ln0" fromId="184" toId="39">
</dataflow>
<dataflow id="197" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="39">
</dataflow>
<dataflow id="198" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="39">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="132" toId="40">
</dataflow>
<dataflow id="200" from="gmem1" to="specinterface_ln0" fromId="57" toId="40">
</dataflow>
<dataflow id="202" from="empty_25" to="specinterface_ln0" fromId="201" toId="40">
</dataflow>
<dataflow id="203" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="40">
</dataflow>
<dataflow id="204" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="40">
</dataflow>
<dataflow id="205" from="empty_19" to="specinterface_ln0" fromId="184" toId="40">
</dataflow>
<dataflow id="206" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="40">
</dataflow>
<dataflow id="208" from="StgValue_207" to="specinterface_ln0" fromId="207" toId="40">
</dataflow>
<dataflow id="210" from="empty_26" to="specinterface_ln0" fromId="209" toId="40">
</dataflow>
<dataflow id="212" from="empty_27" to="specinterface_ln0" fromId="211" toId="40">
</dataflow>
<dataflow id="213" from="empty_19" to="specinterface_ln0" fromId="184" toId="40">
</dataflow>
<dataflow id="214" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="40">
</dataflow>
<dataflow id="215" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="40">
</dataflow>
<dataflow id="216" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="40">
</dataflow>
<dataflow id="217" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="40">
</dataflow>
<dataflow id="218" from="empty_19" to="specinterface_ln0" fromId="184" toId="40">
</dataflow>
<dataflow id="219" from="empty_19" to="specinterface_ln0" fromId="184" toId="40">
</dataflow>
<dataflow id="220" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="40">
</dataflow>
<dataflow id="221" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="40">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecRegionBegin" to="rbegin2_i" fromId="222" toId="41">
</dataflow>
<dataflow id="225" from="empty_17" to="rbegin2_i" fromId="224" toId="41">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecRegionEnd" to="rend3_i" fromId="226" toId="42">
</dataflow>
<dataflow id="228" from="empty_17" to="rend3_i" fromId="224" toId="42">
</dataflow>
<dataflow id="229" from="rbegin2_i" to="rend3_i" fromId="41" toId="42">
</dataflow>
<dataflow id="230" from="Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1" to="call_ln1012" fromId="126" toId="43">
</dataflow>
<dataflow id="231" from="mul_rows_cols" to="call_ln1012" fromId="22" toId="43">
</dataflow>
<dataflow id="232" from="gmem1" to="call_ln1012" fromId="57" toId="43">
</dataflow>
<dataflow id="233" from="din_read" to="call_ln1012" fromId="24" toId="43">
</dataflow>
<dataflow id="234" from="ldata" to="call_ln1012" fromId="59" toId="43">
</dataflow>
</dataflows>


</stg>
