Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\hudyakovas\Desktop\Khudyakov\Quartus_projects\QuartusProject\uart.qsys --synthesis=VERILOG --output-directory=C:\Users\hudyakovas\Desktop\Khudyakov\Quartus_projects\QuartusProject\uart\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading QuartusProject/uart.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 16.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart: Generating uart "uart" for QUARTUS_SYNTH
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "uart" instantiated altera_up_avalon_rs232 "rs232_0"
Info: uart: Done "uart" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
