// Seed: 2977055851
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = (1);
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6
);
  logic [7:0][1] id_8;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9, id_10, id_11;
  wire id_12;
endmodule
