//==================================================
// This file contains the Excluded objects
// Generated By User: winnimui
// Format Version: 2
// Date: Fri May 19 11:17:48 2023
// ExclMode: default
//==================================================
CHECKSUM: "3752108188"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.u_cgtt_rclk_FuncMGCG.u_TE_driver
CHECKSUM: "930645413 4241272726"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDPCS0_DC_cfg_clk_antiglitch
ANNOTATION: " tied off "
Condition 2 "2273493789" "((symclk_reset == 1'b1) || (rf_symclk_enable == 1'b0)) 1 -1" (2 "01")
CHECKSUM: "930645413 4241272726"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDPCS1_DC_cfg_clk_antiglitch
ANNOTATION: " tied off "
Condition 2 "2273493789" "((symclk_reset == 1'b1) || (rf_symclk_enable == 1'b0)) 1 -1" (2 "01")
CHECKSUM: "930645413 4241272726"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDPCS2_DC_cfg_clk_antiglitch
ANNOTATION: " tied off "
Condition 2 "2273493789" "((symclk_reset == 1'b1) || (rf_symclk_enable == 1'b0)) 1 -1" (2 "01")
CHECKSUM: "930645413 4241272726"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDPCS3_DC_cfg_clk_antiglitch
ANNOTATION: " tied off "
Condition 2 "2273493789" "((symclk_reset == 1'b1) || (rf_symclk_enable == 1'b0)) 1 -1" (2 "01")
CHECKSUM: "1382382208 1216154739"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Condition 2 "3373776784" "(reg_soft_override || reg_soft_override_d1 || reg_soft_override_d2) 1 -1"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Condition 1 "4208124737" "(reg_busy || ((|grp_reg_flop_q[1:0]))) 1 -1"
CHECKSUM: "970303824 142211365"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [10] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [10] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [9] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [9] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [8] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [8] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [7] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [7] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [6] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [6] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [5] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [5] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [4] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [4] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [3] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [3] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [2] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [2] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [1] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [1] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [0] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [0] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [11] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [11] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [30] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [30] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [12] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [12] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [13] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [13] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [14] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [14] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [15] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [15] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [16] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [16] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [17] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [17] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [18] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [18] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [19] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [19] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [20] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [20] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [21] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [21] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [22] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [22] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [23] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [23] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [24] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [24] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [25] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [25] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [26] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [26] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [27] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [27] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [28] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [28] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 dispclk_cgtt_blk_ctrl_reg [29] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 1to0 dispclk_cgtt_blk_ctrl_reg [29] "net dispclk_cgtt_blk_ctrl_reg[31:0]"
Toggle 0to1 irf_DCIO_TEST_CLK_SEL [4] "net irf_DCIO_TEST_CLK_SEL[4:0]"
Toggle 1to0 irf_DCIO_TEST_CLK_SEL [4] "net irf_DCIO_TEST_CLK_SEL[4:0]"
Toggle 0to1 DC_DLPC_interceptb "net DC_DLPC_interceptb"
Toggle 1to0 DC_DLPC_interceptb "net DC_DLPC_interceptb"
Toggle 0to1 DC_PWRSEQ0_interceptb "net DC_PWRSEQ0_interceptb"
Toggle 1to0 DC_PWRSEQ0_interceptb "net DC_PWRSEQ0_interceptb"
Toggle 0to1 DC_DPCS3_interceptb "net DC_DPCS3_interceptb"
Toggle 1to0 DC_DPCS3_interceptb "net DC_DPCS3_interceptb"
Toggle 0to1 DC_DPCS2_interceptb "net DC_DPCS2_interceptb"
Toggle 1to0 DC_DPCS2_interceptb "net DC_DPCS2_interceptb"
Toggle 0to1 DC_DPCS1_interceptb "net DC_DPCS1_interceptb"
Toggle 1to0 DC_DPCS1_interceptb "net DC_DPCS1_interceptb"
Toggle 0to1 DC_DPCS0_interceptb "net DC_DPCS0_interceptb"
Toggle 1to0 DC_DPCS0_interceptb "net DC_DPCS0_interceptb"
CHECKSUM: "2657106963 1123067632"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDC_DPCS0_cfg_ssclk_gater.uati_master_clock_gater
Toggle 1to0 clock_enable_te "net clock_enable_te"
Toggle 0to1 clock_enable_te "net clock_enable_te"
Toggle 1to0 pm_enb "net pm_enb"
Toggle 0to1 pm_enb "net pm_enb"
CHECKSUM: "2657106963 1123067632"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDC_DPCS1_cfg_ssclk_gater.uati_master_clock_gater
Toggle 1to0 clock_enable_te "net clock_enable_te"
Toggle 0to1 clock_enable_te "net clock_enable_te"
Toggle 1to0 pm_enb "net pm_enb"
Toggle 0to1 pm_enb "net pm_enb"
CHECKSUM: "2657106963 1123067632"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDC_DPCS2_cfg_ssclk_gater.uati_master_clock_gater
Toggle 1to0 clock_enable_te "net clock_enable_te"
Toggle 0to1 clock_enable_te "net clock_enable_te"
Toggle 1to0 pm_enb "net pm_enb"
Toggle 0to1 pm_enb "net pm_enb"
CHECKSUM: "2657106963 1123067632"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDC_DPCS3_cfg_ssclk_gater.uati_master_clock_gater
Toggle 1to0 clock_enable_te "net clock_enable_te"
Toggle 0to1 clock_enable_te "net clock_enable_te"
Toggle 1to0 pm_enb "net pm_enb"
Toggle 0to1 pm_enb "net pm_enb"
CHECKSUM: "660174617 242008330"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.u_cgtt_rclk_FuncMGCG.u_reg_oclk
Toggle 1to0 TE "net TE"
Toggle 0to1 TE "net TE"
CHECKSUM: "3495799683 2378417011"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.u_cgtt_rclk_FuncMGCG
Toggle 1to0 dft_te_wire "net dft_te_wire"
Toggle 0to1 dft_te_wire "net dft_te_wire"
CHECKSUM: "1382382208 1523681862"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK
Toggle 1to0 CGTT_BLK_CTRL_REG [10] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [10] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [9] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [9] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [8] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [8] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [7] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [7] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [6] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [6] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [5] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [5] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [4] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [4] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [3] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [3] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [2] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [2] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [1] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [1] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [0] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [0] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [11] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [11] "net CGTT_BLK_CTRL_REG[31:0]"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Toggle cgtt_blk_ctrl_reg_modified "net cgtt_blk_ctrl_reg_modified[31:0]"
Toggle 0to1 reg_soft_override_extend "net reg_soft_override_extend"
Toggle 1to0 reg_soft_override_extend "net reg_soft_override_extend"
Toggle 0to1 reg_soft_override "net reg_soft_override"
Toggle 1to0 reg_soft_override "net reg_soft_override"
Toggle 0to1 reg_busy_extend "net reg_busy_extend"
Toggle 1to0 reg_busy_extend "net reg_busy_extend"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Toggle reg_busy_cntr "reg reg_busy_cntr[1:0]"
Toggle 0to1 local_reg_oclk_vld "net local_reg_oclk_vld"
Toggle 1to0 local_reg_oclk_vld "net local_reg_oclk_vld"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Toggle grp_reg_flop_q "reg grp_reg_flop_q[3:0]"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Toggle grp_reg_flop_d "net grp_reg_flop_d[3:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [30] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [30] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [12] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [12] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [13] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [13] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [14] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [14] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [15] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [15] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [16] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [16] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [17] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [17] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [18] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [18] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [19] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [19] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [20] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [20] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [21] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [21] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [22] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [22] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [23] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [23] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [24] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [24] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [25] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [25] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [26] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [26] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [27] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [27] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [28] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [28] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 0to1 CGTT_BLK_CTRL_REG [29] "net CGTT_BLK_CTRL_REG[31:0]"
Toggle 1to0 CGTT_BLK_CTRL_REG [29] "net CGTT_BLK_CTRL_REG[31:0]"
CHECKSUM: "930645413 1265873389"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDPCS0_DC_cfg_clk_antiglitch
Toggle 1to0 irf_SYMCLK_GATE_DISABLE "net irf_SYMCLK_GATE_DISABLE"
Toggle 0to1 irf_SYMCLK_GATE_DISABLE "net irf_SYMCLK_GATE_DISABLE"
Toggle 1to0 SYMCLK_ENABLE_REFCLK "net SYMCLK_ENABLE_REFCLK"
Toggle 0to1 SYMCLK_ENABLE_REFCLK "net SYMCLK_ENABLE_REFCLK"
Toggle 1to0 SYMCLK_GATE_DISABLE_symclk "net SYMCLK_GATE_DISABLE_symclk"
Toggle 0to1 SYMCLK_GATE_DISABLE_symclk "net SYMCLK_GATE_DISABLE_symclk"
Toggle 1to0 rf_symclk_enable "net rf_symclk_enable"
Toggle 0to1 rf_symclk_enable "net rf_symclk_enable"
Toggle 1to0 irf_SYMCLK_ENABLE "net irf_SYMCLK_ENABLE"
Toggle 0to1 irf_SYMCLK_ENABLE "net irf_SYMCLK_ENABLE"
CHECKSUM: "2224341301 4279574096"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDC_DPCS1_cfg_ssclk_gater
Toggle 1to0 pm_enb "net pm_enb"
Toggle 0to1 pm_enb "net pm_enb"
CHECKSUM: "2224341301 4279574096"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDC_DPCS2_cfg_ssclk_gater
Toggle 1to0 pm_enb "net pm_enb"
Toggle 0to1 pm_enb "net pm_enb"
CHECKSUM: "930645413 1265873389"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDPCS1_DC_cfg_clk_antiglitch
Toggle 1to0 irf_SYMCLK_GATE_DISABLE "net irf_SYMCLK_GATE_DISABLE"
Toggle 0to1 irf_SYMCLK_GATE_DISABLE "net irf_SYMCLK_GATE_DISABLE"
Toggle 1to0 SYMCLK_ENABLE_REFCLK "net SYMCLK_ENABLE_REFCLK"
Toggle 0to1 SYMCLK_ENABLE_REFCLK "net SYMCLK_ENABLE_REFCLK"
Toggle 1to0 SYMCLK_GATE_DISABLE_symclk "net SYMCLK_GATE_DISABLE_symclk"
Toggle 0to1 SYMCLK_GATE_DISABLE_symclk "net SYMCLK_GATE_DISABLE_symclk"
Toggle 1to0 rf_symclk_enable "net rf_symclk_enable"
Toggle 0to1 rf_symclk_enable "net rf_symclk_enable"
Toggle 1to0 irf_SYMCLK_ENABLE "net irf_SYMCLK_ENABLE"
Toggle 0to1 irf_SYMCLK_ENABLE "net irf_SYMCLK_ENABLE"
CHECKSUM: "930645413 1265873389"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDPCS2_DC_cfg_clk_antiglitch
Toggle 1to0 irf_SYMCLK_GATE_DISABLE "net irf_SYMCLK_GATE_DISABLE"
Toggle 0to1 irf_SYMCLK_GATE_DISABLE "net irf_SYMCLK_GATE_DISABLE"
Toggle 1to0 SYMCLK_ENABLE_REFCLK "net SYMCLK_ENABLE_REFCLK"
Toggle 0to1 SYMCLK_ENABLE_REFCLK "net SYMCLK_ENABLE_REFCLK"
Toggle 1to0 SYMCLK_GATE_DISABLE_symclk "net SYMCLK_GATE_DISABLE_symclk"
Toggle 0to1 SYMCLK_GATE_DISABLE_symclk "net SYMCLK_GATE_DISABLE_symclk"
Toggle 1to0 rf_symclk_enable "net rf_symclk_enable"
Toggle 0to1 rf_symclk_enable "net rf_symclk_enable"
Toggle 1to0 irf_SYMCLK_ENABLE "net irf_SYMCLK_ENABLE"
Toggle 0to1 irf_SYMCLK_ENABLE "net irf_SYMCLK_ENABLE"
CHECKSUM: "930645413 1265873389"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDPCS3_DC_cfg_clk_antiglitch
Toggle 1to0 irf_SYMCLK_GATE_DISABLE "net irf_SYMCLK_GATE_DISABLE"
Toggle 0to1 irf_SYMCLK_GATE_DISABLE "net irf_SYMCLK_GATE_DISABLE"
Toggle 1to0 SYMCLK_ENABLE_REFCLK "net SYMCLK_ENABLE_REFCLK"
Toggle 0to1 SYMCLK_ENABLE_REFCLK "net SYMCLK_ENABLE_REFCLK"
Toggle 1to0 SYMCLK_GATE_DISABLE_symclk "net SYMCLK_GATE_DISABLE_symclk"
Toggle 0to1 SYMCLK_GATE_DISABLE_symclk "net SYMCLK_GATE_DISABLE_symclk"
Toggle 1to0 rf_symclk_enable "net rf_symclk_enable"
Toggle 0to1 rf_symclk_enable "net rf_symclk_enable"
Toggle 1to0 irf_SYMCLK_ENABLE "net irf_SYMCLK_ENABLE"
Toggle 0to1 irf_SYMCLK_ENABLE "net irf_SYMCLK_ENABLE"
CHECKSUM: "2224341301 4279574096"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDC_DPCS3_cfg_ssclk_gater
Toggle 1to0 pm_enb "net pm_enb"
Toggle 0to1 pm_enb "net pm_enb"
CHECKSUM: "2224341301 4279574096"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uDC_DPCS0_cfg_ssclk_gater
Toggle 1to0 pm_enb "net pm_enb"
Toggle 0to1 pm_enb "net pm_enb"
CHECKSUM: "1771494266 208950453"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK
Toggle 0to1 reg_soft_override_d2 "net reg_soft_override_d2"
Toggle 1to0 reg_soft_override_d2 "net reg_soft_override_d2"
Toggle 0to1 reg_soft_override_d1 "net reg_soft_override_d1"
Toggle 1to0 reg_soft_override_d1 "net reg_soft_override_d1"
CHECKSUM: "1013277978"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_techind_sync.usync.syncCell[0].Assert_SYNCFF
CHECKSUM: "111052545"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.ucgtt_local_rcg_cov
CHECKSUM: "11289976"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_techind_sync.usync.syncCell[0]
CHECKSUM: "1240353934"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_techind_sync.usync.transport_model.syncTransport.ABV_IPWC.ABV_IPWC_DATA_CHECK[0]
CHECKSUM: "154423710"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.u_dyn_oclk
CHECKSUM: "154423710"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.u_reg_oclk
CHECKSUM: "1771494266 208950453"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Condition 2 "1274396923" "(core_busy || core_busy_d1 || core_busy_d2) 1 -1"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Condition 4 "3429800861" "(core_soft_override || core_soft_override_d1 || core_soft_override_d2) 1 -1"
CHECKSUM: "1771494266 2357307073"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK
Toggle 1to0 core_busy "net core_busy"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Toggle grp_core_flop_q "reg grp_core_flop_q[3:0]"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
Toggle grp_core_flop_d "net grp_core_flop_d[3:0]"
Toggle 1to0 core_soft_override_extend "net core_soft_override_extend"
Toggle 1to0 core_soft_override_d2 "net core_soft_override_d2"
Toggle 1to0 core_soft_override_d1 "net core_soft_override_d1"
Toggle 1to0 core_soft_override "net core_soft_override"
Toggle 1to0 core_busy_extend "net core_busy_extend"
Toggle 1to0 core_busy_d2 "net core_busy_d2"
Toggle 1to0 core_busy_d1 "net core_busy_d1"
CHECKSUM: "2578312826"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_techind_sync.usync.transport_model.syncTransport
CHECKSUM: "2646178894"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uDYN_CLK_VLD
CHECKSUM: "2889543428"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_techind_sync.usync.syncFilter
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.scan_grp0_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.scan_grp1_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.scan_grp2_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.scan_grp3_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.scan_grp4_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.scan_grp5_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.scan_grp6_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.scan_grp7_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.scan_grp0_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.scan_grp1_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.scan_grp2_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.scan_grp3_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.scan_grp4_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.scan_grp5_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.scan_grp6_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.scan_grp7_clk
CHECKSUM: "3062383609"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_static_clk
CHECKSUM: "3371511083"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_techind_sync
CHECKSUM: "3495799683"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk
CHECKSUM: "3725932631"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.ucgtt_local_dcg_cov
CHECKSUM: "3752108188"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.u_TE_driver
CHECKSUM: "3752108188"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.u_TE_driver
CHECKSUM: "3785484691"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk.u_TE_driver.d0nt_uTE_buff
CHECKSUM: "3785484691"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_rclk.u_TE_driver.d0nt_uTE_buff
CHECKSUM: "3880314839"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_techind_sync.usync
CHECKSUM: "4100869141"
ANNOTATION: " internal to a dclib module, assumed verified already, we only check top level toggling "
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG
CHECKSUM: "615230453"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.udcio.udcio_clk_gen.uCGTT_DISPCLK.uCGTT_LOCAL_FuncMGCG.u_cgtt_local_dclk
