/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [16:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [20:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_46z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  reg [27:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [6:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z[1] & in_data[125]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[1] & celloutsig_1_4z);
  assign celloutsig_1_7z = ~(celloutsig_1_5z & celloutsig_1_6z);
  assign celloutsig_1_14z = ~(celloutsig_1_0z & celloutsig_1_6z);
  assign celloutsig_1_15z = !(celloutsig_1_8z[2] ? celloutsig_1_2z[0] : celloutsig_1_9z[0]);
  assign celloutsig_0_17z = !(celloutsig_0_15z ? celloutsig_0_14z[2] : celloutsig_0_10z);
  assign celloutsig_0_15z = ~((celloutsig_0_1z[6] | celloutsig_0_8z) & (celloutsig_0_14z[4] | celloutsig_0_1z[3]));
  assign celloutsig_0_25z = ~((celloutsig_0_8z | celloutsig_0_14z[0]) & (celloutsig_0_16z[3] | celloutsig_0_14z[4]));
  assign celloutsig_0_8z = ~(celloutsig_0_2z[8] ^ celloutsig_0_7z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z ^ celloutsig_0_1z[14]);
  assign celloutsig_1_11z = { celloutsig_1_8z[1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z } + in_data[165:158];
  assign celloutsig_0_1z = { in_data[55:46], celloutsig_0_0z } + { in_data[91:87], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[56:36] & { celloutsig_0_1z[14:9], celloutsig_0_1z };
  assign celloutsig_0_5z = celloutsig_0_2z[6:4] & in_data[73:71];
  assign celloutsig_0_14z = { celloutsig_0_5z[2:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z } & celloutsig_0_2z[4:0];
  assign celloutsig_0_27z = { celloutsig_0_1z[10:8], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_18z } & { in_data[41:39], celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[123:115] >= in_data[119:111];
  assign celloutsig_0_7z = celloutsig_0_1z[10:8] > in_data[48:46];
  assign celloutsig_1_16z = { in_data[173:172], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z } <= { celloutsig_1_11z[4:0], celloutsig_1_15z };
  assign celloutsig_0_24z = ! { celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_1z[11:6], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z } || { in_data[58:57], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_3z[5], celloutsig_0_5z, celloutsig_0_11z } || { celloutsig_0_3z[14:12], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_31z = celloutsig_0_19z[12:5] || { celloutsig_0_21z[2:1], celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_18z };
  assign celloutsig_1_5z = { in_data[188:180], celloutsig_1_2z } < { in_data[113:107], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_6z[12:11], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z } < { in_data[84:63], celloutsig_0_11z };
  assign celloutsig_0_28z = { celloutsig_0_16z[3:2], celloutsig_0_17z } < { celloutsig_0_3z[20], celloutsig_0_25z, celloutsig_0_12z };
  assign celloutsig_0_16z = { celloutsig_0_2z[11:7], celloutsig_0_8z } % { 1'h1, celloutsig_0_13z[2:0], celloutsig_0_8z, in_data[0] };
  assign celloutsig_0_21z = celloutsig_0_3z[14:10] % { 1'h1, celloutsig_0_14z[3:0] };
  assign celloutsig_0_20z = celloutsig_0_3z[17:12] * celloutsig_0_1z[7:2];
  assign celloutsig_0_13z = - { celloutsig_0_0z[3:0], celloutsig_0_7z };
  assign celloutsig_1_4z = | { in_data[144], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_42z = celloutsig_0_13z[2] & celloutsig_0_24z;
  assign celloutsig_1_19z = celloutsig_1_17z[3] & in_data[167];
  assign celloutsig_0_22z = celloutsig_0_13z[2] & celloutsig_0_18z;
  assign celloutsig_0_23z = celloutsig_0_19z[2] & celloutsig_0_7z;
  assign celloutsig_0_30z = celloutsig_0_26z[7] & celloutsig_0_27z[4];
  assign celloutsig_0_4z = | celloutsig_0_2z[11:5];
  assign celloutsig_1_13z = ^ in_data[146:141];
  assign celloutsig_0_10z = ^ celloutsig_0_1z[12:8];
  assign celloutsig_0_29z = ^ celloutsig_0_2z[7:5];
  assign celloutsig_1_2z = in_data[145:143] >> celloutsig_1_1z[3:1];
  assign celloutsig_0_47z = { celloutsig_0_21z[4:2], celloutsig_0_9z, celloutsig_0_31z } << { celloutsig_0_44z[6:3], celloutsig_0_42z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } << { celloutsig_1_8z[6:3], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_13z } << { in_data[108:102], celloutsig_1_5z };
  assign celloutsig_0_26z = { celloutsig_0_21z[3:2], celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_21z } << celloutsig_0_6z[11:3];
  assign celloutsig_0_0z = in_data[60:56] >>> in_data[64:60];
  assign celloutsig_0_44z = { celloutsig_0_14z[2:1], celloutsig_0_42z, celloutsig_0_32z } >>> { celloutsig_0_20z, celloutsig_0_23z };
  assign celloutsig_0_46z = celloutsig_0_44z[5:2] >>> celloutsig_0_19z[4:1];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } >>> { in_data[164:157], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_32z = { celloutsig_0_0z[0], celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_15z } - { celloutsig_0_1z[8:6], celloutsig_0_30z };
  assign celloutsig_1_10z = { celloutsig_1_9z[5:2], celloutsig_1_6z, celloutsig_1_0z } - { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_1z = 4'h0;
    else if (!clkin_data[64]) celloutsig_1_1z = in_data[100:97];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_6z = 28'h0000000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z[13:8], celloutsig_0_4z, celloutsig_0_3z };
  always_latch
    if (clkin_data[128]) celloutsig_1_17z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_17z = { celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_6z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_19z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_6z[14:0], celloutsig_0_4z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_2z = celloutsig_0_1z[12:1];
  assign { out_data[135:128], out_data[96], out_data[35:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
