#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 17 16:30:07 2024
# Process ID: 9752
# Current directory: c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.tmp/edit_ip_project.runs/synth_1
# Command line: vivado.exe -log perceptron.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source perceptron.tcl
# Log file: c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.tmp/edit_ip_project.runs/synth_1/perceptron.vds
# Journal file: c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.tmp/edit_ip_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source perceptron.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.tmp/edit_ip_project.cache/ip 
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v:]
Command: synth_design -top perceptron -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9148 
WARNING: [Synth 8-2507] parameter declaration becomes local in perceptron with formal parameter declaration list [c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in perceptron with formal parameter declaration list [c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v:56]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 561.582 ; gain = 249.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'perceptron' [c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v:23]
	Parameter activation bound to: relu - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dual_port_AXI_Native_bram' [c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/dual_port_AXI_Native_bram.v:9]
ERROR: [Synth 8-439] module 'DP_PL_PS_BRAM_wrapper' not found [c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/dual_port_AXI_Native_bram.v:82]
ERROR: [Synth 8-6156] failed synthesizing module 'dual_port_AXI_Native_bram' [c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/dual_port_AXI_Native_bram.v:9]
ERROR: [Synth 8-6156] failed synthesizing module 'perceptron' [c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 608.504 ; gain = 296.320
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 4 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 16:30:17 2024...
