vendor_name = ModelSim
source_file = 1, C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd
source_file = 1, C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd
source_file = 1, C:/Users/luizf/Documents/ULA1BIT/decodi/decodi.vhd
source_file = 1, C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd
source_file = 1, C:/Users/luizf/Documents/ULA1BIT/db/ULA1BIT.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ULA1BIT
instance = comp, \E0~I , E0, ULA1BIT, 1
instance = comp, \E1~I , E1, ULA1BIT, 1
instance = comp, \CIN~I , CIN, ULA1BIT, 1
instance = comp, \S7|Mux0~1 , S7|Mux0~1, ULA1BIT, 1
instance = comp, \sel[0]~I , sel[0], ULA1BIT, 1
instance = comp, \sel[2]~I , sel[2], ULA1BIT, 1
instance = comp, \sel[1]~I , sel[1], ULA1BIT, 1
instance = comp, \sULA|S~25 , sULA|S~25, ULA1BIT, 1
instance = comp, \sULA|S~28 , sULA|S~28, ULA1BIT, 1
instance = comp, \sULA|S~23 , sULA|S~23, ULA1BIT, 1
instance = comp, \COUT~I , COUT, ULA1BIT, 1
instance = comp, \S~I , S, ULA1BIT, 1
