;redcode
;assert 1
	SPL 0, <708
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 0
	SUB 0, 0
	SLT 12, @10
	SLT 210, 30
	SLT 210, 30
	SUB @-127, 100
	SUB @0, @2
	SUB #72, @200
	SUB @-127, 100
	SUB @-127, 100
	MOV -7, <-20
	SUB @-127, 100
	SLT 12, @10
	ADD #0, @0
	SUB 121, 146
	CMP -207, <-120
	SUB -207, <-120
	CMP #72, @201
	ADD 270, 60
	SUB #72, @201
	SUB @127, @106
	MOV -7, <-20
	SUB 12, @10
	SUB 0, 0
	ADD #0, @0
	ADD #0, @0
	SUB @127, 106
	CMP -207, <-120
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SLT 12, @10
	SUB @127, 106
	SUB 100, 120
	MOV -7, <-20
	CMP @-127, 100
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	DJN -1, @-20
	DJN -1, @-20
	ADD 270, 61
	MOV -1, <-20
	SPL 0
	SUB @-127, 100
	MOV -7, <-20
