INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:30:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.525ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 2.448ns (35.640%)  route 4.421ns (64.360%))
  Logic Levels:           27  (CARRY4=15 LUT2=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2093, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X17Y69         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sigProdExt_c2_reg[22]/Q
                         net (fo=1, routed)           0.507     1.231    mulf0/operator/sigProdExt_c2[22]
    SLICE_X17Y68         LUT6 (Prop_lut6_I3_O)        0.043     1.274 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.165     1.439    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X19Y68         LUT6 (Prop_lut6_I3_O)        0.043     1.482 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.170     1.653    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X16Y68         LUT5 (Prop_lut5_I1_O)        0.043     1.696 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.696    mulf0/operator/RoundingAdder/S[0]
    SLICE_X16Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.934 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.934    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.984 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.984    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.034 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.034    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.084 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.084    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.134 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.134    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.184 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.184    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.234 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.007     2.240    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.290 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.290    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.392 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_19/O[0]
                         net (fo=14, routed)          0.188     2.580    mulf0/operator/RoundingAdder/p_0_in[32]
    SLICE_X18Y75         LUT2 (Prop_lut2_I1_O)        0.119     2.699 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_14/O
                         net (fo=21, routed)          0.451     3.150    mulf0/operator/RoundingAdder/ltOp_carry__2_i_14_n_0
    SLICE_X18Y75         LUT6 (Prop_lut6_I3_O)        0.043     3.193 f  mulf0/operator/RoundingAdder/level4_c1[24]_i_7/O
                         net (fo=1, routed)           0.341     3.534    mulf0/operator/RoundingAdder/level4_c1[24]_i_7_n_0
    SLICE_X18Y74         LUT5 (Prop_lut5_I4_O)        0.043     3.577 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_5/O
                         net (fo=4, routed)           0.181     3.758    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X15Y74         LUT4 (Prop_lut4_I0_O)        0.043     3.801 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.278     4.078    mulf0/operator/RoundingAdder/exc_c2_reg[1]_9
    SLICE_X19Y75         LUT6 (Prop_lut6_I1_O)        0.043     4.121 r  mulf0/operator/RoundingAdder/level4_c1[0]_i_3/O
                         net (fo=5, routed)           0.438     4.559    control_merge1/tehb/control/excExpFracY_c0[13]
    SLICE_X16Y78         LUT6 (Prop_lut6_I4_O)        0.043     4.602 r  control_merge1/tehb/control/ltOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.334     4.937    addf0/operator/ltOp_carry__1_0[3]
    SLICE_X17Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.121 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.121    addf0/operator/ltOp_carry__0_n_0
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.170 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.170    addf0/operator/ltOp_carry__1_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.219 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.219    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.346 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.300     5.645    control_merge1/tehb/control/CO[0]
    SLICE_X17Y82         LUT2 (Prop_lut2_I0_O)        0.130     5.775 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.171     5.946    addf0/operator/p_1_in[0]
    SLICE_X18Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.222 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.222    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X18Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.324 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.420     6.744    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X19Y82         LUT6 (Prop_lut6_I3_O)        0.119     6.863 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.175     7.038    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X19Y83         LUT4 (Prop_lut4_I0_O)        0.043     7.081 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.296     7.377    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X19Y84         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=2093, unset)         0.483     7.183    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y84         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X19Y84         FDRE (Setup_fdre_C_R)       -0.295     6.852    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 -0.525    




