{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713356176568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713356176568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 17:46:16 2024 " "Processing started: Wed Apr 17 17:46:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713356176568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356176568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EDL_merged_code -c EDL_merged_code " "Command: quartus_map --read_settings_files=on --write_settings_files=off EDL_merged_code -c EDL_merged_code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356176568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713356177213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713356177213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_jtag/synthesis/uart_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_jtag/synthesis/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag " "Found entity 1: uart_jtag" {  } { { "uart_jtag/synthesis/uart_jtag.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356187740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356187740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_jtag/synthesis/submodules/uart_jtag_ju.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_jtag/synthesis/submodules/uart_jtag_ju.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_ju_sim_scfifo_w " "Found entity 1: uart_jtag_ju_sim_scfifo_w" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356187740 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_ju_scfifo_w " "Found entity 2: uart_jtag_ju_scfifo_w" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356187740 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_ju_sim_scfifo_r " "Found entity 3: uart_jtag_ju_sim_scfifo_r" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356187740 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_ju_scfifo_r " "Found entity 4: uart_jtag_ju_scfifo_r" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356187740 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag_ju " "Found entity 5: uart_jtag_ju" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356187740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356187740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edl_merged_code.v 1 1 " "Found 1 design units, including 1 entities, in source file edl_merged_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 EDL_merged_code " "Found entity 1: EDL_merged_code" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356187754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356187754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_dac_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_dac_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_dac_control-behavioral " "Found design unit 1: adc_dac_control-behavioral" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356188299 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_dac_control " "Found entity 1: adc_dac_control" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356188299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356188299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jtag_uart_waitrequest EDL_merged_code.v(634) " "Verilog HDL Implicit Net warning at EDL_merged_code.v(634): created implicit net for \"jtag_uart_waitrequest\"" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 634 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356188301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EDL_merged_code " "Elaborating entity \"EDL_merged_code\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713356188329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CH0_done EDL_merged_code.v(115) " "Verilog HDL or VHDL warning at EDL_merged_code.v(115): object \"CH0_done\" assigned a value but never read" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713356188340 "|EDL_merged_code"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse_width EDL_merged_code.v(183) " "Verilog HDL or VHDL warning at EDL_merged_code.v(183): object \"pulse_width\" assigned a value but never read" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713356188340 "|EDL_merged_code"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_sends EDL_merged_code.v(200) " "Verilog HDL or VHDL warning at EDL_merged_code.v(200): object \"count_sends\" assigned a value but never read" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713356188340 "|EDL_merged_code"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:uart_jtag1 " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:uart_jtag1\"" {  } { { "EDL_merged_code.v" "uart_jtag1" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356198783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_ju uart_jtag:uart_jtag1\|uart_jtag_ju:ju " "Elaborating entity \"uart_jtag_ju\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\"" {  } { { "uart_jtag/synthesis/uart_jtag.v" "ju" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/uart_jtag.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356198788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_ju_scfifo_w uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w " "Elaborating entity \"uart_jtag_ju_scfifo_w\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "the_uart_jtag_ju_scfifo_w" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356198790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "wfifo" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356198979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199028 ""}  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713356199028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8t21 " "Found entity 1: scfifo_8t21" {  } { { "db/scfifo_8t21.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/scfifo_8t21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356199071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8t21 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated " "Elaborating entity \"scfifo_8t21\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a211 " "Found entity 1: a_dpfifo_a211" {  } { { "db/a_dpfifo_a211.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_dpfifo_a211.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356199078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a211 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo " "Elaborating entity \"a_dpfifo_a211\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo\"" {  } { { "db/scfifo_8t21.tdf" "dpfifo" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/scfifo_8t21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sdf " "Found entity 1: a_fefifo_sdf" {  } { { "db/a_fefifo_sdf.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_fefifo_sdf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356199091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sdf uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo\|a_fefifo_sdf:fifo_state " "Elaborating entity \"a_fefifo_sdf\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo\|a_fefifo_sdf:fifo_state\"" {  } { { "db/a_dpfifo_a211.tdf" "fifo_state" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_dpfifo_a211.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/cntr_fo7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356199133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo\|a_fefifo_sdf:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo\|a_fefifo_sdf:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_sdf.tdf" "count_usedw" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_fefifo_sdf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1mo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1mo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1mo1 " "Found entity 1: altsyncram_1mo1" {  } { { "db/altsyncram_1mo1.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/altsyncram_1mo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356199196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1mo1 uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo\|altsyncram_1mo1:FIFOram " "Elaborating entity \"altsyncram_1mo1\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo\|altsyncram_1mo1:FIFOram\"" {  } { { "db/a_dpfifo_a211.tdf" "FIFOram" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_dpfifo_a211.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/cntr_3ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356199249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_w:the_uart_jtag_ju_scfifo_w\|scfifo:wfifo\|scfifo_8t21:auto_generated\|a_dpfifo_a211:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_a211.tdf" "rd_ptr_count" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/a_dpfifo_a211.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_ju_scfifo_r uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r " "Elaborating entity \"uart_jtag_ju_scfifo_r\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|uart_jtag_ju_scfifo_r:the_uart_jtag_ju_scfifo_r\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "the_uart_jtag_ju_scfifo_r" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "uart_jtag_ju_alt_jtag_atlantic" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\"" {  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 8 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 8 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713356199542 ""}  } { { "uart_jtag/synthesis/submodules/uart_jtag_ju.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/uart_jtag/synthesis/submodules/uart_jtag_ju.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713356199542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_jtag:uart_jtag1\|uart_jtag_ju:ju\|alt_jtag_atlantic:uart_jtag_ju_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_dac_control adc_dac_control:adc_dac_control0 " "Elaborating entity \"adc_dac_control\" for hierarchy \"adc_dac_control:adc_dac_control0\"" {  } { { "EDL_merged_code.v" "adc_dac_control0" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sq_wave_time_count_DAC ADC_DAC_control.vhd(62) " "VHDL Signal Declaration warning at ADC_DAC_control.vhd(62): used explicit default value for signal \"sq_wave_time_count_DAC\" because signal was never assigned a value" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CH0_measured_ADC ADC_DAC_control.vhd(68) " "VHDL Signal Declaration warning at ADC_DAC_control.vhd(68): used explicit default value for signal \"CH0_measured_ADC\" because signal was never assigned a value" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "push_val_to_DAC ADC_DAC_control.vhd(94) " "VHDL Process Statement warning at ADC_DAC_control.vhd(94): signal \"push_val_to_DAC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ADC_DAC_control.vhd(95) " "VHDL Process Statement warning at ADC_DAC_control.vhd(95): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_value_DAC ADC_DAC_control.vhd(98) " "VHDL Process Statement warning at ADC_DAC_control.vhd(98): signal \"pulse_value_DAC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sq_wave_amp_DAC ADC_DAC_control.vhd(91) " "VHDL Process Statement warning at ADC_DAC_control.vhd(91): inferring latch(es) for signal or variable \"sq_wave_amp_DAC\", which holds its previous value in one or more paths through the process" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_sampling ADC_DAC_control.vhd(110) " "VHDL Process Statement warning at ADC_DAC_control.vhd(110): signal \"start_sampling\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ADC_DAC_control.vhd(114) " "VHDL Process Statement warning at ADC_DAC_control.vhd(114): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sampling_is_go ADC_DAC_control.vhd(105) " "VHDL Process Statement warning at ADC_DAC_control.vhd(105): inferring latch(es) for signal or variable \"sampling_is_go\", which holds its previous value in one or more paths through the process" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713356199840 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sampling_is_go ADC_DAC_control.vhd(105) " "Inferred latch for \"sampling_is_go\" at ADC_DAC_control.vhd(105)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199876 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[0\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[0\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199876 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[1\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[1\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199876 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[2\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[2\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[3\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[3\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[4\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[4\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[5\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[5\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[6\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[6\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[7\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[7\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[8\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[8\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[9\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[9\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[10\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[10\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sq_wave_amp_DAC\[11\] ADC_DAC_control.vhd(91) " "Inferred latch for \"sq_wave_amp_DAC\[11\]\" at ADC_DAC_control.vhd(91)" {  } { { "ADC_DAC_control.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/ADC_DAC_control.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356199877 "|EDL_merged_code|adc_dac_control:adc_dac_control0"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713356202370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.17.17:46:45 Progress: Loading sldd79991ad/alt_sld_fab_wrapper_hw.tcl " "2024.04.17.17:46:45 Progress: Loading sldd79991ad/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356205860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356208572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356208679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356212452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356212536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356212616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356212740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356212744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356212744 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713356213449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd79991ad/alt_sld_fab.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356213695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356213695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356213790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356213790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356213790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356213790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356213870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356213870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356213965 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356213965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356213965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/db/ip/sldd79991ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713356214043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356214043 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713356424372 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713356424544 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713356424545 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reset_DAC GND " "Pin \"reset_DAC\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713356427907 "|EDL_merged_code|reset_DAC"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_ADC GND " "Pin \"reset_ADC\" is stuck at GND" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713356427907 "|EDL_merged_code|reset_ADC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713356427907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356428130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713356434136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713356435623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713356435623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch_display_select " "No output dependent on input pin \"ch_display_select\"" {  } { { "EDL_merged_code.v" "" { Text "D:/EDL_merged_code_full_working_edited/EDL_merged_code/EDL_merged_code.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713356436049 "|EDL_merged_code|ch_display_select"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713356436049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5128 " "Implemented 5128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713356436049 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713356436049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5061 " "Implemented 5061 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713356436049 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713356436049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713356436049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5954 " "Peak virtual memory: 5954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713356436093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 17:50:36 2024 " "Processing ended: Wed Apr 17 17:50:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713356436093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:20 " "Elapsed time: 00:04:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713356436093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713356436093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713356436093 ""}
