/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AFEC0_INTR_1_H__
#define BCHP_AFEC0_INTR_1_H__

/***************************************************************************
 *AFEC0_INTR_1 - AFEC L2 Interrupt Control Registers for Channel 0
 ***************************************************************************/
#define BCHP_AFEC0_INTR_1_CPU_STATUS             0x06103000 /* CPU interrupt Status Register */
#define BCHP_AFEC0_INTR_1_CPU_SET                0x06103004 /* CPU interrupt Set Register */
#define BCHP_AFEC0_INTR_1_CPU_CLEAR              0x06103008 /* CPU interrupt Clear Register */
#define BCHP_AFEC0_INTR_1_CPU_MASK_STATUS        0x0610300c /* CPU interrupt Mask Status Register */
#define BCHP_AFEC0_INTR_1_CPU_MASK_SET           0x06103010 /* CPU interrupt Mask Set Register */
#define BCHP_AFEC0_INTR_1_CPU_MASK_CLEAR         0x06103014 /* CPU interrupt Mask Clear Register */
#define BCHP_AFEC0_INTR_1_PCI_STATUS             0x06103018 /* PCI interrupt Status Register */
#define BCHP_AFEC0_INTR_1_PCI_SET                0x0610301c /* PCI interrupt Set Register */
#define BCHP_AFEC0_INTR_1_PCI_CLEAR              0x06103020 /* PCI interrupt Clear Register */
#define BCHP_AFEC0_INTR_1_PCI_MASK_STATUS        0x06103024 /* PCI interrupt Mask Status Register */
#define BCHP_AFEC0_INTR_1_PCI_MASK_SET           0x06103028 /* PCI interrupt Mask Set Register */
#define BCHP_AFEC0_INTR_1_PCI_MASK_CLEAR         0x0610302c /* PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_AFEC0_INTR_1_H__ */

/* End of File */
