

================================================================
== Vitis HLS Report for 'mlp'
================================================================
* Date:           Wed Nov 19 15:50:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.599 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      265|     1418|  1.325 us|  7.090 us|  266|  1419|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |grp_mlp_Pipeline_FWD_O_fu_89                            |mlp_Pipeline_FWD_O                           |      131|      131|  0.655 us|  0.655 us|   129|   129|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_forward_output_layer_128_1_s_fu_103                 |forward_output_layer_128_1_s                 |      130|      130|  0.650 us|  0.650 us|   130|   130|                                             no|
        |grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115  |backward_output_128_1_ap_fixed_16_6_4_0_0_s  |     1152|     1152|  5.760 us|  5.760 us|  1152|  1152|                                             no|
        |grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128   |backward_input_1_128_ap_fixed_16_6_4_0_0_s   |      262|      262|  1.310 us|  1.310 us|   262|   262|                                             no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       11|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|    386|    16210|    65106|     -|
|Memory               |        0|      -|      112|      231|     0|
|Multiplexer          |        -|      -|        0|      371|     -|
|Register             |        -|      -|       45|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|    386|    16367|    65719|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     12|        1|       15|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      3|       ~0|        3|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+
    |grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128   |backward_input_1_128_ap_fixed_16_6_4_0_0_s   |        0|    1|   201|    523|    0|
    |grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115  |backward_output_128_1_ap_fixed_16_6_4_0_0_s  |        0|  256|  8925|  37072|    0|
    |grp_forward_output_layer_128_1_s_fu_103                 |forward_output_layer_128_1_s                 |        0|  128|  6946|  27212|    0|
    |grp_mlp_Pipeline_FWD_O_fu_89                            |mlp_Pipeline_FWD_O                           |        0|    1|   138|    299|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                   |                                             |        0|  386| 16210|  65106|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |C_C0_z_U       |C_C0_z_RAM_AUTO_1R1W       |        0|  16|  33|    0|   128|   16|     1|         2048|
    |C_C1_x_copy_U  |C_C1_x_copy_RAM_AUTO_1R1W  |        0|  16|  33|    0|   128|   15|     1|         1920|
    |P_L0_W_0_U     |P_L0_W_0_RAM_AUTO_1R1W     |        0|  16|  33|    0|   128|   16|     1|         2048|
    |P_L0_b_U       |P_L0_b_RAM_AUTO_1R1W       |        0|  16|  33|    0|   128|   16|     1|         2048|
    |P_L1_W_0_U     |P_L1_W_0_RAM_AUTO_1R1W     |        0|  16|  33|    0|   128|   16|     1|         2048|
    |dL_dx_0_U      |dL_dx_0_RAM_AUTO_1R1W      |        0|  16|  33|    0|   128|   16|     1|         2048|
    |layer1_out_U   |layer1_out_RAM_AUTO_1R1W   |        0|  16|  33|    0|   128|   15|     1|         1920|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                           |        0| 112| 231|    0|   896|  110|     7|        14080|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_141_p2              |      icmp|   0|  0|   9|           2|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  11|           3|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |C_C0_z_address0       |  14|          3|    7|         21|
    |C_C0_z_ce0            |  14|          3|    1|          3|
    |C_C0_z_we0            |   9|          2|    1|          2|
    |C_C1_x_copy_address0  |  14|          3|    7|         21|
    |C_C1_x_copy_ce0       |  14|          3|    1|          3|
    |C_C1_x_copy_ce1       |   9|          2|    1|          2|
    |C_C1_x_copy_we0       |   9|          2|    1|          2|
    |C_C1_x_copy_we1       |   9|          2|    1|          2|
    |P_L0_W_0_address0     |  14|          3|    7|         21|
    |P_L0_W_0_ce0          |  14|          3|    1|          3|
    |P_L0_W_0_ce1          |   9|          2|    1|          2|
    |P_L0_W_0_we0          |   9|          2|    1|          2|
    |P_L0_W_0_we1          |   9|          2|    1|          2|
    |P_L0_b_address0       |  14|          3|    7|         21|
    |P_L0_b_ce0            |  14|          3|    1|          3|
    |P_L0_b_ce1            |   9|          2|    1|          2|
    |P_L0_b_we0            |   9|          2|    1|          2|
    |P_L1_W_0_address0     |  14|          3|    7|         21|
    |P_L1_W_0_ce0          |  14|          3|    1|          3|
    |P_L1_W_0_ce1          |   9|          2|    1|          2|
    |P_L1_W_0_we0          |   9|          2|    1|          2|
    |P_L1_W_0_we1          |   9|          2|    1|          2|
    |ap_NS_fsm             |  49|          9|    1|          9|
    |dL_dx_0_address0      |  14|          3|    7|         21|
    |dL_dx_0_ce0           |  14|          3|    1|          3|
    |dL_dx_0_we0           |   9|          2|    1|          2|
    |layer1_out_address0   |  14|          3|    7|         21|
    |layer1_out_ce0        |  14|          3|    1|          3|
    |layer1_out_we0        |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 371|         79|   71|        205|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |P_L1_b_102                                                           |  16|   0|   16|          0|
    |ap_CS_fsm                                                            |   8|   0|    8|          0|
    |grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start_reg   |   1|   0|    1|          0|
    |grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_output_layer_128_1_s_fu_103_ap_start_reg                 |   1|   0|    1|          0|
    |grp_mlp_Pipeline_FWD_O_fu_89_ap_start_reg                            |   1|   0|    1|          0|
    |icmp_ln22_reg_153                                                    |   1|   0|    1|          0|
    |mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy     |  16|   0|   16|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  45|   0|   45|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           mlp|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           mlp|  return value|
|input_r          |   in|   16|     ap_none|       input_r|       pointer|
|output_r         |  out|   16|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
|feedback         |   in|   16|     ap_none|      feedback|       pointer|
|zero_grad        |   in|    2|     ap_none|     zero_grad|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 
4 --> 8 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [mlp.cpp:5]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %feedback"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %feedback, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %zero_grad"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %zero_grad, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zero_grad_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zero_grad"   --->   Operation 18 'read' 'zero_grad_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.58ns)   --->   "%layer1_out = alloca i64 1" [mlp.cpp:19]   --->   Operation 19 'alloca' 'layer1_out' <Predicate = true> <Delay = 0.58>
ST_1 : Operation 20 [1/1] (0.58ns)   --->   "%dL_dx_0 = alloca i64 1" [mlp.cpp:20]   --->   Operation 20 'alloca' 'dL_dx_0' <Predicate = true> <Delay = 0.58>
ST_1 : Operation 21 [1/1] (0.43ns)   --->   "%icmp_ln22 = icmp_eq  i2 %zero_grad_read, i2 0" [mlp.cpp:22]   --->   Operation 21 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %if.else, void %if.then" [mlp.cpp:22]   --->   Operation 22 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_r_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %input_r" [./components.h:30->mlp.cpp:29]   --->   Operation 23 'read' 'input_r_read' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln30 = store i16 %input_r_read, i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy" [./components.h:30->mlp.cpp:29]   --->   Operation 24 'store' 'store_ln30' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln30 = call void @mlp_Pipeline_FWD_O, i16 %input_r_read, i15 %layer1_out, i16 %P_L0_b, i16 %P_L0_W_0, i16 %C_C0_z" [./components.h:30->mlp.cpp:29]   --->   Operation 25 'call' 'call_ln30' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln30 = call void @mlp_Pipeline_FWD_O, i16 %input_r_read, i15 %layer1_out, i16 %P_L0_b, i16 %P_L0_W_0, i16 %C_C0_z" [./components.h:30->mlp.cpp:29]   --->   Operation 26 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ret = call i16 @forward_output_layer<128, 1>, i15 %layer1_out, i16 %P_L1_b_102, i15 %C_C1_x_copy, i16 %P_L1_W_0" [mlp.cpp:30]   --->   Operation 27 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.76>
ST_4 : Operation 28 [1/2] (0.76ns)   --->   "%call_ret = call i16 @forward_output_layer<128, 1>, i15 %layer1_out, i16 %P_L1_b_102, i15 %C_C1_x_copy, i16 %P_L1_W_0" [mlp.cpp:30]   --->   Operation 28 'call' 'call_ret' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_r, i16 %call_ret" [mlp.cpp:30]   --->   Operation 29 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 3.56>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%feedback_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %feedback"   --->   Operation 31 'read' 'feedback_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (3.56ns)   --->   "%call_ln24 = call void @backward_output<128, 1, ap_fixed<16, 6, 4, 0, 0> >, i16 %dL_dx_0, i16 %feedback_read, i16 %P_L1_b_102, i16 %P_L1_W_0, i15 %C_C1_x_copy" [mlp.cpp:24]   --->   Operation 32 'call' 'call_ln24' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln24 = call void @backward_output<128, 1, ap_fixed<16, 6, 4, 0, 0> >, i16 %dL_dx_0, i16 %feedback_read, i16 %P_L1_b_102, i16 %P_L1_W_0, i15 %C_C1_x_copy" [mlp.cpp:24]   --->   Operation 33 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln25 = call void @backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >, i16 %dL_dx_0, i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy, i16 %C_C0_z, i16 %P_L0_b, i16 %P_L0_W_0" [mlp.cpp:25]   --->   Operation 34 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln25 = call void @backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >, i16 %dL_dx_0, i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy, i16 %C_C0_z, i16 %P_L0_b, i16 %P_L0_W_0" [mlp.cpp:25]   --->   Operation 35 'call' 'call_ln25' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln26 = br void %if.end" [mlp.cpp:26]   --->   Operation 36 'br' 'br_ln26' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [mlp.cpp:32]   --->   Operation 37 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ feedback]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zero_grad]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_L1_b_102]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ P_L1_W_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ C_C1_x_copy]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ C_C0_z]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ P_L0_b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ P_L0_W_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln5 (spectopmodule) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
zero_grad_read    (read         ) [ 000000000]
layer1_out        (alloca       ) [ 001110000]
dL_dx_0           (alloca       ) [ 001111111]
icmp_ln22         (icmp         ) [ 011111111]
br_ln22           (br           ) [ 000000000]
input_r_read      (read         ) [ 001000000]
store_ln30        (store        ) [ 000000000]
call_ln30         (call         ) [ 000000000]
call_ret          (call         ) [ 000000000]
write_ln30        (write        ) [ 000000000]
br_ln0            (br           ) [ 000000000]
feedback_read     (read         ) [ 000000100]
call_ln24         (call         ) [ 000000000]
call_ln25         (call         ) [ 000000000]
br_ln26           (br           ) [ 000000000]
ret_ln32          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="feedback">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedback"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zero_grad">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero_grad"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="P_L1_b_102">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_L1_b_102"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="P_L1_W_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_L1_W_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_C1_x_copy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_C1_x_copy"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_C0_z">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_C0_z"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="P_L0_b">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_L0_b"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="P_L0_W_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_L0_W_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_Pipeline_FWD_O"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_output_layer<128, 1>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backward_output<128, 1, ap_fixed<16, 6, 4, 0, 0> >"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="layer1_out_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_out/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="dL_dx_0_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dL_dx_0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zero_grad_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2" slack="0"/>
<pin id="66" dir="0" index="1" bw="2" slack="0"/>
<pin id="67" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zero_grad_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_r_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln30_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="feedback_read_read_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feedback_read/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_mlp_Pipeline_FWD_O_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="0" index="2" bw="15" slack="0"/>
<pin id="93" dir="0" index="3" bw="16" slack="0"/>
<pin id="94" dir="0" index="4" bw="16" slack="0"/>
<pin id="95" dir="0" index="5" bw="16" slack="0"/>
<pin id="96" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_forward_output_layer_128_1_s_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="16" slack="0"/>
<pin id="107" dir="0" index="3" bw="15" slack="0"/>
<pin id="108" dir="0" index="4" bw="16" slack="0"/>
<pin id="109" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="16" slack="0"/>
<pin id="119" dir="0" index="3" bw="16" slack="0"/>
<pin id="120" dir="0" index="4" bw="16" slack="0"/>
<pin id="121" dir="0" index="5" bw="15" slack="0"/>
<pin id="122" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="0" index="3" bw="16" slack="0"/>
<pin id="133" dir="0" index="4" bw="16" slack="0"/>
<pin id="134" dir="0" index="5" bw="16" slack="0"/>
<pin id="135" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln22_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln30_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="icmp_ln22_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="4"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="157" class="1005" name="input_r_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="feedback_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="feedback_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="70" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="56" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="89" pin=5"/></net>

<net id="110"><net_src comp="103" pin="5"/><net_sink comp="76" pin=2"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="103" pin=4"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="83" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="115" pin=5"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="145"><net_src comp="64" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="70" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="141" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="70" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="165"><net_src comp="83" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 }
	Port: P_L1_b_102 | {5 6 }
	Port: P_L1_W_0 | {5 6 }
	Port: C_C1_x_copy | {3 4 }
	Port: mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy | {1 }
	Port: C_C0_z | {1 2 }
	Port: P_L0_b | {7 8 }
	Port: P_L0_W_0 | {7 8 }
 - Input state : 
	Port: mlp : input_r | {1 }
	Port: mlp : feedback | {5 }
	Port: mlp : zero_grad | {1 }
	Port: mlp : P_L1_b_102 | {3 4 5 6 }
	Port: mlp : P_L1_W_0 | {3 4 5 6 }
	Port: mlp : C_C1_x_copy | {5 6 }
	Port: mlp : mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy | {7 8 }
	Port: mlp : C_C0_z | {7 8 }
	Port: mlp : P_L0_b | {1 2 7 8 }
	Port: mlp : P_L0_W_0 | {1 2 7 8 }
  - Chain level:
	State 1
		br_ln22 : 1
	State 2
	State 3
	State 4
		write_ln30 : 1
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |              grp_mlp_Pipeline_FWD_O_fu_89              |    1    |  0.774  |   196   |   277   |
|   call   |         grp_forward_output_layer_128_1_s_fu_103        |   128   |   4.39  |   7711  |  26103  |
|          | grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115 |   256   | 60.8232 |  16732  |  34663  |
|          |  grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128 |    1    | 2.38771 |   202   |   422   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln22_fu_141                    |    0    |    0    |    0    |    9    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                zero_grad_read_read_fu_64               |    0    |    0    |    0    |    0    |
|   read   |                 input_r_read_read_fu_70                |    0    |    0    |    0    |    0    |
|          |                feedback_read_read_fu_83                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   write  |                 write_ln30_write_fu_76                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |   386   | 68.3749 |  24841  |  61474  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|   C_C0_z  |    0   |   16   |   33   |    0   |
|C_C1_x_copy|    0   |   16   |   33   |    0   |
|  P_L0_W_0 |    0   |   16   |   33   |    0   |
|   P_L0_b  |    0   |   16   |   33   |    0   |
|  P_L1_W_0 |    0   |   16   |   33   |    0   |
|  dL_dx_0  |    0   |   16   |   33   |    0   |
| layer1_out|    0   |   16   |   33   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   112  |   231  |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|feedback_read_reg_162|   16   |
|  icmp_ln22_reg_153  |    1   |
| input_r_read_reg_157|   16   |
+---------------------+--------+
|        Total        |   33   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|              grp_mlp_Pipeline_FWD_O_fu_89              |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115 |  p2  |   2  |  16  |   32   ||    0    ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Total                         |      |      |      |   64   ||  0.774  ||    0    ||    18   |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   386  |   68   |  24841 |  61474 |    -   |
|   Memory  |    0   |    -   |    -   |   112  |   231  |    0   |
|Multiplexer|    -   |    -   |    0   |    0   |   18   |    -   |
|  Register |    -   |    -   |    -   |   33   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   386  |   69   |  24986 |  61723 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
