Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan  5 11:48:25 2019
| Host         : DESKTOP-P7HKMJK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 9734 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.311        0.000                      0                23294        0.038        0.000                      0                23294        3.000        0.000                       0                  9740  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.882}      11.765          85.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.882}      11.765          85.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.311        0.000                      0                23231        0.135        0.000                      0                23231        4.632        0.000                       0                  9736  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.314        0.000                      0                23231        0.135        0.000                      0                23231        4.632        0.000                       0                  9736  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.311        0.000                      0                23231        0.038        0.000                      0                23231  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.311        0.000                      0                23231        0.038        0.000                      0                23231  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          5.541        0.000                      0                   63        1.797        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.541        0.000                      0                   63        1.699        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.541        0.000                      0                   63        1.699        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        5.544        0.000                      0                   63        1.797        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/FSM_sequential_sta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 3.143ns (27.925%)  route 8.112ns (72.075%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 f  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 f  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 f  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 f  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 f  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.495     8.058    cpu0/if0/inst_tmp[4]
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.124     8.182 r  cpu0/if0/FSM_sequential_sta[1]_i_3/O
                         net (fo=2, routed)           0.498     8.679    cpu0/if0/FSM_sequential_sta[1]_i_3_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.803 r  cpu0/if0/FSM_sequential_sta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.803    cpu0/if0/FSM_sequential_sta[0]_i_1__0_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[0]/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.097     9.083    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031     9.114    cpu0/if0/FSM_sequential_sta_reg[0]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/FSM_sequential_sta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.210ns  (logic 3.143ns (28.039%)  route 8.067ns (71.961%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 f  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 f  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 f  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 f  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 f  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.495     8.058    cpu0/if0/inst_tmp[4]
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.124     8.182 r  cpu0/if0/FSM_sequential_sta[1]_i_3/O
                         net (fo=2, routed)           0.452     8.634    cpu0/if0/FSM_sequential_sta[1]_i_3_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.758 r  cpu0/if0/FSM_sequential_sta[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.758    cpu0/if0/FSM_sequential_sta[1]_i_1__0_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[1]/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.097     9.083    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.032     9.115    cpu0/if0/FSM_sequential_sta_reg[1]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 3.143ns (28.506%)  route 7.883ns (71.494%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 9.689 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 r  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 r  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 r  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 r  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 r  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.323     7.886    cpu0/if0/inst_tmp[4]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  cpu0/if0/inst[4]_i_2/O
                         net (fo=1, routed)           0.440     8.450    cpu0/if0/inst[4]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.574 r  cpu0/if0/inst[4]_i_1/O
                         net (fo=1, routed)           0.000     8.574    cpu0/if0/inst0_in[4]
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.438     9.689    cpu0/if0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[4]/C
                         clock pessimism             -0.505     9.183    
                         clock uncertainty           -0.097     9.086    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031     9.117    cpu0/if0/inst_reg[4]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.974ns  (logic 3.421ns (31.173%)  route 7.553ns (68.827%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         2.079     5.442    cpu0/if0/line[0]
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.566 r  cpu0/if0/inst[26]_i_74/O
                         net (fo=1, routed)           0.000     5.566    cpu0/if0/inst[26]_i_74_n_0
    SLICE_X55Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     5.783 r  cpu0/if0/inst_reg[26]_i_34/O
                         net (fo=1, routed)           0.000     5.783    cpu0/if0/inst_reg[26]_i_34_n_0
    SLICE_X55Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     5.877 r  cpu0/if0/inst_reg[26]_i_14/O
                         net (fo=1, routed)           0.990     6.867    cpu0/if0/inst_reg[26]_i_14_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.316     7.183 r  cpu0/if0/inst[26]_i_7/O
                         net (fo=1, routed)           0.000     7.183    cpu0/if0/inst[26]_i_7_n_0
    SLICE_X52Y74         MUXF7 (Prop_muxf7_I0_O)      0.241     7.424 r  cpu0/if0/inst_reg[26]_i_5/O
                         net (fo=1, routed)           0.000     7.424    cpu0/if0/inst_reg[26]_i_5_n_0
    SLICE_X52Y74         MUXF8 (Prop_muxf8_I0_O)      0.098     7.522 r  cpu0/if0/inst_reg[26]_i_3/O
                         net (fo=1, routed)           0.682     8.204    cpu0/if0/inst_tmp[26]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.319     8.523 r  cpu0/if0/inst[26]_i_1/O
                         net (fo=1, routed)           0.000     8.523    cpu0/if0/inst0_in[26]
    SLICE_X51Y68         FDRE                                         r  cpu0/if0/inst_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.432     9.683    cpu0/if0/clk_out1
    SLICE_X51Y68         FDRE                                         r  cpu0/if0/inst_reg[26]/C
                         clock pessimism             -0.505     9.177    
                         clock uncertainty           -0.097     9.080    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031     9.111    cpu0/if0/inst_reg[26]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 3.423ns (30.991%)  route 7.622ns (69.009%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 9.704 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.631     3.050    cpu0/if_id0/npc_addr[0]
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.174 r  cpu0/if_id0/pc[4]_i_1/O
                         net (fo=526, routed)         1.973     5.147    cpu0/if0/id_inst_reg[6]_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu0/if0/inst[14]_i_96/O
                         net (fo=1, routed)           0.000     5.271    cpu0/if0/inst[14]_i_96_n_0
    SLICE_X43Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     5.516 r  cpu0/if0/inst_reg[14]_i_45/O
                         net (fo=1, routed)           0.000     5.516    cpu0/if0/inst_reg[14]_i_45_n_0
    SLICE_X43Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     5.620 r  cpu0/if0/inst_reg[14]_i_20/O
                         net (fo=1, routed)           1.344     6.964    cpu0/if0/inst_reg[14]_i_20_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I1_O)        0.316     7.280 r  cpu0/if0/inst[14]_i_9/O
                         net (fo=1, routed)           0.000     7.280    cpu0/if0/p_3_in[14]
    SLICE_X49Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     7.492 r  cpu0/if0/inst_reg[14]_i_6/O
                         net (fo=1, routed)           0.000     7.492    cpu0/if0/inst_reg[14]_i_6_n_0
    SLICE_X49Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     7.586 r  cpu0/if0/inst_reg[14]_i_3/O
                         net (fo=1, routed)           0.692     8.278    cpu0/if0/inst_tmp[14]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.316     8.594 r  cpu0/if0/inst[14]_i_1/O
                         net (fo=1, routed)           0.000     8.594    cpu0/if0/inst0_in[14]
    SLICE_X49Y47         FDRE                                         r  cpu0/if0/inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.452     9.704    cpu0/if0/clk_out1
    SLICE_X49Y47         FDRE                                         r  cpu0/if0/inst_reg[14]/C
                         clock pessimism             -0.425     9.278    
                         clock uncertainty           -0.097     9.181    
    SLICE_X49Y47         FDRE (Setup_fdre_C_D)        0.029     9.210    cpu0/if0/inst_reg[14]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/ram_inst_re_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 3.135ns (28.792%)  route 7.754ns (71.208%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.467     2.887    cpu0/if_id0/npc_addr[0]
    SLICE_X43Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.011 r  cpu0/if_id0/inst[30]_i_124/O
                         net (fo=529, routed)         1.398     4.409    cpu0/if0/id_inst_reg[6]_4
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     4.533 r  cpu0/if0/FSM_sequential_sta[1]_i_245/O
                         net (fo=1, routed)           0.000     4.533    cpu0/if0/FSM_sequential_sta[1]_i_245_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  cpu0/if0/FSM_sequential_sta_reg[1]_i_123/O
                         net (fo=1, routed)           0.000     4.750    cpu0/if0/FSM_sequential_sta_reg[1]_i_123_n_0
    SLICE_X31Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     4.844 r  cpu0/if0/FSM_sequential_sta_reg[1]_i_58/O
                         net (fo=1, routed)           1.230     6.074    cpu0/if0/FSM_sequential_sta_reg[1]_i_58_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.316     6.390 r  cpu0/if0/FSM_sequential_sta[1]_i_22/O
                         net (fo=1, routed)           0.708     7.098    cpu0/if0/FSM_sequential_sta[1]_i_22_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.222 r  cpu0/if0/FSM_sequential_sta[1]_i_9/O
                         net (fo=1, routed)           0.544     7.766    cpu0/if0/FSM_sequential_sta[1]_i_9_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  cpu0/if0/FSM_sequential_sta[1]_i_4/O
                         net (fo=3, routed)           0.423     8.313    cpu0/if0/FSM_sequential_sta[1]_i_4_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  cpu0/if0/ram_inst_re_i_1/O
                         net (fo=1, routed)           0.000     8.437    cpu0/if0/ram_inst_re_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/ram_inst_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/ram_inst_re_reg/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.097     9.083    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031     9.114    cpu0/if0/ram_inst_re_reg
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 3.421ns (31.417%)  route 7.468ns (68.583%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 9.691 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         2.065     5.428    cpu0/if0/line[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.552 r  cpu0/if0/inst[27]_i_66/O
                         net (fo=1, routed)           0.000     5.552    cpu0/if0/inst[27]_i_66_n_0
    SLICE_X63Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     5.769 r  cpu0/if0/inst_reg[27]_i_30/O
                         net (fo=1, routed)           0.000     5.769    cpu0/if0/inst_reg[27]_i_30_n_0
    SLICE_X63Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     5.863 r  cpu0/if0/inst_reg[27]_i_12/O
                         net (fo=1, routed)           0.987     6.850    cpu0/if0/inst_reg[27]_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.316     7.166 r  cpu0/if0/inst[27]_i_7/O
                         net (fo=1, routed)           0.000     7.166    cpu0/if0/inst[27]_i_7_n_0
    SLICE_X55Y64         MUXF7 (Prop_muxf7_I0_O)      0.238     7.404 r  cpu0/if0/inst_reg[27]_i_5/O
                         net (fo=1, routed)           0.000     7.404    cpu0/if0/inst_reg[27]_i_5_n_0
    SLICE_X55Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     7.508 r  cpu0/if0/inst_reg[27]_i_3/O
                         net (fo=1, routed)           0.613     8.122    cpu0/if0/inst_tmp[27]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.316     8.438 r  cpu0/if0/inst[27]_i_1/O
                         net (fo=1, routed)           0.000     8.438    cpu0/if0/inst0_in[27]
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.440     9.691    cpu0/if0/clk_out1
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[27]/C
                         clock pessimism             -0.505     9.185    
                         clock uncertainty           -0.097     9.088    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031     9.119    cpu0/if0/inst_reg[27]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.856ns  (logic 3.544ns (32.647%)  route 7.312ns (67.353%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 9.678 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.524 r  cpu0/id0/npc2_carry__0/O[1]
                         net (fo=1, routed)           0.566     2.090    cpu0/id0/npc2[5]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.303     2.393 r  cpu0/id0/pc[5]_i_2/O
                         net (fo=4, routed)           0.477     2.871    cpu0/if_id0/npc_addr[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.995 r  cpu0/if_id0/inst[30]_i_123/O
                         net (fo=529, routed)         2.269     5.264    cpu0/if0/id_inst_reg[6]_3
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  cpu0/if0/inst[9]_i_112/O
                         net (fo=1, routed)           0.000     5.388    cpu0/if0/inst[9]_i_112_n_0
    SLICE_X29Y82         MUXF7 (Prop_muxf7_I1_O)      0.245     5.633 r  cpu0/if0/inst_reg[9]_i_53/O
                         net (fo=1, routed)           0.000     5.633    cpu0/if0/inst_reg[9]_i_53_n_0
    SLICE_X29Y82         MUXF8 (Prop_muxf8_I0_O)      0.104     5.737 r  cpu0/if0/inst_reg[9]_i_24/O
                         net (fo=1, routed)           1.108     6.845    cpu0/if0/inst_reg[9]_i_24_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.316     7.161 r  cpu0/if0/inst[9]_i_10/O
                         net (fo=1, routed)           0.000     7.161    cpu0/if0/icache__1[105]
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I1_O)      0.217     7.378 r  cpu0/if0/inst_reg[9]_i_6/O
                         net (fo=1, routed)           0.000     7.378    cpu0/if0/inst_reg[9]_i_6_n_0
    SLICE_X31Y73         MUXF8 (Prop_muxf8_I1_O)      0.094     7.472 r  cpu0/if0/inst_reg[9]_i_3/O
                         net (fo=1, routed)           0.616     8.088    cpu0/if0/inst_tmp[9]
    SLICE_X31Y67         LUT6 (Prop_lut6_I4_O)        0.316     8.404 r  cpu0/if0/inst[9]_i_1/O
                         net (fo=1, routed)           0.000     8.404    cpu0/if0/inst0_in[9]
    SLICE_X31Y67         FDRE                                         r  cpu0/if0/inst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.427     9.678    cpu0/if0/clk_out1
    SLICE_X31Y67         FDRE                                         r  cpu0/if0/inst_reg[9]/C
                         clock pessimism             -0.505     9.172    
                         clock uncertainty           -0.097     9.075    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031     9.106    cpu0/if0/inst_reg[9]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.813ns  (logic 3.148ns (29.114%)  route 7.665ns (70.886%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 9.689 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.012     4.375    cpu0/if0/line[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.499 r  cpu0/if0/inst[6]_i_68/O
                         net (fo=1, routed)           0.000     4.499    cpu0/if0/inst[6]_i_68_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     4.716 r  cpu0/if0/inst_reg[6]_i_26/O
                         net (fo=1, routed)           0.795     5.512    cpu0/if0/inst_reg[6]_i_26_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.299     5.811 r  cpu0/if0/inst[6]_i_11/O
                         net (fo=1, routed)           0.564     6.375    cpu0/if0/inst[6]_i_11_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  cpu0/if0/inst[6]_i_7/O
                         net (fo=1, routed)           0.574     7.073    cpu0/if0/inst[6]_i_7_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.197 r  cpu0/if0/inst[6]_i_5/O
                         net (fo=2, routed)           0.427     7.624    cpu0/if0/inst_tmp[6]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  cpu0/if0/inst[6]_i_2/O
                         net (fo=1, routed)           0.489     8.237    cpu0/if0/inst[6]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  cpu0/if0/inst[6]_i_1/O
                         net (fo=1, routed)           0.000     8.361    cpu0/if0/inst0_in[6]
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.438     9.689    cpu0/if0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[6]/C
                         clock pessimism             -0.505     9.183    
                         clock uncertainty           -0.097     9.086    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031     9.117    cpu0/if0/inst_reg[6]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 3.494ns (32.373%)  route 7.299ns (67.627%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 9.691 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.524 r  cpu0/id0/npc2_carry__0/O[1]
                         net (fo=1, routed)           0.566     2.090    cpu0/id0/npc2[5]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.303     2.393 r  cpu0/id0/pc[5]_i_2/O
                         net (fo=4, routed)           0.477     2.871    cpu0/if_id0/npc_addr[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.995 r  cpu0/if_id0/inst[30]_i_123/O
                         net (fo=529, routed)         2.001     4.996    cpu0/if0/id_inst_reg[6]_3
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.120 r  cpu0/if0/inst[24]_i_114/O
                         net (fo=1, routed)           0.000     5.120    cpu0/if0/inst[24]_i_114_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I1_O)      0.214     5.334 r  cpu0/if0/inst_reg[24]_i_54/O
                         net (fo=1, routed)           0.000     5.334    cpu0/if0/inst_reg[24]_i_54_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I1_O)      0.088     5.422 r  cpu0/if0/inst_reg[24]_i_24/O
                         net (fo=1, routed)           1.395     6.817    cpu0/if0/inst_reg[24]_i_24_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.319     7.136 r  cpu0/if0/inst[24]_i_10/O
                         net (fo=1, routed)           0.000     7.136    cpu0/if0/icache__1[120]
    SLICE_X56Y57         MUXF7 (Prop_muxf7_I1_O)      0.214     7.350 r  cpu0/if0/inst_reg[24]_i_6/O
                         net (fo=1, routed)           0.000     7.350    cpu0/if0/inst_reg[24]_i_6_n_0
    SLICE_X56Y57         MUXF8 (Prop_muxf8_I1_O)      0.088     7.438 r  cpu0/if0/inst_reg[24]_i_3/O
                         net (fo=1, routed)           0.584     8.022    cpu0/if0/inst_tmp[24]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.319     8.341 r  cpu0/if0/inst[24]_i_1/O
                         net (fo=1, routed)           0.000     8.341    cpu0/if0/inst0_in[24]
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.440     9.691    cpu0/if0/clk_out1
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[24]/C
                         clock pessimism             -0.505     9.185    
                         clock uncertainty           -0.097     9.088    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031     9.119    cpu0/if0/inst_reg[24]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  0.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.633%)  route 0.175ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/clk_out1
    SLICE_X37Y26         FDRE                                         r  hci0/q_io_in_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/q_io_in_wr_data_reg[1]/Q
                         net (fo=16, routed)          0.175    -0.262    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/DIB
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.820    -0.349    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.543    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.397    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.547    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.547    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.547    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.547    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cpu0/wb0/wdata_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.565    -0.564    cpu0/wb0/clk_out1
    SLICE_X55Y40         FDRE                                         r  cpu0/wb0/wdata_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu0/wb0/wdata_out_reg[31]/Q
                         net (fo=4, routed)           0.134    -0.289    cpu0/regfile0/registers_reg_r2_0_31_30_31/DIA1
    SLICE_X54Y40         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.836    -0.333    cpu0/regfile0/registers_reg_r2_0_31_30_31/WCLK
    SLICE_X54Y40         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.551    
    SLICE_X54Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.431    cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/clk_out1
    SLICE_X37Y26         FDRE                                         r  hci0/q_io_in_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/q_io_in_wr_data_reg[0]/Q
                         net (fo=16, routed)          0.184    -0.254    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/DIA
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.820    -0.349    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.543    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.396    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.555    -0.574    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/Q
                         net (fo=3, routed)           0.185    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIB0
    SLICE_X34Y19         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.195    -0.542    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.396    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cpu0/wb0/wdata_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.708%)  route 0.143ns (50.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.562    -0.567    cpu0/wb0/clk_out1
    SLICE_X53Y34         FDRE                                         r  cpu0/wb0/wdata_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu0/wb0/wdata_out_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.284    cpu0/regfile0/registers_reg_r2_0_31_0_5/DIA1
    SLICE_X52Y35         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.832    -0.337    cpu0/regfile0/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.216    -0.552    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.432    cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.417%)  route 0.355ns (71.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/io_in_fifo/clk_out1
    SLICE_X41Y23         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.355    -0.082    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/ADDRD0
    SLICE_X46Y22         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X46Y22         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.542    
    SLICE_X46Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.232    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.882 }
Period(ns):         11.765
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X1Y10    ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X0Y7     ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X2Y4     ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X2Y5     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X1Y12    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X1Y3     ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X1Y5     ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X0Y1     ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X0Y5     ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X2Y2     ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       11.765      148.235    PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X56Y24    hci0/io_in_fifo/q_data_array_reg_960_1023_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X56Y24    hci0/io_in_fifo/q_data_array_reg_960_1023_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X56Y24    hci0/io_in_fifo/q_data_array_reg_960_1023_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X56Y24    hci0/io_in_fifo/q_data_array_reg_960_1023_7_7/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X42Y27    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X42Y27    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X42Y27    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X42Y27    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y24    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y24    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y24    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y24    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y27    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y27    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/FSM_sequential_sta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 3.143ns (27.925%)  route 8.112ns (72.075%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 f  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 f  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 f  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 f  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 f  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.495     8.058    cpu0/if0/inst_tmp[4]
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.124     8.182 r  cpu0/if0/FSM_sequential_sta[1]_i_3/O
                         net (fo=2, routed)           0.498     8.679    cpu0/if0/FSM_sequential_sta[1]_i_3_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.803 r  cpu0/if0/FSM_sequential_sta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.803    cpu0/if0/FSM_sequential_sta[0]_i_1__0_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[0]/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.094     9.086    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031     9.117    cpu0/if0/FSM_sequential_sta_reg[0]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/FSM_sequential_sta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.210ns  (logic 3.143ns (28.039%)  route 8.067ns (71.961%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 f  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 f  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 f  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 f  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 f  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.495     8.058    cpu0/if0/inst_tmp[4]
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.124     8.182 r  cpu0/if0/FSM_sequential_sta[1]_i_3/O
                         net (fo=2, routed)           0.452     8.634    cpu0/if0/FSM_sequential_sta[1]_i_3_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.758 r  cpu0/if0/FSM_sequential_sta[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.758    cpu0/if0/FSM_sequential_sta[1]_i_1__0_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[1]/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.094     9.086    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.032     9.118    cpu0/if0/FSM_sequential_sta_reg[1]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 3.143ns (28.506%)  route 7.883ns (71.494%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 9.689 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 r  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 r  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 r  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 r  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 r  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.323     7.886    cpu0/if0/inst_tmp[4]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  cpu0/if0/inst[4]_i_2/O
                         net (fo=1, routed)           0.440     8.450    cpu0/if0/inst[4]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.574 r  cpu0/if0/inst[4]_i_1/O
                         net (fo=1, routed)           0.000     8.574    cpu0/if0/inst0_in[4]
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.438     9.689    cpu0/if0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[4]/C
                         clock pessimism             -0.505     9.183    
                         clock uncertainty           -0.094     9.089    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031     9.120    cpu0/if0/inst_reg[4]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.974ns  (logic 3.421ns (31.173%)  route 7.553ns (68.827%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         2.079     5.442    cpu0/if0/line[0]
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.566 r  cpu0/if0/inst[26]_i_74/O
                         net (fo=1, routed)           0.000     5.566    cpu0/if0/inst[26]_i_74_n_0
    SLICE_X55Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     5.783 r  cpu0/if0/inst_reg[26]_i_34/O
                         net (fo=1, routed)           0.000     5.783    cpu0/if0/inst_reg[26]_i_34_n_0
    SLICE_X55Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     5.877 r  cpu0/if0/inst_reg[26]_i_14/O
                         net (fo=1, routed)           0.990     6.867    cpu0/if0/inst_reg[26]_i_14_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.316     7.183 r  cpu0/if0/inst[26]_i_7/O
                         net (fo=1, routed)           0.000     7.183    cpu0/if0/inst[26]_i_7_n_0
    SLICE_X52Y74         MUXF7 (Prop_muxf7_I0_O)      0.241     7.424 r  cpu0/if0/inst_reg[26]_i_5/O
                         net (fo=1, routed)           0.000     7.424    cpu0/if0/inst_reg[26]_i_5_n_0
    SLICE_X52Y74         MUXF8 (Prop_muxf8_I0_O)      0.098     7.522 r  cpu0/if0/inst_reg[26]_i_3/O
                         net (fo=1, routed)           0.682     8.204    cpu0/if0/inst_tmp[26]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.319     8.523 r  cpu0/if0/inst[26]_i_1/O
                         net (fo=1, routed)           0.000     8.523    cpu0/if0/inst0_in[26]
    SLICE_X51Y68         FDRE                                         r  cpu0/if0/inst_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.432     9.683    cpu0/if0/clk_out1
    SLICE_X51Y68         FDRE                                         r  cpu0/if0/inst_reg[26]/C
                         clock pessimism             -0.505     9.177    
                         clock uncertainty           -0.094     9.083    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031     9.114    cpu0/if0/inst_reg[26]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 3.423ns (30.991%)  route 7.622ns (69.009%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 9.704 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.631     3.050    cpu0/if_id0/npc_addr[0]
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.174 r  cpu0/if_id0/pc[4]_i_1/O
                         net (fo=526, routed)         1.973     5.147    cpu0/if0/id_inst_reg[6]_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu0/if0/inst[14]_i_96/O
                         net (fo=1, routed)           0.000     5.271    cpu0/if0/inst[14]_i_96_n_0
    SLICE_X43Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     5.516 r  cpu0/if0/inst_reg[14]_i_45/O
                         net (fo=1, routed)           0.000     5.516    cpu0/if0/inst_reg[14]_i_45_n_0
    SLICE_X43Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     5.620 r  cpu0/if0/inst_reg[14]_i_20/O
                         net (fo=1, routed)           1.344     6.964    cpu0/if0/inst_reg[14]_i_20_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I1_O)        0.316     7.280 r  cpu0/if0/inst[14]_i_9/O
                         net (fo=1, routed)           0.000     7.280    cpu0/if0/p_3_in[14]
    SLICE_X49Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     7.492 r  cpu0/if0/inst_reg[14]_i_6/O
                         net (fo=1, routed)           0.000     7.492    cpu0/if0/inst_reg[14]_i_6_n_0
    SLICE_X49Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     7.586 r  cpu0/if0/inst_reg[14]_i_3/O
                         net (fo=1, routed)           0.692     8.278    cpu0/if0/inst_tmp[14]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.316     8.594 r  cpu0/if0/inst[14]_i_1/O
                         net (fo=1, routed)           0.000     8.594    cpu0/if0/inst0_in[14]
    SLICE_X49Y47         FDRE                                         r  cpu0/if0/inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.452     9.704    cpu0/if0/clk_out1
    SLICE_X49Y47         FDRE                                         r  cpu0/if0/inst_reg[14]/C
                         clock pessimism             -0.425     9.278    
                         clock uncertainty           -0.094     9.184    
    SLICE_X49Y47         FDRE (Setup_fdre_C_D)        0.029     9.213    cpu0/if0/inst_reg[14]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/ram_inst_re_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 3.135ns (28.792%)  route 7.754ns (71.208%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.467     2.887    cpu0/if_id0/npc_addr[0]
    SLICE_X43Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.011 r  cpu0/if_id0/inst[30]_i_124/O
                         net (fo=529, routed)         1.398     4.409    cpu0/if0/id_inst_reg[6]_4
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     4.533 r  cpu0/if0/FSM_sequential_sta[1]_i_245/O
                         net (fo=1, routed)           0.000     4.533    cpu0/if0/FSM_sequential_sta[1]_i_245_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  cpu0/if0/FSM_sequential_sta_reg[1]_i_123/O
                         net (fo=1, routed)           0.000     4.750    cpu0/if0/FSM_sequential_sta_reg[1]_i_123_n_0
    SLICE_X31Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     4.844 r  cpu0/if0/FSM_sequential_sta_reg[1]_i_58/O
                         net (fo=1, routed)           1.230     6.074    cpu0/if0/FSM_sequential_sta_reg[1]_i_58_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.316     6.390 r  cpu0/if0/FSM_sequential_sta[1]_i_22/O
                         net (fo=1, routed)           0.708     7.098    cpu0/if0/FSM_sequential_sta[1]_i_22_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.222 r  cpu0/if0/FSM_sequential_sta[1]_i_9/O
                         net (fo=1, routed)           0.544     7.766    cpu0/if0/FSM_sequential_sta[1]_i_9_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  cpu0/if0/FSM_sequential_sta[1]_i_4/O
                         net (fo=3, routed)           0.423     8.313    cpu0/if0/FSM_sequential_sta[1]_i_4_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  cpu0/if0/ram_inst_re_i_1/O
                         net (fo=1, routed)           0.000     8.437    cpu0/if0/ram_inst_re_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/ram_inst_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/ram_inst_re_reg/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.094     9.086    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031     9.117    cpu0/if0/ram_inst_re_reg
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 3.421ns (31.417%)  route 7.468ns (68.583%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 9.691 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         2.065     5.428    cpu0/if0/line[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.552 r  cpu0/if0/inst[27]_i_66/O
                         net (fo=1, routed)           0.000     5.552    cpu0/if0/inst[27]_i_66_n_0
    SLICE_X63Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     5.769 r  cpu0/if0/inst_reg[27]_i_30/O
                         net (fo=1, routed)           0.000     5.769    cpu0/if0/inst_reg[27]_i_30_n_0
    SLICE_X63Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     5.863 r  cpu0/if0/inst_reg[27]_i_12/O
                         net (fo=1, routed)           0.987     6.850    cpu0/if0/inst_reg[27]_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.316     7.166 r  cpu0/if0/inst[27]_i_7/O
                         net (fo=1, routed)           0.000     7.166    cpu0/if0/inst[27]_i_7_n_0
    SLICE_X55Y64         MUXF7 (Prop_muxf7_I0_O)      0.238     7.404 r  cpu0/if0/inst_reg[27]_i_5/O
                         net (fo=1, routed)           0.000     7.404    cpu0/if0/inst_reg[27]_i_5_n_0
    SLICE_X55Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     7.508 r  cpu0/if0/inst_reg[27]_i_3/O
                         net (fo=1, routed)           0.613     8.122    cpu0/if0/inst_tmp[27]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.316     8.438 r  cpu0/if0/inst[27]_i_1/O
                         net (fo=1, routed)           0.000     8.438    cpu0/if0/inst0_in[27]
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.440     9.691    cpu0/if0/clk_out1
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[27]/C
                         clock pessimism             -0.505     9.185    
                         clock uncertainty           -0.094     9.091    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031     9.122    cpu0/if0/inst_reg[27]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.856ns  (logic 3.544ns (32.647%)  route 7.312ns (67.353%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 9.678 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.524 r  cpu0/id0/npc2_carry__0/O[1]
                         net (fo=1, routed)           0.566     2.090    cpu0/id0/npc2[5]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.303     2.393 r  cpu0/id0/pc[5]_i_2/O
                         net (fo=4, routed)           0.477     2.871    cpu0/if_id0/npc_addr[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.995 r  cpu0/if_id0/inst[30]_i_123/O
                         net (fo=529, routed)         2.269     5.264    cpu0/if0/id_inst_reg[6]_3
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  cpu0/if0/inst[9]_i_112/O
                         net (fo=1, routed)           0.000     5.388    cpu0/if0/inst[9]_i_112_n_0
    SLICE_X29Y82         MUXF7 (Prop_muxf7_I1_O)      0.245     5.633 r  cpu0/if0/inst_reg[9]_i_53/O
                         net (fo=1, routed)           0.000     5.633    cpu0/if0/inst_reg[9]_i_53_n_0
    SLICE_X29Y82         MUXF8 (Prop_muxf8_I0_O)      0.104     5.737 r  cpu0/if0/inst_reg[9]_i_24/O
                         net (fo=1, routed)           1.108     6.845    cpu0/if0/inst_reg[9]_i_24_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.316     7.161 r  cpu0/if0/inst[9]_i_10/O
                         net (fo=1, routed)           0.000     7.161    cpu0/if0/icache__1[105]
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I1_O)      0.217     7.378 r  cpu0/if0/inst_reg[9]_i_6/O
                         net (fo=1, routed)           0.000     7.378    cpu0/if0/inst_reg[9]_i_6_n_0
    SLICE_X31Y73         MUXF8 (Prop_muxf8_I1_O)      0.094     7.472 r  cpu0/if0/inst_reg[9]_i_3/O
                         net (fo=1, routed)           0.616     8.088    cpu0/if0/inst_tmp[9]
    SLICE_X31Y67         LUT6 (Prop_lut6_I4_O)        0.316     8.404 r  cpu0/if0/inst[9]_i_1/O
                         net (fo=1, routed)           0.000     8.404    cpu0/if0/inst0_in[9]
    SLICE_X31Y67         FDRE                                         r  cpu0/if0/inst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.427     9.678    cpu0/if0/clk_out1
    SLICE_X31Y67         FDRE                                         r  cpu0/if0/inst_reg[9]/C
                         clock pessimism             -0.505     9.172    
                         clock uncertainty           -0.094     9.078    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031     9.109    cpu0/if0/inst_reg[9]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.813ns  (logic 3.148ns (29.114%)  route 7.665ns (70.886%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 9.689 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.012     4.375    cpu0/if0/line[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.499 r  cpu0/if0/inst[6]_i_68/O
                         net (fo=1, routed)           0.000     4.499    cpu0/if0/inst[6]_i_68_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     4.716 r  cpu0/if0/inst_reg[6]_i_26/O
                         net (fo=1, routed)           0.795     5.512    cpu0/if0/inst_reg[6]_i_26_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.299     5.811 r  cpu0/if0/inst[6]_i_11/O
                         net (fo=1, routed)           0.564     6.375    cpu0/if0/inst[6]_i_11_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  cpu0/if0/inst[6]_i_7/O
                         net (fo=1, routed)           0.574     7.073    cpu0/if0/inst[6]_i_7_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.197 r  cpu0/if0/inst[6]_i_5/O
                         net (fo=2, routed)           0.427     7.624    cpu0/if0/inst_tmp[6]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  cpu0/if0/inst[6]_i_2/O
                         net (fo=1, routed)           0.489     8.237    cpu0/if0/inst[6]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  cpu0/if0/inst[6]_i_1/O
                         net (fo=1, routed)           0.000     8.361    cpu0/if0/inst0_in[6]
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.438     9.689    cpu0/if0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[6]/C
                         clock pessimism             -0.505     9.183    
                         clock uncertainty           -0.094     9.089    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031     9.120    cpu0/if0/inst_reg[6]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 3.494ns (32.373%)  route 7.299ns (67.627%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 9.691 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.524 r  cpu0/id0/npc2_carry__0/O[1]
                         net (fo=1, routed)           0.566     2.090    cpu0/id0/npc2[5]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.303     2.393 r  cpu0/id0/pc[5]_i_2/O
                         net (fo=4, routed)           0.477     2.871    cpu0/if_id0/npc_addr[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.995 r  cpu0/if_id0/inst[30]_i_123/O
                         net (fo=529, routed)         2.001     4.996    cpu0/if0/id_inst_reg[6]_3
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.120 r  cpu0/if0/inst[24]_i_114/O
                         net (fo=1, routed)           0.000     5.120    cpu0/if0/inst[24]_i_114_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I1_O)      0.214     5.334 r  cpu0/if0/inst_reg[24]_i_54/O
                         net (fo=1, routed)           0.000     5.334    cpu0/if0/inst_reg[24]_i_54_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I1_O)      0.088     5.422 r  cpu0/if0/inst_reg[24]_i_24/O
                         net (fo=1, routed)           1.395     6.817    cpu0/if0/inst_reg[24]_i_24_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.319     7.136 r  cpu0/if0/inst[24]_i_10/O
                         net (fo=1, routed)           0.000     7.136    cpu0/if0/icache__1[120]
    SLICE_X56Y57         MUXF7 (Prop_muxf7_I1_O)      0.214     7.350 r  cpu0/if0/inst_reg[24]_i_6/O
                         net (fo=1, routed)           0.000     7.350    cpu0/if0/inst_reg[24]_i_6_n_0
    SLICE_X56Y57         MUXF8 (Prop_muxf8_I1_O)      0.088     7.438 r  cpu0/if0/inst_reg[24]_i_3/O
                         net (fo=1, routed)           0.584     8.022    cpu0/if0/inst_tmp[24]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.319     8.341 r  cpu0/if0/inst[24]_i_1/O
                         net (fo=1, routed)           0.000     8.341    cpu0/if0/inst0_in[24]
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.440     9.691    cpu0/if0/clk_out1
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[24]/C
                         clock pessimism             -0.505     9.185    
                         clock uncertainty           -0.094     9.091    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031     9.122    cpu0/if0/inst_reg[24]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  0.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.633%)  route 0.175ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/clk_out1
    SLICE_X37Y26         FDRE                                         r  hci0/q_io_in_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/q_io_in_wr_data_reg[1]/Q
                         net (fo=16, routed)          0.175    -0.262    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/DIB
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.820    -0.349    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.543    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.397    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.547    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.547    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.547    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.547    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cpu0/wb0/wdata_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.565    -0.564    cpu0/wb0/clk_out1
    SLICE_X55Y40         FDRE                                         r  cpu0/wb0/wdata_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu0/wb0/wdata_out_reg[31]/Q
                         net (fo=4, routed)           0.134    -0.289    cpu0/regfile0/registers_reg_r2_0_31_30_31/DIA1
    SLICE_X54Y40         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.836    -0.333    cpu0/regfile0/registers_reg_r2_0_31_30_31/WCLK
    SLICE_X54Y40         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.551    
    SLICE_X54Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.431    cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/clk_out1
    SLICE_X37Y26         FDRE                                         r  hci0/q_io_in_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/q_io_in_wr_data_reg[0]/Q
                         net (fo=16, routed)          0.184    -0.254    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/DIA
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.820    -0.349    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.543    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.396    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.555    -0.574    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/Q
                         net (fo=3, routed)           0.185    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIB0
    SLICE_X34Y19         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.195    -0.542    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.396    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cpu0/wb0/wdata_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.708%)  route 0.143ns (50.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.562    -0.567    cpu0/wb0/clk_out1
    SLICE_X53Y34         FDRE                                         r  cpu0/wb0/wdata_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu0/wb0/wdata_out_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.284    cpu0/regfile0/registers_reg_r2_0_31_0_5/DIA1
    SLICE_X52Y35         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.832    -0.337    cpu0/regfile0/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.216    -0.552    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.432    cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.417%)  route 0.355ns (71.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/io_in_fifo/clk_out1
    SLICE_X41Y23         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.355    -0.082    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/ADDRD0
    SLICE_X46Y22         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X46Y22         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.542    
    SLICE_X46Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.232    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.882 }
Period(ns):         11.765
Sources:            { PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X1Y10    ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X0Y7     ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X2Y4     ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X2Y5     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X1Y12    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X1Y3     ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X1Y5     ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X0Y1     ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X0Y5     ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.765      8.873      RAMB36_X2Y2     ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       11.765      148.235    PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X56Y24    hci0/io_in_fifo/q_data_array_reg_960_1023_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X56Y24    hci0/io_in_fifo/q_data_array_reg_960_1023_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X56Y24    hci0/io_in_fifo/q_data_array_reg_960_1023_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X56Y24    hci0/io_in_fifo/q_data_array_reg_960_1023_7_7/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.882       4.632      SLICE_X34Y18    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X42Y27    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X42Y27    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X42Y27    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X42Y27    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y24    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y24    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y24    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y24    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y27    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.882       4.632      SLICE_X52Y27    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/FSM_sequential_sta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 3.143ns (27.925%)  route 8.112ns (72.075%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 f  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 f  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 f  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 f  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 f  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.495     8.058    cpu0/if0/inst_tmp[4]
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.124     8.182 r  cpu0/if0/FSM_sequential_sta[1]_i_3/O
                         net (fo=2, routed)           0.498     8.679    cpu0/if0/FSM_sequential_sta[1]_i_3_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.803 r  cpu0/if0/FSM_sequential_sta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.803    cpu0/if0/FSM_sequential_sta[0]_i_1__0_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[0]/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.097     9.083    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031     9.114    cpu0/if0/FSM_sequential_sta_reg[0]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/FSM_sequential_sta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.210ns  (logic 3.143ns (28.039%)  route 8.067ns (71.961%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 f  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 f  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 f  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 f  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 f  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.495     8.058    cpu0/if0/inst_tmp[4]
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.124     8.182 r  cpu0/if0/FSM_sequential_sta[1]_i_3/O
                         net (fo=2, routed)           0.452     8.634    cpu0/if0/FSM_sequential_sta[1]_i_3_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.758 r  cpu0/if0/FSM_sequential_sta[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.758    cpu0/if0/FSM_sequential_sta[1]_i_1__0_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[1]/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.097     9.083    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.032     9.115    cpu0/if0/FSM_sequential_sta_reg[1]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 3.143ns (28.506%)  route 7.883ns (71.494%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 9.689 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 r  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 r  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 r  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 r  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 r  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.323     7.886    cpu0/if0/inst_tmp[4]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  cpu0/if0/inst[4]_i_2/O
                         net (fo=1, routed)           0.440     8.450    cpu0/if0/inst[4]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.574 r  cpu0/if0/inst[4]_i_1/O
                         net (fo=1, routed)           0.000     8.574    cpu0/if0/inst0_in[4]
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.438     9.689    cpu0/if0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[4]/C
                         clock pessimism             -0.505     9.183    
                         clock uncertainty           -0.097     9.086    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031     9.117    cpu0/if0/inst_reg[4]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.974ns  (logic 3.421ns (31.173%)  route 7.553ns (68.827%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         2.079     5.442    cpu0/if0/line[0]
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.566 r  cpu0/if0/inst[26]_i_74/O
                         net (fo=1, routed)           0.000     5.566    cpu0/if0/inst[26]_i_74_n_0
    SLICE_X55Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     5.783 r  cpu0/if0/inst_reg[26]_i_34/O
                         net (fo=1, routed)           0.000     5.783    cpu0/if0/inst_reg[26]_i_34_n_0
    SLICE_X55Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     5.877 r  cpu0/if0/inst_reg[26]_i_14/O
                         net (fo=1, routed)           0.990     6.867    cpu0/if0/inst_reg[26]_i_14_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.316     7.183 r  cpu0/if0/inst[26]_i_7/O
                         net (fo=1, routed)           0.000     7.183    cpu0/if0/inst[26]_i_7_n_0
    SLICE_X52Y74         MUXF7 (Prop_muxf7_I0_O)      0.241     7.424 r  cpu0/if0/inst_reg[26]_i_5/O
                         net (fo=1, routed)           0.000     7.424    cpu0/if0/inst_reg[26]_i_5_n_0
    SLICE_X52Y74         MUXF8 (Prop_muxf8_I0_O)      0.098     7.522 r  cpu0/if0/inst_reg[26]_i_3/O
                         net (fo=1, routed)           0.682     8.204    cpu0/if0/inst_tmp[26]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.319     8.523 r  cpu0/if0/inst[26]_i_1/O
                         net (fo=1, routed)           0.000     8.523    cpu0/if0/inst0_in[26]
    SLICE_X51Y68         FDRE                                         r  cpu0/if0/inst_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.432     9.683    cpu0/if0/clk_out1
    SLICE_X51Y68         FDRE                                         r  cpu0/if0/inst_reg[26]/C
                         clock pessimism             -0.505     9.177    
                         clock uncertainty           -0.097     9.080    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031     9.111    cpu0/if0/inst_reg[26]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 3.423ns (30.991%)  route 7.622ns (69.009%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 9.704 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.631     3.050    cpu0/if_id0/npc_addr[0]
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.174 r  cpu0/if_id0/pc[4]_i_1/O
                         net (fo=526, routed)         1.973     5.147    cpu0/if0/id_inst_reg[6]_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu0/if0/inst[14]_i_96/O
                         net (fo=1, routed)           0.000     5.271    cpu0/if0/inst[14]_i_96_n_0
    SLICE_X43Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     5.516 r  cpu0/if0/inst_reg[14]_i_45/O
                         net (fo=1, routed)           0.000     5.516    cpu0/if0/inst_reg[14]_i_45_n_0
    SLICE_X43Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     5.620 r  cpu0/if0/inst_reg[14]_i_20/O
                         net (fo=1, routed)           1.344     6.964    cpu0/if0/inst_reg[14]_i_20_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I1_O)        0.316     7.280 r  cpu0/if0/inst[14]_i_9/O
                         net (fo=1, routed)           0.000     7.280    cpu0/if0/p_3_in[14]
    SLICE_X49Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     7.492 r  cpu0/if0/inst_reg[14]_i_6/O
                         net (fo=1, routed)           0.000     7.492    cpu0/if0/inst_reg[14]_i_6_n_0
    SLICE_X49Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     7.586 r  cpu0/if0/inst_reg[14]_i_3/O
                         net (fo=1, routed)           0.692     8.278    cpu0/if0/inst_tmp[14]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.316     8.594 r  cpu0/if0/inst[14]_i_1/O
                         net (fo=1, routed)           0.000     8.594    cpu0/if0/inst0_in[14]
    SLICE_X49Y47         FDRE                                         r  cpu0/if0/inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.452     9.704    cpu0/if0/clk_out1
    SLICE_X49Y47         FDRE                                         r  cpu0/if0/inst_reg[14]/C
                         clock pessimism             -0.425     9.278    
                         clock uncertainty           -0.097     9.181    
    SLICE_X49Y47         FDRE (Setup_fdre_C_D)        0.029     9.210    cpu0/if0/inst_reg[14]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/ram_inst_re_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 3.135ns (28.792%)  route 7.754ns (71.208%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.467     2.887    cpu0/if_id0/npc_addr[0]
    SLICE_X43Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.011 r  cpu0/if_id0/inst[30]_i_124/O
                         net (fo=529, routed)         1.398     4.409    cpu0/if0/id_inst_reg[6]_4
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     4.533 r  cpu0/if0/FSM_sequential_sta[1]_i_245/O
                         net (fo=1, routed)           0.000     4.533    cpu0/if0/FSM_sequential_sta[1]_i_245_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  cpu0/if0/FSM_sequential_sta_reg[1]_i_123/O
                         net (fo=1, routed)           0.000     4.750    cpu0/if0/FSM_sequential_sta_reg[1]_i_123_n_0
    SLICE_X31Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     4.844 r  cpu0/if0/FSM_sequential_sta_reg[1]_i_58/O
                         net (fo=1, routed)           1.230     6.074    cpu0/if0/FSM_sequential_sta_reg[1]_i_58_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.316     6.390 r  cpu0/if0/FSM_sequential_sta[1]_i_22/O
                         net (fo=1, routed)           0.708     7.098    cpu0/if0/FSM_sequential_sta[1]_i_22_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.222 r  cpu0/if0/FSM_sequential_sta[1]_i_9/O
                         net (fo=1, routed)           0.544     7.766    cpu0/if0/FSM_sequential_sta[1]_i_9_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  cpu0/if0/FSM_sequential_sta[1]_i_4/O
                         net (fo=3, routed)           0.423     8.313    cpu0/if0/FSM_sequential_sta[1]_i_4_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  cpu0/if0/ram_inst_re_i_1/O
                         net (fo=1, routed)           0.000     8.437    cpu0/if0/ram_inst_re_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/ram_inst_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/ram_inst_re_reg/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.097     9.083    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031     9.114    cpu0/if0/ram_inst_re_reg
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 3.421ns (31.417%)  route 7.468ns (68.583%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 9.691 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         2.065     5.428    cpu0/if0/line[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.552 r  cpu0/if0/inst[27]_i_66/O
                         net (fo=1, routed)           0.000     5.552    cpu0/if0/inst[27]_i_66_n_0
    SLICE_X63Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     5.769 r  cpu0/if0/inst_reg[27]_i_30/O
                         net (fo=1, routed)           0.000     5.769    cpu0/if0/inst_reg[27]_i_30_n_0
    SLICE_X63Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     5.863 r  cpu0/if0/inst_reg[27]_i_12/O
                         net (fo=1, routed)           0.987     6.850    cpu0/if0/inst_reg[27]_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.316     7.166 r  cpu0/if0/inst[27]_i_7/O
                         net (fo=1, routed)           0.000     7.166    cpu0/if0/inst[27]_i_7_n_0
    SLICE_X55Y64         MUXF7 (Prop_muxf7_I0_O)      0.238     7.404 r  cpu0/if0/inst_reg[27]_i_5/O
                         net (fo=1, routed)           0.000     7.404    cpu0/if0/inst_reg[27]_i_5_n_0
    SLICE_X55Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     7.508 r  cpu0/if0/inst_reg[27]_i_3/O
                         net (fo=1, routed)           0.613     8.122    cpu0/if0/inst_tmp[27]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.316     8.438 r  cpu0/if0/inst[27]_i_1/O
                         net (fo=1, routed)           0.000     8.438    cpu0/if0/inst0_in[27]
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.440     9.691    cpu0/if0/clk_out1
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[27]/C
                         clock pessimism             -0.505     9.185    
                         clock uncertainty           -0.097     9.088    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031     9.119    cpu0/if0/inst_reg[27]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.856ns  (logic 3.544ns (32.647%)  route 7.312ns (67.353%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 9.678 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.524 r  cpu0/id0/npc2_carry__0/O[1]
                         net (fo=1, routed)           0.566     2.090    cpu0/id0/npc2[5]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.303     2.393 r  cpu0/id0/pc[5]_i_2/O
                         net (fo=4, routed)           0.477     2.871    cpu0/if_id0/npc_addr[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.995 r  cpu0/if_id0/inst[30]_i_123/O
                         net (fo=529, routed)         2.269     5.264    cpu0/if0/id_inst_reg[6]_3
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  cpu0/if0/inst[9]_i_112/O
                         net (fo=1, routed)           0.000     5.388    cpu0/if0/inst[9]_i_112_n_0
    SLICE_X29Y82         MUXF7 (Prop_muxf7_I1_O)      0.245     5.633 r  cpu0/if0/inst_reg[9]_i_53/O
                         net (fo=1, routed)           0.000     5.633    cpu0/if0/inst_reg[9]_i_53_n_0
    SLICE_X29Y82         MUXF8 (Prop_muxf8_I0_O)      0.104     5.737 r  cpu0/if0/inst_reg[9]_i_24/O
                         net (fo=1, routed)           1.108     6.845    cpu0/if0/inst_reg[9]_i_24_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.316     7.161 r  cpu0/if0/inst[9]_i_10/O
                         net (fo=1, routed)           0.000     7.161    cpu0/if0/icache__1[105]
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I1_O)      0.217     7.378 r  cpu0/if0/inst_reg[9]_i_6/O
                         net (fo=1, routed)           0.000     7.378    cpu0/if0/inst_reg[9]_i_6_n_0
    SLICE_X31Y73         MUXF8 (Prop_muxf8_I1_O)      0.094     7.472 r  cpu0/if0/inst_reg[9]_i_3/O
                         net (fo=1, routed)           0.616     8.088    cpu0/if0/inst_tmp[9]
    SLICE_X31Y67         LUT6 (Prop_lut6_I4_O)        0.316     8.404 r  cpu0/if0/inst[9]_i_1/O
                         net (fo=1, routed)           0.000     8.404    cpu0/if0/inst0_in[9]
    SLICE_X31Y67         FDRE                                         r  cpu0/if0/inst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.427     9.678    cpu0/if0/clk_out1
    SLICE_X31Y67         FDRE                                         r  cpu0/if0/inst_reg[9]/C
                         clock pessimism             -0.505     9.172    
                         clock uncertainty           -0.097     9.075    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031     9.106    cpu0/if0/inst_reg[9]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.813ns  (logic 3.148ns (29.114%)  route 7.665ns (70.886%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 9.689 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.012     4.375    cpu0/if0/line[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.499 r  cpu0/if0/inst[6]_i_68/O
                         net (fo=1, routed)           0.000     4.499    cpu0/if0/inst[6]_i_68_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     4.716 r  cpu0/if0/inst_reg[6]_i_26/O
                         net (fo=1, routed)           0.795     5.512    cpu0/if0/inst_reg[6]_i_26_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.299     5.811 r  cpu0/if0/inst[6]_i_11/O
                         net (fo=1, routed)           0.564     6.375    cpu0/if0/inst[6]_i_11_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  cpu0/if0/inst[6]_i_7/O
                         net (fo=1, routed)           0.574     7.073    cpu0/if0/inst[6]_i_7_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.197 r  cpu0/if0/inst[6]_i_5/O
                         net (fo=2, routed)           0.427     7.624    cpu0/if0/inst_tmp[6]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  cpu0/if0/inst[6]_i_2/O
                         net (fo=1, routed)           0.489     8.237    cpu0/if0/inst[6]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  cpu0/if0/inst[6]_i_1/O
                         net (fo=1, routed)           0.000     8.361    cpu0/if0/inst0_in[6]
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.438     9.689    cpu0/if0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[6]/C
                         clock pessimism             -0.505     9.183    
                         clock uncertainty           -0.097     9.086    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031     9.117    cpu0/if0/inst_reg[6]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 3.494ns (32.373%)  route 7.299ns (67.627%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 9.691 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.524 r  cpu0/id0/npc2_carry__0/O[1]
                         net (fo=1, routed)           0.566     2.090    cpu0/id0/npc2[5]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.303     2.393 r  cpu0/id0/pc[5]_i_2/O
                         net (fo=4, routed)           0.477     2.871    cpu0/if_id0/npc_addr[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.995 r  cpu0/if_id0/inst[30]_i_123/O
                         net (fo=529, routed)         2.001     4.996    cpu0/if0/id_inst_reg[6]_3
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.120 r  cpu0/if0/inst[24]_i_114/O
                         net (fo=1, routed)           0.000     5.120    cpu0/if0/inst[24]_i_114_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I1_O)      0.214     5.334 r  cpu0/if0/inst_reg[24]_i_54/O
                         net (fo=1, routed)           0.000     5.334    cpu0/if0/inst_reg[24]_i_54_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I1_O)      0.088     5.422 r  cpu0/if0/inst_reg[24]_i_24/O
                         net (fo=1, routed)           1.395     6.817    cpu0/if0/inst_reg[24]_i_24_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.319     7.136 r  cpu0/if0/inst[24]_i_10/O
                         net (fo=1, routed)           0.000     7.136    cpu0/if0/icache__1[120]
    SLICE_X56Y57         MUXF7 (Prop_muxf7_I1_O)      0.214     7.350 r  cpu0/if0/inst_reg[24]_i_6/O
                         net (fo=1, routed)           0.000     7.350    cpu0/if0/inst_reg[24]_i_6_n_0
    SLICE_X56Y57         MUXF8 (Prop_muxf8_I1_O)      0.088     7.438 r  cpu0/if0/inst_reg[24]_i_3/O
                         net (fo=1, routed)           0.584     8.022    cpu0/if0/inst_tmp[24]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.319     8.341 r  cpu0/if0/inst[24]_i_1/O
                         net (fo=1, routed)           0.000     8.341    cpu0/if0/inst0_in[24]
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.440     9.691    cpu0/if0/clk_out1
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[24]/C
                         clock pessimism             -0.505     9.185    
                         clock uncertainty           -0.097     9.088    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031     9.119    cpu0/if0/inst_reg[24]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  0.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.633%)  route 0.175ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/clk_out1
    SLICE_X37Y26         FDRE                                         r  hci0/q_io_in_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/q_io_in_wr_data_reg[1]/Q
                         net (fo=16, routed)          0.175    -0.262    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/DIB
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.820    -0.349    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.543    
                         clock uncertainty            0.097    -0.446    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.300    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.210    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.210    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.210    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.210    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/wb0/wdata_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.565    -0.564    cpu0/wb0/clk_out1
    SLICE_X55Y40         FDRE                                         r  cpu0/wb0/wdata_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu0/wb0/wdata_out_reg[31]/Q
                         net (fo=4, routed)           0.134    -0.289    cpu0/regfile0/registers_reg_r2_0_31_30_31/DIA1
    SLICE_X54Y40         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.836    -0.333    cpu0/regfile0/registers_reg_r2_0_31_30_31/WCLK
    SLICE_X54Y40         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.551    
                         clock uncertainty            0.097    -0.454    
    SLICE_X54Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.334    cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/clk_out1
    SLICE_X37Y26         FDRE                                         r  hci0/q_io_in_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/q_io_in_wr_data_reg[0]/Q
                         net (fo=16, routed)          0.184    -0.254    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/DIA
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.820    -0.349    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.543    
                         clock uncertainty            0.097    -0.446    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.299    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.555    -0.574    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/Q
                         net (fo=3, routed)           0.185    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIB0
    SLICE_X34Y19         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.195    -0.542    
                         clock uncertainty            0.097    -0.445    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.299    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu0/wb0/wdata_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.708%)  route 0.143ns (50.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.562    -0.567    cpu0/wb0/clk_out1
    SLICE_X53Y34         FDRE                                         r  cpu0/wb0/wdata_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu0/wb0/wdata_out_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.284    cpu0/regfile0/registers_reg_r2_0_31_0_5/DIA1
    SLICE_X52Y35         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.832    -0.337    cpu0/regfile0/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.097    -0.455    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.335    cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.417%)  route 0.355ns (71.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/io_in_fifo/clk_out1
    SLICE_X41Y23         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.355    -0.082    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/ADDRD0
    SLICE_X46Y22         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X46Y22         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.542    
                         clock uncertainty            0.097    -0.445    
    SLICE_X46Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.135    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/FSM_sequential_sta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 3.143ns (27.925%)  route 8.112ns (72.075%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 f  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 f  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 f  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 f  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 f  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.495     8.058    cpu0/if0/inst_tmp[4]
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.124     8.182 r  cpu0/if0/FSM_sequential_sta[1]_i_3/O
                         net (fo=2, routed)           0.498     8.679    cpu0/if0/FSM_sequential_sta[1]_i_3_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.803 r  cpu0/if0/FSM_sequential_sta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.803    cpu0/if0/FSM_sequential_sta[0]_i_1__0_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[0]/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.097     9.083    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031     9.114    cpu0/if0/FSM_sequential_sta_reg[0]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/FSM_sequential_sta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.210ns  (logic 3.143ns (28.039%)  route 8.067ns (71.961%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 f  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 f  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 f  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 f  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 f  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.495     8.058    cpu0/if0/inst_tmp[4]
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.124     8.182 r  cpu0/if0/FSM_sequential_sta[1]_i_3/O
                         net (fo=2, routed)           0.452     8.634    cpu0/if0/FSM_sequential_sta[1]_i_3_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.758 r  cpu0/if0/FSM_sequential_sta[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.758    cpu0/if0/FSM_sequential_sta[1]_i_1__0_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/FSM_sequential_sta_reg[1]/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.097     9.083    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.032     9.115    cpu0/if0/FSM_sequential_sta_reg[1]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 3.143ns (28.506%)  route 7.883ns (71.494%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 9.689 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.212     4.575    cpu0/if0/line[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.699 r  cpu0/if0/inst[4]_i_65/O
                         net (fo=1, routed)           0.000     4.699    cpu0/if0/inst[4]_i_65_n_0
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     4.913 r  cpu0/if0/inst_reg[4]_i_23/O
                         net (fo=1, routed)           0.702     5.615    cpu0/if0/inst_reg[4]_i_23_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.297     5.912 r  cpu0/if0/inst[4]_i_8/O
                         net (fo=1, routed)           1.000     6.912    cpu0/if0/inst[4]_i_8_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.036 r  cpu0/if0/inst[4]_i_4/O
                         net (fo=1, routed)           0.403     7.439    cpu0/if0/inst[4]_i_4_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.563 r  cpu0/if0/inst[4]_i_3/O
                         net (fo=2, routed)           0.323     7.886    cpu0/if0/inst_tmp[4]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  cpu0/if0/inst[4]_i_2/O
                         net (fo=1, routed)           0.440     8.450    cpu0/if0/inst[4]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.574 r  cpu0/if0/inst[4]_i_1/O
                         net (fo=1, routed)           0.000     8.574    cpu0/if0/inst0_in[4]
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.438     9.689    cpu0/if0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[4]/C
                         clock pessimism             -0.505     9.183    
                         clock uncertainty           -0.097     9.086    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031     9.117    cpu0/if0/inst_reg[4]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.974ns  (logic 3.421ns (31.173%)  route 7.553ns (68.827%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         2.079     5.442    cpu0/if0/line[0]
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124     5.566 r  cpu0/if0/inst[26]_i_74/O
                         net (fo=1, routed)           0.000     5.566    cpu0/if0/inst[26]_i_74_n_0
    SLICE_X55Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     5.783 r  cpu0/if0/inst_reg[26]_i_34/O
                         net (fo=1, routed)           0.000     5.783    cpu0/if0/inst_reg[26]_i_34_n_0
    SLICE_X55Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     5.877 r  cpu0/if0/inst_reg[26]_i_14/O
                         net (fo=1, routed)           0.990     6.867    cpu0/if0/inst_reg[26]_i_14_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.316     7.183 r  cpu0/if0/inst[26]_i_7/O
                         net (fo=1, routed)           0.000     7.183    cpu0/if0/inst[26]_i_7_n_0
    SLICE_X52Y74         MUXF7 (Prop_muxf7_I0_O)      0.241     7.424 r  cpu0/if0/inst_reg[26]_i_5/O
                         net (fo=1, routed)           0.000     7.424    cpu0/if0/inst_reg[26]_i_5_n_0
    SLICE_X52Y74         MUXF8 (Prop_muxf8_I0_O)      0.098     7.522 r  cpu0/if0/inst_reg[26]_i_3/O
                         net (fo=1, routed)           0.682     8.204    cpu0/if0/inst_tmp[26]
    SLICE_X51Y68         LUT6 (Prop_lut6_I4_O)        0.319     8.523 r  cpu0/if0/inst[26]_i_1/O
                         net (fo=1, routed)           0.000     8.523    cpu0/if0/inst0_in[26]
    SLICE_X51Y68         FDRE                                         r  cpu0/if0/inst_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.432     9.683    cpu0/if0/clk_out1
    SLICE_X51Y68         FDRE                                         r  cpu0/if0/inst_reg[26]/C
                         clock pessimism             -0.505     9.177    
                         clock uncertainty           -0.097     9.080    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031     9.111    cpu0/if0/inst_reg[26]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 3.423ns (30.991%)  route 7.622ns (69.009%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 9.704 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.631     3.050    cpu0/if_id0/npc_addr[0]
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124     3.174 r  cpu0/if_id0/pc[4]_i_1/O
                         net (fo=526, routed)         1.973     5.147    cpu0/if0/id_inst_reg[6]_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu0/if0/inst[14]_i_96/O
                         net (fo=1, routed)           0.000     5.271    cpu0/if0/inst[14]_i_96_n_0
    SLICE_X43Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     5.516 r  cpu0/if0/inst_reg[14]_i_45/O
                         net (fo=1, routed)           0.000     5.516    cpu0/if0/inst_reg[14]_i_45_n_0
    SLICE_X43Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     5.620 r  cpu0/if0/inst_reg[14]_i_20/O
                         net (fo=1, routed)           1.344     6.964    cpu0/if0/inst_reg[14]_i_20_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I1_O)        0.316     7.280 r  cpu0/if0/inst[14]_i_9/O
                         net (fo=1, routed)           0.000     7.280    cpu0/if0/p_3_in[14]
    SLICE_X49Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     7.492 r  cpu0/if0/inst_reg[14]_i_6/O
                         net (fo=1, routed)           0.000     7.492    cpu0/if0/inst_reg[14]_i_6_n_0
    SLICE_X49Y39         MUXF8 (Prop_muxf8_I1_O)      0.094     7.586 r  cpu0/if0/inst_reg[14]_i_3/O
                         net (fo=1, routed)           0.692     8.278    cpu0/if0/inst_tmp[14]
    SLICE_X49Y47         LUT6 (Prop_lut6_I4_O)        0.316     8.594 r  cpu0/if0/inst[14]_i_1/O
                         net (fo=1, routed)           0.000     8.594    cpu0/if0/inst0_in[14]
    SLICE_X49Y47         FDRE                                         r  cpu0/if0/inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.452     9.704    cpu0/if0/clk_out1
    SLICE_X49Y47         FDRE                                         r  cpu0/if0/inst_reg[14]/C
                         clock pessimism             -0.425     9.278    
                         clock uncertainty           -0.097     9.181    
    SLICE_X49Y47         FDRE (Setup_fdre_C_D)        0.029     9.210    cpu0/if0/inst_reg[14]
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/ram_inst_re_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 3.135ns (28.792%)  route 7.754ns (71.208%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 9.686 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.467     2.887    cpu0/if_id0/npc_addr[0]
    SLICE_X43Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.011 r  cpu0/if_id0/inst[30]_i_124/O
                         net (fo=529, routed)         1.398     4.409    cpu0/if0/id_inst_reg[6]_4
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     4.533 r  cpu0/if0/FSM_sequential_sta[1]_i_245/O
                         net (fo=1, routed)           0.000     4.533    cpu0/if0/FSM_sequential_sta[1]_i_245_n_0
    SLICE_X31Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     4.750 r  cpu0/if0/FSM_sequential_sta_reg[1]_i_123/O
                         net (fo=1, routed)           0.000     4.750    cpu0/if0/FSM_sequential_sta_reg[1]_i_123_n_0
    SLICE_X31Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     4.844 r  cpu0/if0/FSM_sequential_sta_reg[1]_i_58/O
                         net (fo=1, routed)           1.230     6.074    cpu0/if0/FSM_sequential_sta_reg[1]_i_58_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.316     6.390 r  cpu0/if0/FSM_sequential_sta[1]_i_22/O
                         net (fo=1, routed)           0.708     7.098    cpu0/if0/FSM_sequential_sta[1]_i_22_n_0
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.222 r  cpu0/if0/FSM_sequential_sta[1]_i_9/O
                         net (fo=1, routed)           0.544     7.766    cpu0/if0/FSM_sequential_sta[1]_i_9_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.890 r  cpu0/if0/FSM_sequential_sta[1]_i_4/O
                         net (fo=3, routed)           0.423     8.313    cpu0/if0/FSM_sequential_sta[1]_i_4_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  cpu0/if0/ram_inst_re_i_1/O
                         net (fo=1, routed)           0.000     8.437    cpu0/if0/ram_inst_re_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/ram_inst_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.686    cpu0/if0/clk_out1
    SLICE_X37Y53         FDRE                                         r  cpu0/if0/ram_inst_re_reg/C
                         clock pessimism             -0.505     9.180    
                         clock uncertainty           -0.097     9.083    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031     9.114    cpu0/if0/ram_inst_re_reg
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 3.421ns (31.417%)  route 7.468ns (68.583%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 9.691 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         2.065     5.428    cpu0/if0/line[0]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.124     5.552 r  cpu0/if0/inst[27]_i_66/O
                         net (fo=1, routed)           0.000     5.552    cpu0/if0/inst[27]_i_66_n_0
    SLICE_X63Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     5.769 r  cpu0/if0/inst_reg[27]_i_30/O
                         net (fo=1, routed)           0.000     5.769    cpu0/if0/inst_reg[27]_i_30_n_0
    SLICE_X63Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     5.863 r  cpu0/if0/inst_reg[27]_i_12/O
                         net (fo=1, routed)           0.987     6.850    cpu0/if0/inst_reg[27]_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.316     7.166 r  cpu0/if0/inst[27]_i_7/O
                         net (fo=1, routed)           0.000     7.166    cpu0/if0/inst[27]_i_7_n_0
    SLICE_X55Y64         MUXF7 (Prop_muxf7_I0_O)      0.238     7.404 r  cpu0/if0/inst_reg[27]_i_5/O
                         net (fo=1, routed)           0.000     7.404    cpu0/if0/inst_reg[27]_i_5_n_0
    SLICE_X55Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     7.508 r  cpu0/if0/inst_reg[27]_i_3/O
                         net (fo=1, routed)           0.613     8.122    cpu0/if0/inst_tmp[27]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.316     8.438 r  cpu0/if0/inst[27]_i_1/O
                         net (fo=1, routed)           0.000     8.438    cpu0/if0/inst0_in[27]
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.440     9.691    cpu0/if0/clk_out1
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[27]/C
                         clock pessimism             -0.505     9.185    
                         clock uncertainty           -0.097     9.088    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031     9.119    cpu0/if0/inst_reg[27]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.856ns  (logic 3.544ns (32.647%)  route 7.312ns (67.353%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 9.678 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.524 r  cpu0/id0/npc2_carry__0/O[1]
                         net (fo=1, routed)           0.566     2.090    cpu0/id0/npc2[5]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.303     2.393 r  cpu0/id0/pc[5]_i_2/O
                         net (fo=4, routed)           0.477     2.871    cpu0/if_id0/npc_addr[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.995 r  cpu0/if_id0/inst[30]_i_123/O
                         net (fo=529, routed)         2.269     5.264    cpu0/if0/id_inst_reg[6]_3
    SLICE_X29Y82         LUT6 (Prop_lut6_I2_O)        0.124     5.388 r  cpu0/if0/inst[9]_i_112/O
                         net (fo=1, routed)           0.000     5.388    cpu0/if0/inst[9]_i_112_n_0
    SLICE_X29Y82         MUXF7 (Prop_muxf7_I1_O)      0.245     5.633 r  cpu0/if0/inst_reg[9]_i_53/O
                         net (fo=1, routed)           0.000     5.633    cpu0/if0/inst_reg[9]_i_53_n_0
    SLICE_X29Y82         MUXF8 (Prop_muxf8_I0_O)      0.104     5.737 r  cpu0/if0/inst_reg[9]_i_24/O
                         net (fo=1, routed)           1.108     6.845    cpu0/if0/inst_reg[9]_i_24_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.316     7.161 r  cpu0/if0/inst[9]_i_10/O
                         net (fo=1, routed)           0.000     7.161    cpu0/if0/icache__1[105]
    SLICE_X31Y73         MUXF7 (Prop_muxf7_I1_O)      0.217     7.378 r  cpu0/if0/inst_reg[9]_i_6/O
                         net (fo=1, routed)           0.000     7.378    cpu0/if0/inst_reg[9]_i_6_n_0
    SLICE_X31Y73         MUXF8 (Prop_muxf8_I1_O)      0.094     7.472 r  cpu0/if0/inst_reg[9]_i_3/O
                         net (fo=1, routed)           0.616     8.088    cpu0/if0/inst_tmp[9]
    SLICE_X31Y67         LUT6 (Prop_lut6_I4_O)        0.316     8.404 r  cpu0/if0/inst[9]_i_1/O
                         net (fo=1, routed)           0.000     8.404    cpu0/if0/inst0_in[9]
    SLICE_X31Y67         FDRE                                         r  cpu0/if0/inst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.427     9.678    cpu0/if0/clk_out1
    SLICE_X31Y67         FDRE                                         r  cpu0/if0/inst_reg[9]/C
                         clock pessimism             -0.505     9.172    
                         clock uncertainty           -0.097     9.075    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031     9.106    cpu0/if0/inst_reg[9]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.813ns  (logic 3.148ns (29.114%)  route 7.665ns (70.886%))
  Logic Levels:           14  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 9.689 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.412 r  cpu0/id0/npc2_carry__0/O[0]
                         net (fo=1, routed)           0.708     2.121    cpu0/id0/npc2[4]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.299     2.420 r  cpu0/id0/pc[4]_i_2/O
                         net (fo=4, routed)           0.819     3.239    cpu0/if_id0/npc_addr[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.363 r  cpu0/if_id0/FSM_sequential_sta[1]_i_261/O
                         net (fo=529, routed)         1.012     4.375    cpu0/if0/line[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.499 r  cpu0/if0/inst[6]_i_68/O
                         net (fo=1, routed)           0.000     4.499    cpu0/if0/inst[6]_i_68_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     4.716 r  cpu0/if0/inst_reg[6]_i_26/O
                         net (fo=1, routed)           0.795     5.512    cpu0/if0/inst_reg[6]_i_26_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.299     5.811 r  cpu0/if0/inst[6]_i_11/O
                         net (fo=1, routed)           0.564     6.375    cpu0/if0/inst[6]_i_11_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.499 r  cpu0/if0/inst[6]_i_7/O
                         net (fo=1, routed)           0.574     7.073    cpu0/if0/inst[6]_i_7_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     7.197 r  cpu0/if0/inst[6]_i_5/O
                         net (fo=2, routed)           0.427     7.624    cpu0/if0/inst_tmp[6]
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.748 r  cpu0/if0/inst[6]_i_2/O
                         net (fo=1, routed)           0.489     8.237    cpu0/if0/inst[6]_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  cpu0/if0/inst[6]_i_1/O
                         net (fo=1, routed)           0.000     8.361    cpu0/if0/inst0_in[6]
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.438     9.689    cpu0/if0/clk_out1
    SLICE_X40Y52         FDRE                                         r  cpu0/if0/inst_reg[6]/C
                         clock pessimism             -0.505     9.183    
                         clock uncertainty           -0.097     9.086    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031     9.117    cpu0/if0/inst_reg[6]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/if0/inst_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.793ns  (logic 3.494ns (32.373%)  route 7.299ns (67.627%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 9.691 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.567    -2.452    cpu0/if_id0/clk_out1
    SLICE_X40Y48         FDRE                                         r  cpu0/if_id0/id_inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.419    -2.033 r  cpu0/if_id0/id_inst_reg[3]/Q
                         net (fo=55, routed)          1.086    -0.947    cpu0/if_id0/ex_data1_reg[24][1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.299    -0.648 r  cpu0/if_id0/ex_data2[4]_i_4/O
                         net (fo=4, routed)           0.588    -0.060    cpu0/if_id0/ex_data2[4]_i_4_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.064 r  cpu0/if_id0/ex_data2[3]_i_3/O
                         net (fo=5, routed)           0.600     0.665    cpu0/if_id0/id0/imm__90[3]
    SLICE_X39Y49         LUT3 (Prop_lut3_I1_O)        0.124     0.789 r  cpu0/if_id0/npc2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.789    cpu0/id0/id_pc_reg[3][3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.190 r  cpu0/id0/npc2_carry/CO[3]
                         net (fo=1, routed)           0.001     1.190    cpu0/id0/npc2_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.524 r  cpu0/id0/npc2_carry__0/O[1]
                         net (fo=1, routed)           0.566     2.090    cpu0/id0/npc2[5]
    SLICE_X37Y51         LUT4 (Prop_lut4_I0_O)        0.303     2.393 r  cpu0/id0/pc[5]_i_2/O
                         net (fo=4, routed)           0.477     2.871    cpu0/if_id0/npc_addr[1]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.995 r  cpu0/if_id0/inst[30]_i_123/O
                         net (fo=529, routed)         2.001     4.996    cpu0/if0/id_inst_reg[6]_3
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124     5.120 r  cpu0/if0/inst[24]_i_114/O
                         net (fo=1, routed)           0.000     5.120    cpu0/if0/inst[24]_i_114_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I1_O)      0.214     5.334 r  cpu0/if0/inst_reg[24]_i_54/O
                         net (fo=1, routed)           0.000     5.334    cpu0/if0/inst_reg[24]_i_54_n_0
    SLICE_X60Y33         MUXF8 (Prop_muxf8_I1_O)      0.088     5.422 r  cpu0/if0/inst_reg[24]_i_24/O
                         net (fo=1, routed)           1.395     6.817    cpu0/if0/inst_reg[24]_i_24_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.319     7.136 r  cpu0/if0/inst[24]_i_10/O
                         net (fo=1, routed)           0.000     7.136    cpu0/if0/icache__1[120]
    SLICE_X56Y57         MUXF7 (Prop_muxf7_I1_O)      0.214     7.350 r  cpu0/if0/inst_reg[24]_i_6/O
                         net (fo=1, routed)           0.000     7.350    cpu0/if0/inst_reg[24]_i_6_n_0
    SLICE_X56Y57         MUXF8 (Prop_muxf8_I1_O)      0.088     7.438 r  cpu0/if0/inst_reg[24]_i_3/O
                         net (fo=1, routed)           0.584     8.022    cpu0/if0/inst_tmp[24]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.319     8.341 r  cpu0/if0/inst[24]_i_1/O
                         net (fo=1, routed)           0.000     8.341    cpu0/if0/inst0_in[24]
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.440     9.691    cpu0/if0/clk_out1
    SLICE_X55Y59         FDRE                                         r  cpu0/if0/inst_reg[24]/C
                         clock pessimism             -0.505     9.185    
                         clock uncertainty           -0.097     9.088    
    SLICE_X55Y59         FDRE (Setup_fdre_C_D)        0.031     9.119    cpu0/if0/inst_reg[24]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  0.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.633%)  route 0.175ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/clk_out1
    SLICE_X37Y26         FDRE                                         r  hci0/q_io_in_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/q_io_in_wr_data_reg[1]/Q
                         net (fo=16, routed)          0.175    -0.262    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/DIB
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.820    -0.349    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.543    
                         clock uncertainty            0.097    -0.446    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.300    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.210    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.210    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.210    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.550    -0.579    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X31Y24         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.269    -0.169    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/ADDRD3
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X34Y23         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X34Y23         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.210    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/wb0/wdata_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.565    -0.564    cpu0/wb0/clk_out1
    SLICE_X55Y40         FDRE                                         r  cpu0/wb0/wdata_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu0/wb0/wdata_out_reg[31]/Q
                         net (fo=4, routed)           0.134    -0.289    cpu0/regfile0/registers_reg_r2_0_31_30_31/DIA1
    SLICE_X54Y40         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.836    -0.333    cpu0/regfile0/registers_reg_r2_0_31_30_31/WCLK
    SLICE_X54Y40         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.551    
                         clock uncertainty            0.097    -0.454    
    SLICE_X54Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.334    cpu0/regfile0/registers_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/clk_out1
    SLICE_X37Y26         FDRE                                         r  hci0/q_io_in_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/q_io_in_wr_data_reg[0]/Q
                         net (fo=16, routed)          0.184    -0.254    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/DIA
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.820    -0.349    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/WCLK
    SLICE_X42Y27         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.543    
                         clock uncertainty            0.097    -0.446    
    SLICE_X42Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.299    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.555    -0.574    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/Q
                         net (fo=3, routed)           0.185    -0.248    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIB0
    SLICE_X34Y19         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.195    -0.542    
                         clock uncertainty            0.097    -0.445    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.299    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu0/wb0/wdata_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.708%)  route 0.143ns (50.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.562    -0.567    cpu0/wb0/clk_out1
    SLICE_X53Y34         FDRE                                         r  cpu0/wb0/wdata_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu0/wb0/wdata_out_reg[1]/Q
                         net (fo=4, routed)           0.143    -0.284    cpu0/regfile0/registers_reg_r2_0_31_0_5/DIA1
    SLICE_X52Y35         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.832    -0.337    cpu0/regfile0/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.097    -0.455    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.335    cpu0/regfile0/registers_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.417%)  route 0.355ns (71.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.551    -0.578    hci0/io_in_fifo/clk_out1
    SLICE_X41Y23         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.355    -0.082    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/ADDRD0
    SLICE_X46Y22         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X46Y22         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.542    
                         clock uncertainty            0.097    -0.445    
    SLICE_X46Y22         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.135    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.456ns (7.976%)  route 5.261ns (92.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 9.687 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         5.261     3.264    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X29Y28         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.687    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y28         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.425     9.261    
                         clock uncertainty           -0.097     9.164    
    SLICE_X29Y28         FDPE (Recov_fdpe_C_PRE)     -0.359     8.805    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.754    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.754    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X31Y23         FDPE (Recov_fdpe_C_PRE)     -0.359     8.800    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 0.456ns (9.458%)  route 4.365ns (90.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 9.681 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.365     2.368    hci0/uart_blk/SR[0]
    SLICE_X35Y23         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.429     9.681    hci0/uart_blk/clk_out1
    SLICE_X35Y23         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.425     9.255    
                         clock uncertainty           -0.097     9.158    
    SLICE_X35Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.753    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.456ns (10.052%)  route 4.080ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.080     2.083    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X32Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X32Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.754    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  6.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.797ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.141ns (8.157%)  route 1.588ns (91.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.588     1.162    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.195    -0.542    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.141ns (8.157%)  route 1.588ns (91.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.588     1.162    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.195    -0.542    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.141ns (8.037%)  route 1.613ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.613     1.188    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.822    -0.347    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.195    -0.541    
    SLICE_X35Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.141ns (8.037%)  route 1.613ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.613     1.188    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.822    -0.347    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.541    
    SLICE_X35Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.834ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X33Y18         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.635    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.969%)  route 1.628ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.628     1.203    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.969%)  route 1.628ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.628     1.203    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.872ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.141ns (7.838%)  route 1.658ns (92.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.658     1.233    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X33Y24         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y24         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.547    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.872    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.456ns (7.976%)  route 5.261ns (92.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 9.687 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         5.261     3.264    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X29Y28         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.687    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y28         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.425     9.261    
                         clock uncertainty           -0.097     9.164    
    SLICE_X29Y28         FDPE (Recov_fdpe_C_PRE)     -0.359     8.805    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.754    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.754    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X31Y23         FDPE (Recov_fdpe_C_PRE)     -0.359     8.800    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 0.456ns (9.458%)  route 4.365ns (90.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 9.681 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.365     2.368    hci0/uart_blk/SR[0]
    SLICE_X35Y23         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.429     9.681    hci0/uart_blk/clk_out1
    SLICE_X35Y23         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.425     9.255    
                         clock uncertainty           -0.097     9.158    
    SLICE_X35Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.753    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.456ns (10.052%)  route 4.080ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.080     2.083    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X32Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X32Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.754    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  6.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.141ns (8.157%)  route 1.588ns (91.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.588     1.162    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.195    -0.542    
                         clock uncertainty            0.097    -0.445    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.537    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.141ns (8.157%)  route 1.588ns (91.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.588     1.162    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.195    -0.542    
                         clock uncertainty            0.097    -0.445    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.537    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.141ns (8.037%)  route 1.613ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.613     1.188    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.822    -0.347    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.195    -0.541    
                         clock uncertainty            0.097    -0.444    
    SLICE_X35Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.536    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.141ns (8.037%)  route 1.613ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.613     1.188    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.822    -0.347    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.541    
                         clock uncertainty            0.097    -0.444    
    SLICE_X35Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.536    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X33Y18         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.538    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.969%)  route 1.628ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.628     1.203    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.969%)  route 1.628ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.628     1.203    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.141ns (7.838%)  route 1.658ns (92.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.658     1.233    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X33Y24         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y24         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.542    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.775    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.456ns (7.976%)  route 5.261ns (92.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 9.687 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         5.261     3.264    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X29Y28         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.687    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y28         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.425     9.261    
                         clock uncertainty           -0.097     9.164    
    SLICE_X29Y28         FDPE (Recov_fdpe_C_PRE)     -0.359     8.805    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.754    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.754    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X31Y23         FDPE (Recov_fdpe_C_PRE)     -0.359     8.800    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 0.456ns (9.458%)  route 4.365ns (90.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 9.681 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.365     2.368    hci0/uart_blk/SR[0]
    SLICE_X35Y23         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.429     9.681    hci0/uart_blk/clk_out1
    SLICE_X35Y23         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.425     9.255    
                         clock uncertainty           -0.097     9.158    
    SLICE_X35Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.753    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.097     9.160    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.755    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.456ns (10.052%)  route 4.080ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.080     2.083    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X32Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.097     9.159    
    SLICE_X32Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.754    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  6.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.141ns (8.157%)  route 1.588ns (91.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.588     1.162    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.195    -0.542    
                         clock uncertainty            0.097    -0.445    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.537    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.141ns (8.157%)  route 1.588ns (91.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.588     1.162    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.195    -0.542    
                         clock uncertainty            0.097    -0.445    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.537    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.141ns (8.037%)  route 1.613ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.613     1.188    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.822    -0.347    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.195    -0.541    
                         clock uncertainty            0.097    -0.444    
    SLICE_X35Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.536    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.141ns (8.037%)  route 1.613ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.613     1.188    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.822    -0.347    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.541    
                         clock uncertainty            0.097    -0.444    
    SLICE_X35Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.536    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X33Y18         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.538    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.969%)  route 1.628ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.628     1.203    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.969%)  route 1.628ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.628     1.203    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.195    -0.540    
                         clock uncertainty            0.097    -0.443    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.535    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.141ns (7.838%)  route 1.658ns (92.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.658     1.233    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X33Y24         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y24         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.547    
                         clock uncertainty            0.097    -0.450    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.542    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.775    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.456ns (7.976%)  route 5.261ns (92.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 9.687 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         5.261     3.264    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X29Y28         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.435     9.687    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X29Y28         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.425     9.261    
                         clock uncertainty           -0.094     9.167    
    SLICE_X29Y28         FDPE (Recov_fdpe_C_PRE)     -0.359     8.808    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.094     9.162    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.757    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.094     9.162    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.757    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.456ns (9.181%)  route 4.511ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.511     2.513    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y23         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y23         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.094     9.162    
    SLICE_X31Y23         FDPE (Recov_fdpe_C_PRE)     -0.359     8.803    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 0.456ns (9.458%)  route 4.365ns (90.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 9.681 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.365     2.368    hci0/uart_blk/SR[0]
    SLICE_X35Y23         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.429     9.681    hci0/uart_blk/clk_out1
    SLICE_X35Y23         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.425     9.255    
                         clock uncertainty           -0.094     9.161    
    SLICE_X35Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.756    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.094     9.163    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.758    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.094     9.163    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.758    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.094     9.163    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.758    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.456ns (9.796%)  route 4.199ns (90.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 9.683 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.199     2.201    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.431     9.683    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.425     9.257    
                         clock uncertainty           -0.094     9.163    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405     8.758    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_0_1 rise@11.765ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.456ns (10.052%)  route 4.080ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 9.682 - 11.765 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.565    -2.454    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.456    -1.998 f  rst_reg/Q
                         net (fo=720, routed)         4.080     2.083    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X32Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  EXCLK (IN)
                         net (fo=0)                   0.000    11.765    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.334    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     6.584 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     8.160    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.251 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        1.430     9.682    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X32Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.425     9.256    
                         clock uncertainty           -0.094     9.162    
    SLICE_X32Y23         FDCE (Recov_fdce_C_CLR)     -0.405     8.757    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  6.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.797ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.141ns (8.157%)  route 1.588ns (91.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.588     1.162    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.195    -0.542    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.141ns (8.157%)  route 1.588ns (91.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.588     1.162    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y19         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.821    -0.348    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y19         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.195    -0.542    
    SLICE_X35Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.141ns (8.037%)  route 1.613ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.613     1.188    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.822    -0.347    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.195    -0.541    
    SLICE_X35Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.141ns (8.037%)  route 1.613ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.613     1.188    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X35Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.822    -0.347    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X35Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.541    
    SLICE_X35Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.633    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X33Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.834ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.141ns (7.989%)  route 1.624ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.624     1.199    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X33Y18         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y18         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X33Y18         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.635    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.969%)  route 1.628ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.628     1.203    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.141ns (7.969%)  route 1.628ns (92.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.628     1.203    hci0/uart_blk/uart_rx_blk/SR[0]
    SLICE_X32Y18         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.823    -0.346    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y18         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism             -0.195    -0.540    
    SLICE_X32Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.632    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.872ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.141ns (7.838%)  route 1.658ns (92.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.563    -0.566    clk
    SLICE_X35Y49         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  rst_reg/Q
                         net (fo=720, routed)         1.658     1.233    hci0/uart_blk/uart_tx_blk/SR[0]
    SLICE_X33Y24         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    PLL/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    PLL/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  PLL/inst/clkout1_buf/O
                         net (fo=9734, routed)        0.816    -0.353    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X33Y24         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.195    -0.547    
    SLICE_X33Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.872    





