Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/CDA 4203L/Lab4/vending_machine_testbench_isim_beh.exe -prj C:/Xilinx/CDA 4203L/Lab4/vending_machine_testbench_beh.prj work.vending_machine_testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/CDA 4203L/Lab4/FSM.v" into library work
Analyzing Verilog file "C:/Xilinx/CDA 4203L/Lab4/../../../Users/patri/Documents/GitHub/CDA4203L-TeamLGSB/Lab 4/Sample divider and debouncer/debouncer.v" into library work
Analyzing Verilog file "C:/Xilinx/CDA 4203L/Lab4/../../../Users/patri/Documents/GitHub/CDA4203L-TeamLGSB/Lab 4/Sample divider and debouncer/clock_divider.v" into library work
Analyzing Verilog file "C:/Xilinx/CDA 4203L/Lab4/vending_machine.v" into library work
Analyzing Verilog file "C:/Xilinx/CDA 4203L/Lab4/vending_machine_testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock_divider
Compiling module debouncer
Compiling module FSM
Compiling module vending_machine
Compiling module vending_machine_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Xilinx/CDA 4203L/Lab4/vending_machine_testbench_isim_beh.exe
Fuse Memory Usage: 27884 KB
Fuse CPU Usage: 265 ms
