<rdf:RDF xmlns:api="http://www.elsevier.com/xml/svapi/rdf/dtd/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:skos="http://www.w3.org/2004/02/skos/core#" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/80052968141"><dc:identifier>https://api.elsevier.com/content/abstract/eid/2-s2.0-80052968141</dc:identifier><api:scopusId>80052968141</api:scopusId><api:eid>2-s2.0-80052968141</api:eid><api:pui>51367597</api:pui><prism:doi>10.1007/s10836-011-5219-6</prism:doi><dc:title>Functional verification of DMA controllers</dc:title><prism:issn>09238174</prism:issn><prism:issn>15730727</prism:issn><prism:contentType>Abstract</prism:contentType><prism:aggregationType>Journal</prism:aggregationType><api:srctype>j</api:srctype><api:subtype>ar</api:subtype><api:subtypeDescription>Article</api:subtypeDescription><api:citedbyCount>0</api:citedbyCount><prism:publicationName>Journal of Electronic Testing: Theory and Applications (JETTA)</prism:publicationName><api:sourceId>18040</api:sourceId><prism:volume>27</prism:volume><prism:issueIdentifier>4</prism:issueIdentifier><prism:startingPage>505</prism:startingPage><prism:endingPage>516</prism:endingPage><prism:pageRange>505-516</prism:pageRange><prism:coverDate>2011-08-01</prism:coverDate><prism:copyrightYear>2011</prism:copyrightYear><dc:creator><rdf:Seq><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/13807232300"><api:authid>13807232300</api:authid><api:surname>Grosso</api:surname><api:givenName>Michelangelo</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/37073173200"><api:authid>37073173200</api:authid><api:surname>Perez Holguin</api:surname><api:givenName>Wilson Javier</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60066812"/><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60077378"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/23975045100"><api:authid>23975045100</api:authid><api:surname>Ravotto</api:surname><api:givenName>Danilo</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/9272229000"><api:authid>9272229000</api:authid><api:surname>Sanchez</api:surname><api:givenName>Ernesto</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/57188717230"><api:authid>57188717230</api:authid><api:surname>Reorda</api:surname><api:givenName>Matteo Sonza</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/25825658400"><api:authid>25825658400</api:authid><api:surname>Tonda</api:surname><api:givenName>Alberto</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/36623009900"><api:authid>36623009900</api:authid><api:surname>Medina</api:surname><api:givenName>Jaime Velasco</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60066812"/></api:Author></rdf:li></rdf:Seq></dc:creator><dc:subject rdf:resource="http://data.elsevier.com/vocabulary/ASJC/2208"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/80052961215"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/66149139438"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/34547414871"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0003885421"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/46749109634"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0034878740"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/58249116159"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0003906698"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84954416197"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0003065779"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/77958148311"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/78049312328"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/33645914723"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84924158473"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/77952722451"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949104470"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/27644547650"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/77952351246"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/27644598126"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0035392814"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/77958068325"/><prism:keyword>Design verification</prism:keyword><prism:keyword>DMA Controller</prism:keyword><prism:keyword>Set stimuli generation</prism:keyword><prism:keyword>Test program</prism:keyword><api:scopusPage rdf:resource="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=80052968141&amp;origin=inward"/></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"><api:afid>60012162</api:afid><skos:prefLabel>Politecnico di Torino</skos:prefLabel></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/affiliation/affiliation_id/60066812"><api:afid>60066812</api:afid><skos:prefLabel>Universidad del Valle</skos:prefLabel></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/affiliation/affiliation_id/60077378"><api:afid>60077378</api:afid><skos:prefLabel>Universidad Pedagogica y Tecnologica de Colombia</skos:prefLabel></rdf:Description><rdf:Description rdf:about="http://data.elsevier.com/vocabulary/ASJC/2208"><api:code>2208</api:code><api:abbrev>ENGI</api:abbrev><skos:prefLabel>Electrical and Electronic Engineering</skos:prefLabel><skos:altLabel>Engineering</skos:altLabel></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/80052961215"><api:scopusId>80052961215</api:scopusId><prism:publicationName>8051 IP Core Circuit Description (VHDL): Oregano Systems Web Site</prism:publicationName></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/66149139438"><api:scopusId>66149139438</api:scopusId><dc:title>Test program generation for communication peripherals in processor-based SoC devices</dc:title><prism:publicationName>IEEE Design &amp; Test of Computers</prism:publicationName><prism:publicationYear>2009</prism:publicationYear><prism:volume>26</prism:volume><prism:startingPage>52</prism:startingPage><prism:endingPage>63</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/34547414871"><api:scopusId>34547414871</api:scopusId><dc:title>Functional processor-based testing of communication peripherals in systems-on-chip</dc:title><prism:publicationName>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</prism:publicationName><prism:publicationYear>2007</prism:publicationYear><prism:volume>15</prism:volume><prism:startingPage>971</prism:startingPage><prism:endingPage>975</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0003885421"><api:scopusId>0003885421</api:scopusId><prism:publicationName>Writing Testbenches: Functional Verification of HDL Models</prism:publicationName><prism:publicationYear>2003</prism:publicationYear><prism:startingPage>512</prism:startingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/46749109634"><api:scopusId>46749109634</api:scopusId><dc:title>An automated methodology for cogeneration of test blocks for peripheral cores</dc:title><prism:publicationName>IEEE Int'l On-Line Testing Symposium</prism:publicationName><prism:publicationYear>2007</prism:publicationYear><prism:startingPage>265</prism:startingPage><prism:endingPage>270</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0034878740"><api:scopusId>0034878740</api:scopusId><dc:title>A genetic approach to automatic bias generation for biased random instruction generation</dc:title><prism:publicationName>Proceedings of the IEEE Conference on Evolutionary Computation, ICEC</prism:publicationName><prism:publicationYear>2001</prism:publicationYear><prism:volume>1</prism:volume><prism:startingPage>442</prism:startingPage><prism:endingPage>448</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/58249116159"><api:scopusId>58249116159</api:scopusId><dc:title>Comparison of Bayesian networks and data mining for coverage directed verification category simulation-based verification</dc:title><prism:publicationName>High-Level Design Validation and Test Workshop, Eighth IEEE International</prism:publicationName><prism:publicationYear>2003</prism:publicationYear><prism:startingPage>91</prism:startingPage><prism:endingPage>95</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0003906698"><api:scopusId>0003906698</api:scopusId><prism:publicationName>Essentials of Electronic Testing for Digital, Memory, and Mixed-signal VLSI Circuits</prism:publicationName><prism:publicationYear>2000</prism:publicationYear></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84954416197"><api:scopusId>84954416197</api:scopusId><dc:title>Semi-formal test generation and resolving a temporal abstraction problem in practice: Industrial application</dc:title><prism:publicationName>IEEE/ACM Design Automation Conference</prism:publicationName><prism:publicationYear>2003</prism:publicationYear><prism:startingPage>699</prism:startingPage><prism:endingPage>704</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0003065779"><api:scopusId>0003065779</api:scopusId><prism:publicationName>Toward A Theory of Testing: Data Selection Criteria, Current Trends in Programming Methodology</prism:publicationName><prism:publicationYear>1977</prism:publicationYear><prism:volume>2</prism:volume><prism:startingPage>44</prism:startingPage><prism:endingPage>79</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/77958148311"><api:scopusId>77958148311</api:scopusId><dc:title>Functional test generation for DMA controllers</dc:title><prism:publicationName>11th Latin American Test Workshop (LATW 2010)</prism:publicationName><prism:publicationYear>2010</prism:publicationYear><prism:startingPage>1</prism:startingPage><prism:endingPage>6</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/78049312328"><api:scopusId>78049312328</api:scopusId><dc:title>A software-based self-test methodology for system peripherals</dc:title><prism:publicationName>15th IEEE European Test Symposium (ETS'10)</prism:publicationName><prism:publicationYear>2010</prism:publicationYear><prism:startingPage>195</prism:startingPage><prism:endingPage>200</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/33645914723"><api:scopusId>33645914723</api:scopusId><prism:publicationName>Functional Verification Coverage Measurement and Analysis</prism:publicationName><prism:publicationYear>2004</prism:publicationYear></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84924158473"><api:scopusId>84924158473</api:scopusId><prism:publicationName>Practical Design Verification</prism:publicationName><prism:publicationYear>2009</prism:publicationYear><prism:startingPage>276</prism:startingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/77952722451"><api:scopusId>77952722451</api:scopusId><dc:title>Microprocessor software-based self-testing</dc:title><prism:publicationName>Design &amp; Test of Computers, IEEE</prism:publicationName><prism:publicationYear>2010</prism:publicationYear><prism:volume>27</prism:volume><prism:startingPage>4</prism:startingPage><prism:endingPage>19</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949104470"><api:scopusId>70949104470</api:scopusId><dc:title>Design validation of multithreaded architectures using concurrent threads evolution</dc:title><prism:publicationName>IEEE 22nd Annual Symposium on Integrated Circuits and System Design</prism:publicationName><prism:publicationYear>2009</prism:publicationYear></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/27644547650"><api:scopusId>27644547650</api:scopusId><prism:publicationName>Combined Coverage Verification Speeds Verification</prism:publicationName><prism:publicationYear>2003</prism:publicationYear></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/77952351246"><api:scopusId>77952351246</api:scopusId><dc:title>CPU testability in embedded systems</dc:title><prism:publicationName>Proc of IEEE Int Symp Delta</prism:publicationName><prism:publicationYear>2010</prism:publicationYear><prism:startingPage>108</prism:startingPage><prism:endingPage>112</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/27644598126"><api:scopusId>27644598126</api:scopusId><dc:title>Comparing two testbench methods for hierarchical functional verification of a bluetooth baseband adaptor</dc:title><prism:publicationName>CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis</prism:publicationName><prism:publicationYear>2005</prism:publicationYear><prism:startingPage>327</prism:startingPage><prism:endingPage>332</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0035392814"><api:scopusId>0035392814</api:scopusId><dc:title>Coverage metrics for functional validation of hardware designs</dc:title><prism:publicationName>IEEE Design and Test of Computers</prism:publicationName><prism:publicationYear>2001</prism:publicationYear><prism:volume>18</prism:volume><prism:startingPage>36</prism:startingPage><prism:endingPage>45</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/77958068325"><api:scopusId>77958068325</api:scopusId><dc:title>Functional verification of memory controller based on the hierarchical test bench</dc:title><prism:publicationName>Macroelectronics and Computer</prism:publicationName><prism:publicationYear>1998</prism:publicationYear><prism:startingPage>25</prism:startingPage><prism:endingPage>28</prism:endingPage></rdf:Description></rdf:RDF>