[
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "cf1fa85d203028c42225932f70c2448cef647aa4",
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/trees/cf1fa85d203028c42225932f70c2448cef647aa4"
  },
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "617a6ede22d1c2c5df5be30e25fd46c076284921",
    "size": 647,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/617a6ede22d1c2c5df5be30e25fd46c076284921"
  },
  {
    "path": ".vscode",
    "mode": "040000",
    "type": "tree",
    "sha": "046370b9a3130590b9f21f0a58cf1f7f8b91230a",
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/trees/046370b9a3130590b9f21f0a58cf1f7f8b91230a"
  },
  {
    "path": "3dmodels",
    "mode": "040000",
    "type": "tree",
    "sha": "e8e886177cc18d441ed1e1a74ef9aa4d49e0cc87",
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/trees/e8e886177cc18d441ed1e1a74ef9aa4d49e0cc87"
  },
  {
    "path": "Archived-Symbols-Footprints",
    "mode": "040000",
    "type": "tree",
    "sha": "17303ca2b5ef88b07eea0c393ce980fabaa2c081",
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/trees/17303ca2b5ef88b07eea0c393ce980fabaa2c081"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "d27a40a974f7d7dbea18965ef6aca1504f6ca930",
    "size": 1062,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/d27a40a974f7d7dbea18965ef6aca1504f6ca930"
  },
  {
    "path": "LLM-Check-Pinswaps.ipynb",
    "mode": "100644",
    "type": "blob",
    "sha": "db55210eb167c2395b5c8e53881651e256adee62",
    "size": 13790,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/db55210eb167c2395b5c8e53881651e256adee62"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "af6b125ce389746e9b4bb10a3482c911f2e3e8f2",
    "size": 4096,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/af6b125ce389746e9b4bb10a3482c911f2e3e8f2"
  },
  {
    "path": "autoLibrarySymbols.py",
    "mode": "100644",
    "type": "blob",
    "sha": "c6447425ff6fa114da473f5516066653ae15f5a2",
    "size": 38846,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/c6447425ff6fa114da473f5516066653ae15f5a2"
  },
  {
    "path": "footprints",
    "mode": "040000",
    "type": "tree",
    "sha": "ddb949f1817c39d0a0c7dcbf6a3a58af83cf40f4",
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/trees/ddb949f1817c39d0a0c7dcbf6a3a58af83cf40f4"
  },
  {
    "path": "handmadeLibrarySymbols.py",
    "mode": "100644",
    "type": "blob",
    "sha": "38f7e9b8d54796b13639a19a25823f74631000dc",
    "size": 5749,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/38f7e9b8d54796b13639a19a25823f74631000dc"
  },
  {
    "path": "images",
    "mode": "040000",
    "type": "tree",
    "sha": "091ba4e17c4da40984112da2b9e965254c9ab109",
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/trees/091ba4e17c4da40984112da2b9e965254c9ab109"
  },
  {
    "path": "libraryCreatorScript.ipynb",
    "mode": "100644",
    "type": "blob",
    "sha": "2a43aad539c3a93227090eb9ad6dad6ed64559c3",
    "size": 10847,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/2a43aad539c3a93227090eb9ad6dad6ed64559c3"
  },
  {
    "path": "libraryCreatorScript.py",
    "mode": "100644",
    "type": "blob",
    "sha": "d76656b818f242734dbc9f4ea34093d16b23fe83",
    "size": 32009,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/d76656b818f242734dbc9f4ea34093d16b23fe83"
  },
  {
    "path": "metadata.json",
    "mode": "100644",
    "type": "blob",
    "sha": "9f46375134e946c4c73b131a5dd94053dc3924a3",
    "size": 1113,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/9f46375134e946c4c73b131a5dd94053dc3924a3"
  },
  {
    "path": "packageTools.py",
    "mode": "100644",
    "type": "blob",
    "sha": "ed794c4cdf5e37dadfbc600949fbd9164e78c7d8",
    "size": 1667,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/ed794c4cdf5e37dadfbc600949fbd9164e78c7d8"
  },
  {
    "path": "pyproject.toml",
    "mode": "100644",
    "type": "blob",
    "sha": "e34796ec5fa2c37e813322393a39d0802d2ddc99",
    "size": 30,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/e34796ec5fa2c37e813322393a39d0802d2ddc99"
  },
  {
    "path": "requirements.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "9fc2217a859370db5f68823515096a8bc841f4e4",
    "size": 30,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/9fc2217a859370db5f68823515096a8bc841f4e4"
  },
  {
    "path": "resources",
    "mode": "040000",
    "type": "tree",
    "sha": "f7a5089743addb63c123296245a3eff6752544f1",
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/trees/f7a5089743addb63c123296245a3eff6752544f1"
  },
  {
    "path": "symbols",
    "mode": "040000",
    "type": "tree",
    "sha": "a6ea8a2792cbba3b3ad30653d7b0c58667fb481b",
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/trees/a6ea8a2792cbba3b3ad30653d7b0c58667fb481b"
  },
  {
    "path": "venv_setup.md",
    "mode": "100644",
    "type": "blob",
    "sha": "c725ccc288251912ebdb5e93dc917931b18111d7",
    "size": 1031,
    "url": "https://api.github.com/repos/CDFER/JLCPCB-Kicad-Library/git/blobs/c725ccc288251912ebdb5e93dc917931b18111d7"
  }
]