
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar  1 23:44:52 2025
Host:		ieng6-ece-14.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat fullchip
exclude_path_collection 0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar  1 23:45:15 2025
viaInitial ends at Sat Mar  1 23:45:15 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=0.42min, fe_mem=469.2M) ***
*** Begin netlist parsing (mem=469.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 476.199M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=476.2M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1752 modules.
** info: there are 22327 stdCell insts.

*** Memory Usage v#1 (Current mem = 545.031M, initial mem = 152.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc' ...
Current (total cpu=0:00:14.8, real=0:00:27.0, peak res=317.1M, current mem=680.8M)
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'reset]' (File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc, Line 12).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'reset]' (File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc, Line 12).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc, Line 12).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc, Line 12).

INFO (CTE): Reading of timing constraints file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/fullchip.sdc completed, with 2 Warnings and 2 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=332.3M, current mem=698.0M)
Current (total cpu=0:00:14.8, real=0:00:27.0, peak res=332.3M, current mem=698.0M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.fp.gz (mem = 702.0M).
*info: reset 24862 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 923600 918400)
 ... processed partition successfully.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 702.0M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.place.gz" ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=716.9M) ***
Total net length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 3.033e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Sat Mar  1 20:43:21 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 24741 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=743.5M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.def.gz', current time is Sat Mar  1 23:45:20 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.def.gz' is parsed, current time is Sat Mar  1 23:45:20 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/fullchip.congmap.gz ...
'set_default_switching_activity' finished successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 2231 warning(s), 2 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5024 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Estimated cell power/ground rail width = 0.365 um
Begin checking placement ... (start mem=943.0M, init mem=943.0M)
*info: Placed = 62017         
*info: Unplaced = 0           
Placement Density:98.91%(191921/194039)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.1; mem=946.2M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 212058.560um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA12_1cut    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut    1.500    0.030    0.046    false
  M3-M4    VIA34_1cut    1.500    0.030    0.046    false
  M4-M5    VIA45_1cut    1.500    0.030    0.046    false
  M5-M6    VIA56_1cut    1.500    0.028    0.043    false
  M6-M7    VIA67_1cut    0.220    0.099    0.022    false
  M7-M8    VIA78_1cut    0.220    0.119    0.026    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24737  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24737 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24737 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 5.403582e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86259
[NR-eagl] Layer2(M2)(V) length: 2.256537e+05um, number of vias: 126246
[NR-eagl] Layer3(M3)(H) length: 2.402859e+05um, number of vias: 5034
[NR-eagl] Layer4(M4)(V) length: 8.780466e+04um, number of vias: 0
[NR-eagl] Total length: 5.537443e+05um, number of vias: 217539
[NR-eagl] End Peak syMemory usage = 1121.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.96 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 212058.560um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5024
    Delay constrained sinks:     5024
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:00:32.4 mem=1176.8M) ***
Total net bbox length = 4.499e+05 (1.905e+05 2.594e+05) (ext = 2.369e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.499e+05 (1.905e+05 2.594e+05) (ext = 2.369e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1176.8MB
*** Finished refinePlace (0:00:32.5 mem=1176.8M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2.02,2.538)            1
      [2.538,3.056)           1
      [3.056,3.574)           0
      [3.574,4.092)           3
      [4.092,4.61)            2
      [4.61,5.128)            0
      [5.128,5.646)           1
      [5.646,6.164)           0
      [6.164,6.682)           1
      [6.682,7.2)             2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          7.2          (321.707,232.118)    (321.707,224.917)    ccl clock buffer, uid:A16ff3 (a lib_cell CKBD16) at (319.200,224.200), in power domain auto-default
          7.2          (122.692,101.082)    (122.692,93.882)     ccl clock buffer, uid:A16da1 (a lib_cell CKBD16) at (119.600,92.800), in power domain auto-default
          6.35         (122.692,93.882)     (122.108,88.118)     ccl clock buffer, uid:A16db1 (a lib_cell CKBD16) at (119.600,87.400), in power domain auto-default
          5.2          (234.093,320.683)    (232.493,324.283)    ccl clock buffer, uid:A16fee (a lib_cell CKBD16) at (229.400,323.200), in power domain auto-default
          4.6          (208.907,102.517)    (209.907,106.118)    ccl clock buffer, uid:A16da3 (a lib_cell CKBD16) at (207.400,105.400), in power domain auto-default
          4.2          (122.692,147.882)    (123.293,144.282)    ccl clock buffer, uid:A16da9 (a lib_cell CKBD16) at (120.200,143.200), in power domain auto-default
          3.6          (122.692,101.082)    (122.692,104.683)    ccl clock buffer, uid:A17059 (a lib_cell CKBD16) at (119.600,103.600), in power domain auto-default
          3.6          (323.692,230.683)    (323.692,234.282)    ccl clock buffer, uid:A16f7c (a lib_cell CKBD16) at (320.600,233.200), in power domain auto-default
          3.6          (323.493,101.082)    (323.493,104.683)    ccl clock buffer, uid:A16f7a (a lib_cell CKBD16) at (320.400,103.600), in power domain auto-default
          2.75         (323.908,52.117)     (324.493,54.282)     ccl clock buffer, uid:A16f7b (a lib_cell CKBD16) at (321.400,53.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.468pF, leaf=4.101pF, total=4.569pF
      wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.089),top(nil), margined worst slew is leaf(0.103),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.270, avg=0.249, sd=0.012], skew [0.063 vs 0.057*, 99.4% {0.220, 0.248, 0.270}] (wid=0.035 ws=0.029) (gid=0.248 gs=0.063)
    Clock network insertion delays are now [0.207ns, 0.270ns] average 0.249ns std.dev 0.012ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1144.594M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
  Rebuilding timing graph   cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
    skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
  Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
      wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
    Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
      wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
    Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
      wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
    Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
      wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
    Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
      wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
    Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
      wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
    Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=4.122pF, total=4.595pF
      wire lengths   : top=0.000um, trunk=3119.295um, leaf=22727.905um, total=25847.200um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.207, max=0.271, avg=0.249, sd=0.012], skew [0.064 vs 0.057*, 99.4% {0.221, 0.249, 0.271}] (wid=0.035 ws=0.029) (gid=0.249 gs=0.063)
    Clock network insertion delays are now [0.207ns, 0.271ns] average 0.249ns std.dev 0.012ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 418 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
      gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
      wire capacitance : top=0.000pF, trunk=0.489pF, leaf=4.122pF, total=4.612pF
      wire lengths   : top=0.000um, trunk=3223.420um, leaf=22727.905um, total=25951.325um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.218, max=0.268, avg=0.254, sd=0.008], skew [0.050 vs 0.057, 99.8% {0.226, 0.255, 0.268}] (wid=0.037 ws=0.028) (gid=0.251 gs=0.064)
    Clock network insertion delays are now [0.218ns, 0.268ns] average 0.254ns std.dev 0.008ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
      gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
      wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
      wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
    Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
      gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
      wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
      wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
    Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=86, i=0, cg=0, l=0, total=86
          cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
          gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
          wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
          wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
          sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
      gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
      wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
      wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
    Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=86, i=0, cg=0, l=0, total=86
    cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
    gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
    wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
    wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
    sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
    skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
  Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
      gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
      wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
      wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
    Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=86, i=0, cg=0, l=0, total=86
          cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
          gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
          wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
          wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
          sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
      gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
      wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
      wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
    Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
      gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
      wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
      wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
    Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
      gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
      wire capacitance : top=0.000pF, trunk=0.487pF, leaf=4.124pF, total=4.611pF
      wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.080),top(nil), margined worst slew is leaf(0.104),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
    Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1113.348M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
  Rebuilding timing graph   cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
  Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.080),top(nil), margined worst slew is leaf(0.105),trunk(0.080),top(nil)
    skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
  Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=669.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=669.600um^2
      gate capacitance : top=0.000pF, trunk=0.370pF, leaf=4.206pF, total=4.576pF
      wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
      wire lengths   : top=0.000um, trunk=3218.685um, leaf=22733.252um, total=25951.937um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.080),top(nil), margined worst slew is leaf(0.105),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.248, max=0.278, avg=0.264, sd=0.007], skew [0.029 vs 0.057, 100% {0.248, 0.264, 0.278}] (wid=0.034 ws=0.024) (gid=0.254 gs=0.028)
    Clock network insertion delays are now [0.248ns, 0.278ns] average 0.264ns std.dev 0.007ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.576pF fall=4.561pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.570pF fall=4.555pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
      gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
      wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
      wire lengths   : top=0.000um, trunk=3219.868um, leaf=22731.472um, total=25951.340um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.249, max=0.281, avg=0.267, sd=0.007], skew [0.032 vs 0.057, 100% {0.249, 0.267, 0.281}] (wid=0.034 ws=0.024) (gid=0.270 gs=0.045)
    Clock network insertion delays are now [0.249ns, 0.281ns] average 0.267ns std.dev 0.007ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2781.86 -> 2813}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
      gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
      wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
      wire lengths   : top=0.000um, trunk=3219.868um, leaf=22731.472um, total=25951.340um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.249, max=0.281, avg=0.267, sd=0.007], skew [0.032 vs 0.057, 100% {0.249, 0.267, 0.281}] (wid=0.034 ws=0.024) (gid=0.270 gs=0.045)
    Clock network insertion delays are now [0.249ns, 0.281ns] average 0.267ns std.dev 0.007ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
      gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
      wire capacitance : top=0.000pF, trunk=0.488pF, leaf=4.124pF, total=4.612pF
      wire lengths   : top=0.000um, trunk=3219.868um, leaf=22731.472um, total=25951.340um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.095),top(nil), margined worst slew is leaf(0.105),trunk(0.095),top(nil)
      skew_group clk/CON: insertion delay [min=0.249, max=0.281, avg=0.267, sd=0.007], skew [0.032 vs 0.057, 100% {0.249, 0.267, 0.281}] (wid=0.034 ws=0.024) (gid=0.270 gs=0.045)
    Clock network insertion delays are now [0.249ns, 0.281ns] average 0.267ns std.dev 0.007ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2781.86 -> 2813}
  Improving insertion delay done.
  Total capacitance is (rise=9.182pF fall=9.167pF), of which (rise=4.612pF fall=4.612pF) is wire, and (rise=4.570pF fall=4.555pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:00:52.0 mem=1178.6M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1178.6MB
*** Finished refinePlace (0:00:52.0 mem=1178.6M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:00:52.1 mem=1178.6M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1178.6MB
*** Finished refinePlace (0:00:52.1 mem=1178.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        87 (unrouted=87, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 24736 (unrouted=0, trialRouted=24736, noStatus=0, routed=0, fixed=0)
(Not counting 4119 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1180.918M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 87 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 87 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  1 23:46:17 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 28940 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16d9e core_instance/kmem_instance/U549. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da1 core_instance/qmem_instance/U676. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da2 core_instance/mac_array_instance/col_idx_1__mac_col_inst/U43. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da3 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_165_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da4 core_instance/kmem_instance/U495. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da6 core_instance/kmem_instance/U481. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da6 core_instance/kmem_instance/U702. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da7 core_instance/mac_array_instance/col_idx_1__mac_col_inst/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da9 core_instance/qmem_instance/U97. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da9 core_instance/qmem_instance/U295. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16daa core_instance/qmem_instance/U443. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dab core_instance/qmem_instance/U599. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dac core_instance/qmem_instance/U447. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dae core_instance/qmem_instance/U370. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16daf core_instance/psum_mem_instance/U408. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db0 core_instance/kmem_instance/U714. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db1 core_instance/qmem_instance/U383. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db2 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db2 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db3 core_instance/qmem_instance/U325. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 92 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 921.06 (MB), peak = 953.51 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar  1 23:46:33 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar  1 23:46:34 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2216          79       23562    92.35%
#  Metal 2        V        2225          84       23562     1.30%
#  Metal 3        H        2295           0       23562     0.08%
#  Metal 4        V        1993         316       23562     0.00%
#  --------------------------------------------------------------
#  Total                   8729       5.19%  94248    23.43%
#
#  87 nets (0.30%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.20 (MB), peak = 953.51 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 943.47 (MB), peak = 953.51 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 944.34 (MB), peak = 953.51 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 944.57 (MB), peak = 953.51 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 944.57 (MB), peak = 953.51 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4119 (skipped).
#Total number of selected nets for routing = 87.
#Total number of unselected nets (but routable) for routing = 24736 (skipped).
#Total number of nets in the design = 28942.
#
#24736 skipped nets do not have any wires.
#87 routable nets have only global wires.
#87 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87               0  
#------------------------------------------------
#        Total                 87               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87           24736  
#------------------------------------------------
#        Total                 87           24736  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     22(0.09%)     12(0.05%)   (0.15%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      8(0.03%)      0(0.00%)   (0.03%)
#  ----------------------------------------------
#     Total     30(0.04%)     12(0.02%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.09% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 26937 um.
#Total half perimeter of net bounding box = 9453 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 840 um.
#Total wire length on LAYER M3 = 14871 um.
#Total wire length on LAYER M4 = 11226 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13512
#Up-Via Summary (total 13512):
#           
#-----------------------
#  Metal 1         5196
#  Metal 2         4601
#  Metal 3         3715
#-----------------------
#                 13512 
#
#Total number of involved priority nets 87
#Maximum src to sink distance for priority net 330.2
#Average of max src_to_sink distance for priority net 103.2
#Average of ave src_to_sink distance for priority net 59.6
#Max overcon = 2 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.03%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 944.62 (MB), peak = 953.51 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 930.85 (MB), peak = 953.51 (MB)
#Start Track Assignment.
#Done with 3605 horizontal wires in 2 hboxes and 2947 vertical wires in 2 hboxes.
#Done with 51 horizontal wires in 2 hboxes and 37 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 30284 um.
#Total half perimeter of net bounding box = 9453 um.
#Total wire length on LAYER M1 = 2931 um.
#Total wire length on LAYER M2 = 854 um.
#Total wire length on LAYER M3 = 14760 um.
#Total wire length on LAYER M4 = 11738 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13512
#Up-Via Summary (total 13512):
#           
#-----------------------
#  Metal 1         5196
#  Metal 2         4601
#  Metal 3         3715
#-----------------------
#                 13512 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 945.57 (MB), peak = 953.51 (MB)
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 42.43 (MB)
#Total memory = 945.61 (MB)
#Peak memory = 953.51 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.2% of the total area was rechecked for DRC, and 78.5% required routing.
#    number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 968.77 (MB), peak = 972.49 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.86 (MB), peak = 972.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 27016 um.
#Total half perimeter of net bounding box = 9453 um.
#Total wire length on LAYER M1 = 14 um.
#Total wire length on LAYER M2 = 1156 um.
#Total wire length on LAYER M3 = 14149 um.
#Total wire length on LAYER M4 = 11697 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14924
#Total number of multi-cut vias = 84 (  0.6%)
#Total number of single cut vias = 14840 ( 99.4%)
#Up-Via Summary (total 14924):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5087 ( 98.4%)        84 (  1.6%)       5171
#  Metal 2        4961 (100.0%)         0 (  0.0%)       4961
#  Metal 3        4792 (100.0%)         0 (  0.0%)       4792
#-----------------------------------------------------------
#                14840 ( 99.4%)        84 (  0.6%)      14924 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = -9.90 (MB)
#Total memory = 935.71 (MB)
#Peak memory = 972.49 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = -9.90 (MB)
#Total memory = 935.71 (MB)
#Peak memory = 972.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:57
#Elapsed time = 00:00:56
#Increased memory = 54.96 (MB)
#Total memory = 906.65 (MB)
#Peak memory = 972.49 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  1 23:47:13 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 87 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000          65
       100.000     150.000          16
       150.000     200.000           1
       200.000     250.000           2
       250.000     300.000           1
       300.000     350.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           8
        0.000      20.000          41
       20.000      40.000          26
       40.000      60.000           6
       60.000      80.000           4
       80.000     100.000           1
      100.000     120.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_206 (74 terminals)
    Guided length:  max path =    58.273um, total =   298.070um
    Routed length:  max path =   122.600um, total =   330.920um
    Deviation:      max path =   110.391%,  total =    11.021%

    Net core_instance/CTS_223 (61 terminals)
    Guided length:  max path =    61.218um, total =   274.433um
    Routed length:  max path =   114.600um, total =   318.640um
    Deviation:      max path =    87.201%,  total =    16.109%

    Net core_instance/CTS_215 (75 terminals)
    Guided length:  max path =    72.582um, total =   313.572um
    Routed length:  max path =   130.200um, total =   370.300um
    Deviation:      max path =    79.382%,  total =    18.091%

    Net core_instance/CTS_240 (101 terminals)
    Guided length:  max path =    58.705um, total =   363.820um
    Routed length:  max path =    97.800um, total =   417.040um
    Deviation:      max path =    66.596%,  total =    14.628%

    Net core_instance/CTS_232 (86 terminals)
    Guided length:  max path =    82.377um, total =   353.980um
    Routed length:  max path =   133.200um, total =   402.880um
    Deviation:      max path =    61.695%,  total =    13.814%

    Net core_instance/CTS_189 (59 terminals)
    Guided length:  max path =    65.015um, total =   249.860um
    Routed length:  max path =   104.600um, total =   277.680um
    Deviation:      max path =    60.886%,  total =    11.134%

    Net core_instance/CTS_228 (66 terminals)
    Guided length:  max path =    51.530um, total =   287.370um
    Routed length:  max path =    81.600um, total =   317.620um
    Deviation:      max path =    58.354%,  total =    10.526%

    Net core_instance/CTS_195 (73 terminals)
    Guided length:  max path =    78.088um, total =   308.243um
    Routed length:  max path =   122.400um, total =   342.700um
    Deviation:      max path =    56.747%,  total =    11.179%

    Net core_instance/CTS_208 (55 terminals)
    Guided length:  max path =    75.030um, total =   290.925um
    Routed length:  max path =   117.400um, total =   332.180um
    Deviation:      max path =    56.471%,  total =    14.181%

    Net core_instance/CTS_237 (81 terminals)
    Guided length:  max path =    65.095um, total =   278.725um
    Routed length:  max path =   101.200um, total =   321.520um
    Deviation:      max path =    55.465%,  total =    15.354%

Set FIXED routing status on 87 net(s)
Set FIXED placed status on 86 instance(s)
Net route status summary:
  Clock:        87 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=87)
  Non-clock: 24736 (unrouted=24736, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4119 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 87  numPreroutedWires = 15977
[NR-eagl] Read numTotalNets=24823  numIgnoredNets=87
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 24736 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 24736 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 5.201460e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.04% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.420000e+01um, number of vias: 86406
[NR-eagl] Layer2(M2)(V) length: 2.196427e+05um, number of vias: 122802
[NR-eagl] Layer3(M3)(H) length: 2.440708e+05um, number of vias: 9655
[NR-eagl] Layer4(M4)(V) length: 9.591506e+04um, number of vias: 0
[NR-eagl] Total length: 5.596427e+05um, number of vias: 218863
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1176.070M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        133.714      134.100      1.003     189.100      189.646      1.000      1.003         0.997
    S->S Wire Res.       Ohm       148.558      150.478      1.013     210.093      212.809      1.000      1.013         0.987
    S->S Wire Res./um    Ohm         0.556        0.561      1.010       0.786        0.793      1.000      1.010         0.990
    Total Wire Len.      um        133.714      134.100      1.003     189.100      189.646      1.000      1.003         0.997
    Trans. Time          ns          0.006        0.006      0.992       0.009        0.009      1.000      0.992         1.008
    Wire Cap.            fF         20.884       20.705      0.991      29.535       29.281      1.000      0.991         1.009
    Wire Cap./um         fF          0.078        0.077      0.989       0.110        0.109      1.000      0.989         1.012
    Wire Delay           ns          0.003        0.003      0.952       0.004        0.004      1.000      0.952         1.051
    Wire Skew            ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.084        0.086      1.022      0.010         0.010      0.997      1.027         0.967
    S->S Wire Len.       um         78.855       85.391      1.083     60.816        63.165      0.993      1.031         0.956
    S->S Wire Res.       Ohm        97.134      107.030      1.102     67.622        72.324      0.991      1.060         0.926
    S->S Wire Res./um    Ohm         1.381        1.378      0.998      0.341         0.299      0.953      0.836         1.088
    Total Wire Len.      um        369.055      396.550      1.075     94.439       102.490      0.999      1.084         0.920
    Trans. Time          ns          0.079        0.082      1.037      0.009         0.009      0.996      0.989         1.003
    Wire Cap.            fF         55.767       59.605      1.069     12.997        14.232      0.997      1.092         0.910
    Wire Cap./um         fF          0.152        0.151      0.994      0.004         0.003      0.951      0.793         1.141
    Wire Delay           ns          0.003        0.004      1.248      0.003         0.003      0.951      1.123         0.806
    Wire Skew            ns          0.005        0.006      1.224      0.003         0.003      0.958      0.979         0.937
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.095        0.095      0.996      0.005         0.005      0.977      0.959         0.996
    S->S Wire Len.       um         43.970       54.377      1.237     21.961        26.943      0.863      1.059         0.704
    S->S Wire Res.       Ohm        70.423       78.307      1.112     30.438        35.492      0.846      0.986         0.725
    S->S Wire Res./um    Ohm         1.711        1.508      0.881      0.383         0.233      0.820      0.498         1.350
    Total Wire Len.      um        291.429      302.249      1.037     66.619        67.992      0.991      1.011         0.971
    Trans. Time          ns          0.092        0.092      1.002      0.008         0.008      0.987      0.988         0.986
    Wire Cap.            fF         52.868       51.863      0.981     12.294        11.794      0.992      0.952         1.034
    Wire Cap./um         fF          0.181        0.171      0.946      0.008         0.005      0.965      0.686         1.358
    Wire Delay           ns          0.004        0.005      1.350      0.002         0.002      0.772      0.980         0.608
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1705f/I        4.839
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M3                           220.035um    220.400um        1.599         0.282         0.451
    M4                            47.392um     47.800um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%     100.000%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e6e/I       -171.429
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f7f/I       -132.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e6d/I       -105.263
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f83/I       -103.030
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f76/I        -91.892
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.200um       1.787         0.272         0.487
    M2                              0.000um       8.600um       1.599         0.282         0.451
    M3                           1270.622um    1368.400um       1.599         0.282         0.451
    M4                           1681.818um    1794.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.691%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------------------
    Route Sink Pin                                                     Difference (%)
    ---------------------------------------------------------------------------------
    core_instance/psum_mem_instance/memory3_reg_9_/CP                     -857.143
    core_instance/ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/CP        -727.273
    core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/CP       -725.000
    core_instance/ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/CP        -650.000
    core_instance/psum_mem_instance/memory4_reg_9_/CP                     -633.333
    ---------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       13.000um       1.787         0.272         0.487
    M2                               0.000um     1147.000um       1.599         0.282         0.451
    M3                           11100.110um    12560.000um       1.599         0.282         0.451
    M4                           11631.362um     9855.400um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        95.080%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/CTS_207:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      86            25.800um         86
    M3                   163.847um      86           188.200um         78
    M4                   156.303um     124           135.200um         67
    -------------------------------------------------------------------------
    Totals               319.000um     296           348.000um        231
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.104ns       0.107ns         -             -
    S->WS Wire Len.       32.765um      75.400um         -             -
    S->WS Wire Res.       56.667Ohm    105.329Ohm        -             -
    Wire Cap.             61.093fF      61.580fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/kmem_instance/memory4_reg_6_/CP.
    Post-route worst sink: core_instance/kmem_instance/Q_reg_23_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dae.
    Driver fanout: 85.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/mac_array_instance/CTS_52:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      53             5.400um         53
    M3                   136.572um      53           172.000um         52
    M4                   125.478um      68           103.200um         54
    -------------------------------------------------------------------------
    Totals               261.000um     174           280.000um        159
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.104ns       0.107ns         -             -
    S->WS Wire Len.       38.733um      36.200um         -             -
    S->WS Wire Res.       66.163Ohm     56.657Ohm        -             -
    Wire Cap.             46.988fF      48.746fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/C-
    P.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/C-
    P.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16ff1.
    Driver fanout: 52.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_233:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      58            17.000um         58
    M3                   118.778um      58           131.200um         56
    M4                   109.653um      86            94.600um         50
    -------------------------------------------------------------------------
    Totals               227.000um     202           242.000um        164
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.104ns       0.105ns         -             -
    S->WS Wire Len.       20.745um      25.800um         -             -
    S->WS Wire Res.       34.583Ohm     42.335Ohm        -             -
    Wire Cap.             42.930fF      42.450fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/memory4_reg_70_/CP.
    Post-route worst sink:
    core_instance/psum_mem_instance/memory4_reg_70_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f8a.
    Driver fanout: 57.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       3          0%        -         2          2%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      11          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4987         98%       ER        84         89%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      36          1%        -         3          3%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      40          1%        -         5          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4866        100%       ER        94        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4579        100%       ER       213        100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
      gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
      wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
      wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=3, worst=[0.002ns, 0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.107),trunk(0.098),top(nil), margined worst slew is leaf(0.107),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.253, max=0.287, avg=0.272, sd=0.007], skew [0.035 vs 0.057, 100% {0.253, 0.272, 0.287}] (wid=0.039 ws=0.029) (gid=0.273 gs=0.045)
    Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1345.08 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1345.1M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
      Rebuilding timing graph   cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=3, worst=[0.002ns, 0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=86, i=0, cg=0, l=0, total=86
        cell areas     : b=658.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.800um^2
        gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.206pF, total=4.570pF
        wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
        wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
        sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=3, worst=[0.002ns, 0.002ns, 0.000ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 87, tested: 87, violation detected: 3, cannot run: 0, attempted: 3, failed: 0, sized: 3
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            3          3
        ------------------------------
        Total           3          3
        ------------------------------
        
        Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 6.480um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=86, i=0, cg=0, l=0, total=86
          cell areas     : b=665.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=665.280um^2
          gate capacitance : top=0.000pF, trunk=0.368pF, leaf=4.206pF, total=4.574pF
          wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
          wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
          sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
          skew_group clk/CON: insertion delay [min=0.253, max=0.287, avg=0.272, sd=0.007], skew [0.035 vs 0.057, 100% {0.253, 0.272, 0.287}] (wid=0.039 ws=0.029) (gid=0.271 gs=0.043)
        Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:02:01 mem=1208.1M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.1MB
*** Finished refinePlace (0:02:01 mem=1209.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:02:01 mem=1209.1M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.1MB
*** Finished refinePlace (0:02:01 mem=1209.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 6 insts, 12 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1209.051M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
      Rebuilding timing graph   cell areas     : b=665.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=665.280um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.368pF, leaf=4.206pF, total=4.574pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
      Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        87 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=87)
  Non-clock: 24736 (unrouted=0, trialRouted=24736, noStatus=0, routed=0, fixed=0)
(Not counting 4119 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=86, i=0, cg=0, l=0, total=86
      cell areas     : b=665.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=665.280um^2
      gate capacitance : top=0.000pF, trunk=0.368pF, leaf=4.206pF, total=4.574pF
      wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
      wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
      sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.253, max=0.287, avg=0.272, sd=0.007], skew [0.035 vs 0.057, 100% {0.253, 0.272, 0.287}] (wid=0.039 ws=0.029) (gid=0.271 gs=0.043)
    Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         86      665.280
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             86      665.280
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3440.600
  Leaf      23575.400
  Total     27016.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.368    0.518    0.886
  Leaf     4.206    4.045    8.251
  Total    4.574    4.564    9.137
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5024     4.206     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.099               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.253     0.287     0.035       0.057         0.029           0.010           0.272        0.007     100% {0.253, 0.272, 0.287}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=86, i=0, cg=0, l=0, total=86
  cell areas     : b=665.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=665.280um^2
  gate capacitance : top=0.000pF, trunk=0.368pF, leaf=4.206pF, total=4.574pF
  wire capacitance : top=0.000pF, trunk=0.518pF, leaf=4.045pF, total=4.564pF
  wire lengths   : top=0.000um, trunk=3440.600um, leaf=23575.400um, total=27016.000um
  sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
  skew_group clk/CON: insertion delay [min=0.253, max=0.287, avg=0.272, sd=0.007], skew [0.035 vs 0.057, 100% {0.253, 0.272, 0.287}] (wid=0.039 ws=0.029) (gid=0.271 gs=0.043)
Clock network insertion delays are now [0.253ns, 0.287ns] average 0.272ns std.dev 0.007ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1202.6M, totSessionCpu=0:02:05 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1202.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1202.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1202.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1277.73 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1277.7M) ***
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:02:09 mem=1277.7M)
** Profile ** Overall slacks :  cpu=0:00:03.7, mem=1277.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1277.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.017  |
|           TNS (ns):| -1.066  |
|    Violating Paths:|   208   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.680%
       (99.251% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1277.7M
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1217.1M, totSessionCpu=0:02:09 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 22413

Instance distribution across the VT partitions:

 LVT : inst = 4247 (18.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 4247 (18.9%)

 HVT : inst = 18166 (81.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18166 (81.1%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1217.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1217.1M) ***
*** Starting optimizing excluded clock nets MEM= 1217.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1217.1M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.017
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in TNS mode
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
*info: 87 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -1.067 Density 99.25
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -1.067|   -1.067|    99.25%|   0:00:00.0| 1422.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.017|   -0.017|  -0.877|   -0.877|    99.25%|   0:00:02.0| 1427.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.017|   -0.017|  -0.872|   -0.872|    99.25%|   0:00:01.0| 1427.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.017|   -0.017|  -0.871|   -0.871|    99.25%|   0:00:00.0| 1428.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
|  -0.017|   -0.017|  -0.871|   -0.871|    99.25%|   0:00:00.0| 1428.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=1428.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1428.0M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.871 Density 99.25
*** Starting refinePlace (0:02:20 mem=1445.0M) ***
Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.379e+04)
Density distribution unevenness ratio = 0.487%
Iteration  9: Total net bbox = 3.974e+05 (1.72e+05 2.25e+05)
              Est.  stn bbox = 5.123e+05 (2.26e+05 2.86e+05)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 1485.4M
Iteration 10: Total net bbox = 3.984e+05 (1.72e+05 2.26e+05)
              Est.  stn bbox = 5.131e+05 (2.26e+05 2.87e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 1488.3M
Iteration 11: Total net bbox = 4.070e+05 (1.75e+05 2.32e+05)
              Est.  stn bbox = 5.217e+05 (2.28e+05 2.93e+05)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 1488.3M
Density distribution unevenness ratio = 2.148%
Move report: Timing Driven Placement moves 61296 insts, mean move: 4.97 um, max move: 77.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1483_0): (281.40, 402.40) --> (286.60, 330.40)
	Runtime: CPU: 0:00:10.1 REAL: 0:00:11.0 MEM: 1496.3MB
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.256e+05 (1.918e+05 2.338e+05) (ext = 2.464e+04)
Runtime: CPU: 0:00:10.1 REAL: 0:00:11.0 MEM: 1496.3MB
*** Finished refinePlace (0:02:30 mem=1496.3M) ***
Finished re-routing un-routed nets (0:00:00.1 1496.3M)


Density : 0.9925
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:12.0 real=0:00:13.0 mem=1496.3M) ***
** GigaOpt Optimizer WNS Slack -0.037 TNS Slack -5.089 Density 99.25
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.037|   -0.037|  -5.089|   -5.089|    99.25%|   0:00:00.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.030|   -0.030|  -4.155|   -4.155|    99.25%|   0:00:00.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.022|   -0.022|  -2.431|   -2.431|    99.25%|   0:00:00.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.024|   -0.024|  -2.052|   -2.052|    99.25%|   0:00:01.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.022|   -0.022|  -1.767|   -1.767|    99.26%|   0:00:00.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.022|   -0.022|  -1.767|   -1.767|    99.26%|   0:00:01.0| 1496.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1496.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=1496.3M) ***
** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -1.767 Density 99.26
*** Starting refinePlace (0:02:34 mem=1496.3M) ***
Total net bbox length = 4.270e+05 (1.919e+05 2.351e+05) (ext = 2.465e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.270e+05 (1.919e+05 2.351e+05) (ext = 2.465e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1496.3MB
*** Finished refinePlace (0:02:34 mem=1496.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1496.3M)


Density : 0.9926
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1496.3M) ***
** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -1.767 Density 99.26

*** Finish post-CTS Setup Fixing (cpu=0:00:20.0 real=0:00:21.0 mem=1496.3M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Begin: GigaOpt Optimization in WNS mode
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
*info: 87 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -1.767 Density 99.26
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.021|   -0.021|  -1.767|   -1.767|    99.26%|   0:00:00.0| 1439.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -2.857 } { -0.112 } { 47 } { 5430 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.008|   -0.008|  -0.085|   -0.085|    99.25%|   0:00:15.0| 1469.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.005|   -0.005|  -0.058|   -0.058|    99.25%|   0:00:02.0| 1468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.005|   -0.005|  -0.058|   -0.058|    99.25%|   0:00:05.0| 1468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.005|   -0.005|  -0.048|   -0.048|    99.26%|   0:00:00.0| 1468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.002|   -0.002|  -0.004|   -0.004|    99.26%|   0:00:11.0| 1489.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.002|   -0.002|  -0.003|   -0.003|    99.26%|   0:00:00.0| 1489.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.001|   -0.001|  -0.001|   -0.001|    99.26%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.001|   -0.001|  -0.001|   -0.001|    99.26%|   0:00:01.0| 1489.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.0 real=0:00:35.0 mem=1489.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.0 real=0:00:35.0 mem=1489.6M) ***
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 99.26
*** Starting refinePlace (0:03:13 mem=1505.7M) ***
Total net bbox length = 4.273e+05 (1.921e+05 2.353e+05) (ext = 2.465e+04)
Density distribution unevenness ratio = 2.146%
Density distribution unevenness ratio = 2.954%
Move report: Timing Driven Placement moves 60472 insts, mean move: 4.12 um, max move: 46.20 um
	Max move on inst (core_instance/FE_USKC1452_CTS_203): (126.60, 121.60) --> (144.00, 92.80)
	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1533.8MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.108e+05 (1.849e+05 2.259e+05) (ext = 2.478e+04)
Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1533.8MB
*** Finished refinePlace (0:03:24 mem=1533.8M) ***
Finished re-routing un-routed nets (0:00:00.2 1533.8M)


Density : 0.9929
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:13.6 real=0:00:13.0 mem=1533.8M) ***
** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.015 Density 99.29
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.004|  -0.015|   -0.015|    99.29%|   0:00:00.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|   0.001|    0.001|   0.000|    0.000|    99.29%|   0:00:01.0| 1533.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|   0.001|    0.001|   0.000|    0.000|    99.29%|   0:00:04.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=1531.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:05.0 mem=1531.8M) ***
** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 99.29
*** Starting refinePlace (0:03:33 mem=1531.8M) ***
Total net bbox length = 4.123e+05 (1.849e+05 2.274e+05) (ext = 2.477e+04)
Density distribution unevenness ratio = 2.954%
Density distribution unevenness ratio = 2.569%
Move report: Timing Driven Placement moves 54249 insts, mean move: 1.61 um, max move: 25.00 um
	Max move on inst (core_instance/FE_USKC1453_CTS_212): (426.60, 218.80) --> (408.80, 226.00)
	Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 1531.8MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.099e+05 (1.844e+05 2.255e+05) (ext = 2.477e+04)
Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 1531.8MB
*** Finished refinePlace (0:03:41 mem=1531.8M) ***
Finished re-routing un-routed nets (0:00:00.1 1531.8M)


Density : 0.9929
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:09.7 real=0:00:10.0 mem=1531.8M) ***
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.015 Density 99.29
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.007|   -0.007|  -0.015|   -0.015|    99.29%|   0:00:00.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|   0.002|    0.002|   0.000|    0.000|    99.29%|   0:00:00.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|   0.007|    0.007|   0.000|    0.000|    99.29%|   0:00:01.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|   0.007|    0.007|   0.000|    0.000|    99.29%|   0:00:01.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
|   0.007|    0.007|   0.000|    0.000|    99.29%|   0:00:00.0| 1531.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1531.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1531.8M) ***
*** Starting refinePlace (0:03:45 mem=1531.8M) ***
Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1531.8MB
*** Finished refinePlace (0:03:45 mem=1531.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1531.8M)


Density : 0.9929
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1531.8M) ***
** GigaOpt Optimizer WNS Slack 0.007 TNS Slack 0.000 Density 99.29

*** Finish post-CTS Setup Fixing (cpu=0:01:07 real=0:01:08 mem=1531.8M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 844
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 844
Info: 87 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 87  numPreroutedWires = 15997
[NR-eagl] Read numTotalNets=24822  numIgnoredNets=96
[NR-eagl] There are 8 clock nets ( 8 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 8 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 24718 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 24726 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.40% H + 0.39% V. EstWL: 4.608216e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.30% H + 0.15% V
[NR-eagl] Overflow after earlyGlobalRoute 0.34% H + 0.18% V
[NR-eagl] Layer1(M1)(F) length: 1.420000e+01um, number of vias: 86404
[NR-eagl] Layer2(M2)(V) length: 1.629829e+05um, number of vias: 116052
[NR-eagl] Layer3(M3)(H) length: 2.273934e+05um, number of vias: 12965
[NR-eagl] Layer4(M4)(V) length: 1.137076e+05um, number of vias: 0
[NR-eagl] Total length: 5.040981e+05um, number of vias: 215421
[NR-eagl] End Peak syMemory usage = 1328.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.05 seconds
Extraction called for design 'fullchip' of instances=62102 and nets=24947 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1324.457M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (247.60 298.00 269.20 319.60)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1415.22 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1415.2M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5   |    10   |     1   |      1  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.29  |            |           |
|     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          3|  99.29  |   0:00:00.0|    1491.5M|
|     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.29  |   0:00:00.0|    1491.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1491.5M) ***

*** Starting refinePlace (0:03:58 mem=1523.6M) ***
Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1523.6MB
*** Finished refinePlace (0:03:58 mem=1523.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1523.6M)


Density : 0.9929
Max route overflow : 0.0034


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1523.6M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.007 -> -0.011 (bump = 0.018)
Begin: GigaOpt postEco optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
*info: 95 clock nets excluded
*info: 2 special nets excluded.
*info: 123 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.075 Density 99.29
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.011|   -0.011|  -0.075|   -0.075|    99.29%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|   0.000|    0.000|   0.000|    0.000|    99.29%|   0:00:00.0| 1506.8M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1506.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=1506.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.29
*** Starting refinePlace (0:04:02 mem=1506.8M) ***
Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 4.115e+05 (1.845e+05 2.270e+05) (ext = 2.477e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1506.8MB
*** Finished refinePlace (0:04:02 mem=1506.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1506.8M)


Density : 0.9929
Max route overflow : 0.0034


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1506.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.29

*** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1506.8M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.081%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**optDesign ... cpu = 0:01:59, real = 0:01:59, mem = 1347.0M, totSessionCpu=0:04:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=1347.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1347.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1355.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1355.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.450  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.721%
       (99.292% with Fillers)
Routing Overflow: 0.34% H and 0.18% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1355.0M
Info: 87 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1086.89MB/1086.89MB)

Begin Processing Timing Window Data for Power Calculation

clk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1093.58MB/1093.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1093.61MB/1093.61MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT)
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT): 10%
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT): 20%
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT): 30%
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT): 40%
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT): 50%
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT): 60%
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT): 70%
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT): 80%
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT): 90%

Finished Levelizing
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT)

Starting Activity Propagation
2025-Mar-01 23:49:27 (2025-Mar-02 07:49:27 GMT)
2025-Mar-01 23:49:28 (2025-Mar-02 07:49:28 GMT): 10%
2025-Mar-01 23:49:28 (2025-Mar-02 07:49:28 GMT): 20%

Finished Activity Propagation
2025-Mar-01 23:49:28 (2025-Mar-02 07:49:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1098.15MB/1098.15MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 23:49:28 (2025-Mar-02 07:49:28 GMT)
 ... Calculating switching power
2025-Mar-01 23:49:28 (2025-Mar-02 07:49:28 GMT): 10%
2025-Mar-01 23:49:28 (2025-Mar-02 07:49:28 GMT): 20%
2025-Mar-01 23:49:28 (2025-Mar-02 07:49:28 GMT): 30%
2025-Mar-01 23:49:28 (2025-Mar-02 07:49:28 GMT): 40%
2025-Mar-01 23:49:28 (2025-Mar-02 07:49:28 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 23:49:29 (2025-Mar-02 07:49:29 GMT): 60%
2025-Mar-01 23:49:30 (2025-Mar-02 07:49:30 GMT): 70%
2025-Mar-01 23:49:30 (2025-Mar-02 07:49:30 GMT): 80%
2025-Mar-01 23:49:31 (2025-Mar-02 07:49:31 GMT): 90%

Finished Calculating power
2025-Mar-01 23:49:31 (2025-Mar-02 07:49:31 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1098.46MB/1098.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1098.46MB/1098.46MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1098.49MB/1098.49MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 23:49:31 (2025-Mar-02 07:49:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       33.46629025 	   66.9601%
Total Switching Power:      15.21736102 	   30.4473%
Total Leakage Power:         1.29576597 	    2.5926%
Total Power:                49.97941735
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.43       1.319      0.2777       22.03       44.08
Macro                                  0           0      0.3831      0.3831      0.7665
IO                                     0           0           0           0           0
Combinational                      11.87        10.2      0.6196       22.69        45.4
Clock (Combinational)              1.166       3.697     0.01541       4.878       9.761
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              33.47       15.22       1.296       49.98         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      33.47       15.22       1.296       49.98         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.166       3.697     0.01541       4.878       9.761
-----------------------------------------------------------------------------------------
Total                              1.166       3.697     0.01541       4.878       9.761
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_38 (CKBD16): 	   0.08177
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U42 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.59836e-10 F
* 		Total instances in design: 62102
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 39690
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1104.18MB/1104.18MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.29
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    99.29%|        -|   0.000|   0.000|   0:00:00.0| 1503.8M|
|    99.29%|        0|   0.000|   0.000|   0:00:04.0| 1503.8M|
|    99.29%|        0|   0.000|   0.000|   0:00:14.0| 1509.8M|
|    99.27%|       51|   0.000|   0.000|   0:00:06.0| 1512.5M|
|    98.92%|     2024|   0.000|   0.000|   0:00:14.0| 1514.9M|
|    98.89%|       63|   0.000|   0.000|   0:00:01.0| 1514.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 98.89
** Finished Core Power Optimization (cpu = 0:00:40.2) (real = 0:00:40.0) **
Executing incremental physical updates
*** Starting refinePlace (0:04:50 mem=1480.6M) ***
Total net bbox length = 4.115e+05 (1.843e+05 2.271e+05) (ext = 2.477e+04)
Density distribution unevenness ratio = 2.500%
Density distribution unevenness ratio = 2.412%
Move report: Timing Driven Placement moves 49720 insts, mean move: 1.12 um, max move: 17.40 um
	Max move on inst (FILLER_35171): (150.00, 393.40) --> (141.60, 402.40)
	Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 1480.6MB
Density distribution unevenness ratio = 2.416%
Move report: Detail placement moves 57010 insts, mean move: 3.06 um, max move: 75.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_694_0): (387.40, 352.00) --> (390.40, 424.00)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1480.6MB
Summary Report:
Instances move: 21756 (out of 22274 movable)
Mean displacement: 3.58 um
Max displacement: 74.80 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U849) (334.8, 350.2) -> (343, 283.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.565e+05 (2.135e+05 2.430e+05) (ext = 2.480e+04)
Runtime: CPU: 0:00:10.5 REAL: 0:00:11.0 MEM: 1480.6MB
*** Finished refinePlace (0:05:00 mem=1480.6M) ***
Checking setup slack degradation ...
Info: 87 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
Info: 87 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    98.89%|   0:00:00.0| 1553.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|   0.000|    0.000|   0.000|    0.000|    98.89%|   0:00:01.0| 1553.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1553.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1553.1M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1181.62MB/1181.62MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1181.62MB/1181.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1181.62MB/1181.62MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT)
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 10%
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 20%
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 30%
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 40%
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 50%
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 60%
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 70%
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 80%
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 90%

Finished Levelizing
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT)

Starting Activity Propagation
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT)
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 10%
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT): 20%

Finished Activity Propagation
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1181.62MB/1181.62MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 23:50:29 (2025-Mar-02 07:50:29 GMT)
 ... Calculating switching power
2025-Mar-01 23:50:30 (2025-Mar-02 07:50:30 GMT): 10%
2025-Mar-01 23:50:30 (2025-Mar-02 07:50:30 GMT): 20%
2025-Mar-01 23:50:30 (2025-Mar-02 07:50:30 GMT): 30%
2025-Mar-01 23:50:30 (2025-Mar-02 07:50:30 GMT): 40%
2025-Mar-01 23:50:30 (2025-Mar-02 07:50:30 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 23:50:30 (2025-Mar-02 07:50:30 GMT): 60%
2025-Mar-01 23:50:31 (2025-Mar-02 07:50:31 GMT): 70%
2025-Mar-01 23:50:32 (2025-Mar-02 07:50:32 GMT): 80%
2025-Mar-01 23:50:32 (2025-Mar-02 07:50:32 GMT): 90%

Finished Calculating power
2025-Mar-01 23:50:32 (2025-Mar-02 07:50:32 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1181.62MB/1181.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1181.62MB/1181.62MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1181.62MB/1181.62MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 23:50:32 (2025-Mar-02 07:50:32 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       33.18387789 	   67.1078%
Total Switching Power:      14.99719293 	   30.3288%
Total Leakage Power:         1.26755481 	    2.5634%
Total Power:                49.44862571
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.43       1.311      0.2774       22.02       44.53
Macro                                  0           0      0.3831      0.3831      0.7747
IO                                     0           0           0           0           0
Combinational                      11.59        9.99      0.5917       22.17       44.83
Clock (Combinational)              1.166       3.696     0.01541       4.877       9.864
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              33.18          15       1.268       49.45         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      33.18          15       1.268       49.45         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.166       3.696     0.01541       4.877       9.864
-----------------------------------------------------------------------------------------
Total                              1.166       3.696     0.01541       4.877       9.864
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_38 (CKBD16): 	   0.08177
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U42 (FA1D4): 	 0.0002621
* 		Total Cap: 	1.57764e-10 F
* 		Total instances in design: 62049
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 39690
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1181.62MB/1181.62MB)

*** Finished Leakage Power Optimization (cpu=0:01:01, real=0:01:01, mem=1385.68M, totSessionCpu=0:05:10).
Extraction called for design 'fullchip' of instances=62049 and nets=24894 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1367.199M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1446.32 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1446.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.31MB/1128.31MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.31MB/1128.31MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1128.31MB/1128.31MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-01 23:50:38 (2025-Mar-02 07:50:38 GMT)
2025-Mar-01 23:50:38 (2025-Mar-02 07:50:38 GMT): 10%
2025-Mar-01 23:50:39 (2025-Mar-02 07:50:39 GMT): 20%

Finished Activity Propagation
2025-Mar-01 23:50:39 (2025-Mar-02 07:50:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1128.73MB/1128.73MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-01 23:50:39 (2025-Mar-02 07:50:39 GMT)
 ... Calculating switching power
2025-Mar-01 23:50:39 (2025-Mar-02 07:50:39 GMT): 10%
2025-Mar-01 23:50:39 (2025-Mar-02 07:50:39 GMT): 20%
2025-Mar-01 23:50:39 (2025-Mar-02 07:50:39 GMT): 30%
2025-Mar-01 23:50:39 (2025-Mar-02 07:50:39 GMT): 40%
2025-Mar-01 23:50:39 (2025-Mar-02 07:50:39 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-01 23:50:40 (2025-Mar-02 07:50:40 GMT): 60%
2025-Mar-01 23:50:41 (2025-Mar-02 07:50:41 GMT): 70%
2025-Mar-01 23:50:41 (2025-Mar-02 07:50:41 GMT): 80%
2025-Mar-01 23:50:42 (2025-Mar-02 07:50:42 GMT): 90%

Finished Calculating power
2025-Mar-01 23:50:42 (2025-Mar-02 07:50:42 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1129.05MB/1129.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1129.05MB/1129.05MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1129.05MB/1129.05MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-01 23:50:42 (2025-Mar-02 07:50:42 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       33.18393773 	   67.1078%
Total Switching Power:      14.99719293 	   30.3288%
Total Leakage Power:         1.26755481 	    2.5634%
Total Power:                49.44868556
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.43       1.311      0.2774       22.02       44.53
Macro                                  0           0      0.3831      0.3831      0.7747
IO                                     0           0           0           0           0
Combinational                      11.59        9.99      0.5917       22.17       44.83
Clock (Combinational)              1.166       3.696     0.01541       4.877       9.864
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              33.18          15       1.268       49.45         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      33.18          15       1.268       49.45         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.166       3.696     0.01541       4.877       9.864
-----------------------------------------------------------------------------------------
Total                              1.166       3.696     0.01541       4.877       9.864
-----------------------------------------------------------------------------------------
Total leakage power = 1.26755 mW
Cell usage statistics:  
Library tcbn65gpluswc , 62049 cells ( 100.000000%) , 1.26755 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1135.46MB/1135.46MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:15, real = 0:03:15, mem = 1384.2M, totSessionCpu=0:05:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=1384.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1384.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1394.3M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1386.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1386.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.032  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.324%
       (98.895% with Fillers)
Routing Overflow: 0.34% H and 0.18% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1386.3M
**optDesign ... cpu = 0:03:17, real = 0:03:17, mem = 1384.2M, totSessionCpu=0:05:21 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          12  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2231        2  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 14 warning(s), 12 error(s)

**ccopt_design ... cpu = 0:05:00, real = 0:05:00, mem = 1350.3M, totSessionCpu=0:05:21 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1356.3M, totSessionCpu=0:05:22 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1356.3M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 545
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 545
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:23 mem=1356.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:08.9 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:00:09.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [6941 node(s), 9245 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:00:10.1 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:06.0 real=0:00:07.0 totSessionCpu=0:05:29 mem=1356.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1356.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1364.3M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1364.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1364.3M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1364.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.032  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.128  |  0.049  | -0.128  |
|           TNS (ns):| -3.386  |  0.000  | -3.386  |
|    Violating Paths:|   53    |    0    |   53    |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.324%
       (98.895% with Fillers)
Routing Overflow: 0.34% H and 0.18% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1356.3M, totSessionCpu=0:05:31 **
*info: Run optDesign holdfix with 1 thread.
Info: 87 nets with fixed/cover wires excluded.
Info: 95 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:08.7 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M density=98.895% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1282
      TNS :      -3.3857
      #VP :           53
  Density :      98.895%
------------------------------------------------------------------------------------------
 cpu=0:00:08.9 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1282
      TNS :      -3.3857
      #VP :           53
  Density :      98.895%
------------------------------------------------------------------------------------------
 cpu=0:00:09.0 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M density=98.895% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 117 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=0:05:32 mem=1539.5M density=98.895%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1378.0M, totSessionCpu=0:05:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1378.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1378.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:00:13.8 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-5:0-8.-4, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:05.2, mem=1388.0M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1380.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1380.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.032  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.128  |  0.049  | -0.128  |
|           TNS (ns):| -3.386  |  0.000  | -3.386  |
|    Violating Paths:|   53    |    0    |   53    |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.324%
       (98.895% with Fillers)
Routing Overflow: 0.34% H and 0.18% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1380.0M
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1378.0M, totSessionCpu=0:05:39 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1378.0M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

