

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sq_sum_loop5'
================================================================
* Date:           Mon Jun 26 15:21:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  26.208 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.800 us|  0.800 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%err_squared_sum_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'err_squared_sum_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i177 0, i177 %err_squared_sum_V_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body292"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [src/runge_kutta_45.cpp:208]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln208 = icmp_eq  i3 %i_1, i3 6" [src/runge_kutta_45.cpp:208]   --->   Operation 11 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln208 = add i3 %i_1, i3 1" [src/runge_kutta_45.cpp:208]   --->   Operation 13 'add' 'add_ln208' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %for.body292.split, void %err_sqrt.exitStub" [src/runge_kutta_45.cpp:208]   --->   Operation 14 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i3 %i_1" [src/runge_kutta_45.cpp:208]   --->   Operation 15 'zext' 'zext_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i177 %e_V, i64 0, i64 %zext_ln208"   --->   Operation 16 'getelementptr' 'e_V_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr"   --->   Operation 17 'load' 'e_V_load' <Predicate = (!icmp_ln208)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln208 = store i3 %add_ln208, i3 %i" [src/runge_kutta_45.cpp:208]   --->   Operation 18 'store' 'store_ln208' <Predicate = (!icmp_ln208)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%err_squared_sum_V_1_load = load i177 %err_squared_sum_V_1"   --->   Operation 27 'load' 'err_squared_sum_V_1_load' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i177P0A, i177 %err_squared_sum_V_0_out, i177 %err_squared_sum_V_1_load"   --->   Operation 28 'write' 'write_ln0' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln208)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 26.2>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%err_squared_sum_V_1_load_1 = load i177 %err_squared_sum_V_1" [src/runge_kutta_45.cpp:210]   --->   Operation 19 'load' 'err_squared_sum_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:209]   --->   Operation 20 'specpipeline' 'specpipeline_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/runge_kutta_45.cpp:208]   --->   Operation 21 'specloopname' 'specloopname_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr"   --->   Operation 22 'load' 'e_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %e_V_load, i32 55, i32 139"   --->   Operation 23 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (21.3ns)   --->   "%err_squared_sum_V = call i177 @macply, i177 %err_squared_sum_V_1_load_1, i85 %trunc_ln864_4, i85 %trunc_ln864_4" [src/runge_kutta_45.cpp:210]   --->   Operation 24 'call' 'err_squared_sum_V' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln208 = store i177 %err_squared_sum_V, i177 %err_squared_sum_V_1" [src/runge_kutta_45.cpp:208]   --->   Operation 25 'store' 'store_ln208' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln208 = br void %for.body292" [src/runge_kutta_45.cpp:208]   --->   Operation 26 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', src/runge_kutta_45.cpp:208) on local variable 'i' [9]  (0 ns)
	'getelementptr' operation ('e_V_addr') [19]  (0 ns)
	'load' operation ('e_V_load') on array 'e_V' [20]  (3.25 ns)

 <State 2>: 26.2ns
The critical path consists of the following:
	'load' operation ('e_V_load') on array 'e_V' [20]  (3.25 ns)
	'call' operation ('err_squared_sum.V', src/runge_kutta_45.cpp:210) to 'macply' [22]  (21.4 ns)
	'store' operation ('store_ln208', src/runge_kutta_45.cpp:208) of variable 'err_squared_sum.V', src/runge_kutta_45.cpp:210 on local variable 'err_squared_sum.V' [23]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
