Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 02:30:31 2024
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file /home/binhkieudo/Workspace/NewFramework/framework/generated-src/framework.fpga.vc707.VC707woDDRHarness.SmallRocketMTOptimizedMemVC707Config/obj/report/utilization.txt
| Design       : VC707woDDRHarness
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Physopt postRoute
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                           Instance                          |                                    Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| VC707woDDRHarness                                           |                                                                        (top) |      35228 |      33686 |    1522 |   20 | 21111 |     16 |     24 |         32 |
|   (VC707woDDRHarness)                                       |                                                                        (top) |          1 |          1 |       0 |    0 |   103 |      0 |      0 |          0 |
|   chiptop0                                                  |                                                                      ChipTop |      34939 |      33469 |    1450 |   20 | 20685 |     16 |     24 |         32 |
|     debug_reset_syncd_debug_reset_sync                      |                                      AsyncResetSynchronizerShiftReg_w1_d3_i0 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|       output_chain                                          |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_339 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|     system                                                  |                                                                   DigitalTop |      34936 |      33466 |    1450 |   20 | 20679 |     16 |     24 |         32 |
|       (system)                                              |                                                                   DigitalTop |          9 |          9 |       0 |    0 |    13 |      0 |      0 |          0 |
|       clint                                                 |                                                                        CLINT |        199 |        199 |       0 |    0 |   324 |      0 |      0 |          0 |
|       dtm                                                   |                                                     DebugTransportModuleJTAG |        157 |        157 |       0 |    0 |   167 |      0 |      0 |          0 |
|         (dtm)                                               |                                                     DebugTransportModuleJTAG |         20 |         20 |       0 |    0 |    46 |      0 |      0 |          0 |
|         dmiAccessChain                                      |                                                         CaptureUpdateChain_1 |         13 |         13 |       0 |    0 |    41 |      0 |      0 |          0 |
|         dtmInfoChain                                        |                                                           CaptureUpdateChain |          9 |          9 |       0 |    0 |    32 |      0 |      0 |          0 |
|         tapIO_bypassChain                                   |                                                              JtagBypassChain |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         tapIO_controllerInternal                            |                                                            JtagTapController |        114 |        114 |       0 |    0 |    15 |      0 |      0 |          0 |
|           (tapIO_controllerInternal)                        |                                                            JtagTapController |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|           irChain                                           |                                                         CaptureUpdateChain_2 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|           stateMachine                                      |                                                             JtagStateMachine |        108 |        108 |       0 |    0 |     4 |      0 |      0 |          0 |
|         tapIO_idcodeChain                                   |                                                                 CaptureChain |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|       gpioClockDomainWrapper                                |                                                            ClockSinkDomain_3 |        179 |        163 |       0 |   16 |   304 |      0 |      0 |          0 |
|         gpio_0                                              |                                                                       TLGPIO |        179 |        163 |       0 |   16 |   304 |      0 |      0 |          0 |
|           (gpio_0)                                          |                                                                       TLGPIO |         63 |         63 |       0 |    0 |   224 |      0 |      0 |          0 |
|           ieReg                                             |                                                      AsyncResetRegVec_w16_i0 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           inSyncReg_inSyncReg                               |                                                  SynchronizerShiftReg_w16_d3 |         32 |         16 |       0 |   16 |    16 |      0 |      0 |          0 |
|             output_chain                                    |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_323 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_1                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_324 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_10                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_325 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_11                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_326 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_12                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_327 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_13                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_328 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_14                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_329 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_15                                 |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_330 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_2                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_331 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_3                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_332 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_4                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_333 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_5                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_334 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_6                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_335 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_7                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_336 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_8                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_337 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain_9                                  |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_338 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|           intsource                                         |                                                     IntSyncCrossingSource_30 |         48 |         48 |       0 |    0 |    16 |      0 |      0 |          0 |
|             reg_0                                           |                                                  AsyncResetRegVec_w16_i0_322 |         48 |         48 |       0 |    0 |    16 |      0 |      0 |          0 |
|           oeReg                                             |                                           AsyncResetRegVec_w16_i0__xdcDup__1 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|           pueReg                                            |                                                  AsyncResetRegVec_w16_i0_321 |         20 |         20 |       0 |    0 |    16 |      0 |      0 |          0 |
|       intsource                                             |                                                     IntSyncCrossingSource_17 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w2_i0_320 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       intsource_1                                           |                                                      IntSyncCrossingSource_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_319 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_10                                          |                                                    IntSyncCrossingSource_1_4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_318 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_11                                          |                                                    IntSyncCrossingSource_1_5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_317 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_2                                           |                                                    IntSyncCrossingSource_1_6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_316 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_3                                           |                                                   IntSyncCrossingSource_17_7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w2_i0_315 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       intsource_4                                           |                                                    IntSyncCrossingSource_1_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_314 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_5                                           |                                                    IntSyncCrossingSource_1_9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_313 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_6                                           |                                                  IntSyncCrossingSource_17_10 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w2_i0_312 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|       intsource_7                                           |                                                   IntSyncCrossingSource_1_11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_311 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_8                                           |                                                   IntSyncCrossingSource_1_12 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         reg_0                                               |                                                   AsyncResetRegVec_w1_i0_310 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       intsource_9                                           |                                                  IntSyncCrossingSource_17_13 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         reg_0                                               |                                                       AsyncResetRegVec_w2_i0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|       plicDomainWrapper                                     |                                                              ClockSinkDomain |       1312 |       1312 |       0 |    0 |   382 |      0 |      0 |          0 |
|         (plicDomainWrapper)                                 |                                                              ClockSinkDomain |         26 |         26 |       0 |    0 |     0 |      0 |      0 |          0 |
|         plic                                                |                                                                       TLPLIC |       1286 |       1286 |       0 |    0 |   382 |      0 |      0 |          0 |
|           (plic)                                            |                                                                       TLPLIC |        822 |        822 |       0 |    0 |   304 |      0 |      0 |          0 |
|           gateways_gateway                                  |                                                                 LevelGateway |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_1                                |                                                             LevelGateway_293 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_10                               |                                                             LevelGateway_294 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_11                               |                                                             LevelGateway_295 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_12                               |                                                             LevelGateway_296 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_13                               |                                                             LevelGateway_297 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_14                               |                                                             LevelGateway_298 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_15                               |                                                             LevelGateway_299 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_16                               |                                                             LevelGateway_300 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_17                               |                                                             LevelGateway_301 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_2                                |                                                             LevelGateway_302 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_3                                |                                                             LevelGateway_303 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_4                                |                                                             LevelGateway_304 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_5                                |                                                             LevelGateway_305 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_6                                |                                                             LevelGateway_306 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_7                                |                                                             LevelGateway_307 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_8                                |                                                             LevelGateway_308 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           gateways_gateway_9                                |                                                             LevelGateway_309 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           out_back                                          |                                                                     Queue_31 |        450 |        450 |       0 |    0 |    60 |      0 |      0 |          0 |
|             (out_back)                                      |                                                                     Queue_31 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_6 |        450 |        450 |       0 |    0 |    59 |      0 |      0 |          0 |
|       prci_ctrl_domain                                      |                                                            ClockSinkDomain_5 |         14 |         14 |       0 |    0 |     4 |      0 |      0 |          0 |
|         clock_gater                                         |                                                               TileClockGater |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           regs_0                                            |                                                       AsyncResetRegVec_w1_i1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         resetSynchronizer                                   |                                                  ClockGroupResetSynchronizer |         14 |         14 |       0 |    0 |     3 |      0 |      0 |          0 |
|           x1_member_allClocks_uncore_reset_catcher          |                                                     ResetCatchAndSync_d3_290 |         14 |         14 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_sync_reset_chain                             |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_291 |         14 |         14 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_292 |         14 |         14 |       0 |    0 |     3 |      0 |      0 |          0 |
|       ram                                                   |                                                                        TLRAM |         43 |         43 |       0 |    0 |    46 |      0 |      4 |          0 |
|         (ram)                                               |                                                                        TLRAM |         12 |         12 |       0 |    0 |    46 |      0 |      0 |          0 |
|         mem                                                 |                                                                          mem |         31 |         31 |       0 |    0 |     0 |      0 |      4 |          0 |
|           mem_ext                                           |                                                                      mem_ext |         31 |         31 |       0 |    0 |     0 |      0 |      4 |          0 |
|             mem_0_0                                         |                                                                split_mem_ext |         10 |         10 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_1                                         |                                                            split_mem_ext_287 |         10 |         10 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_2                                         |                                                            split_mem_ext_288 |          5 |          5 |       0 |    0 |     0 |      0 |      1 |          0 |
|             mem_0_3                                         |                                                            split_mem_ext_289 |          6 |          6 |       0 |    0 |     0 |      0 |      1 |          0 |
|       ram_1                                                 |                                                                      TLRAM_1 |        209 |        209 |       0 |    0 |    46 |     16 |      0 |          0 |
|         (ram_1)                                             |                                                                      TLRAM_1 |         17 |         17 |       0 |    0 |    46 |      0 |      0 |          0 |
|         mem                                                 |                                                                        mem_0 |        192 |        192 |       0 |    0 |     0 |     16 |      0 |          0 |
|           mem_0_ext                                         |                                                                    mem_0_ext |        192 |        192 |       0 |    0 |     0 |     16 |      0 |          0 |
|             mem_0_0                                         |                                                              split_mem_0_ext |         48 |         48 |       0 |    0 |     0 |      4 |      0 |          0 |
|             mem_0_1                                         |                                                          split_mem_0_ext_284 |         48 |         48 |       0 |    0 |     0 |      4 |      0 |          0 |
|             mem_0_2                                         |                                                          split_mem_0_ext_285 |         48 |         48 |       0 |    0 |     0 |      4 |      0 |          0 |
|             mem_0_3                                         |                                                          split_mem_0_ext_286 |         48 |         48 |       0 |    0 |     0 |      4 |      0 |          0 |
|       spiClockDomainWrapper                                 |                                                            ClockSinkDomain_4 |        222 |        210 |      12 |    0 |   185 |      0 |      0 |          0 |
|         spi_0                                               |                                                                        TLSPI |        222 |        210 |      12 |    0 |   185 |      0 |      0 |          0 |
|           (spi_0)                                           |                                                                        TLSPI |         11 |         11 |       0 |    0 |    85 |      0 |      0 |          0 |
|           fifo                                              |                                                                      SPIFIFO |         41 |         29 |      12 |    0 |    17 |      0 |      0 |          0 |
|             (fifo)                                          |                                                                      SPIFIFO |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             rxq                                             |                                                                 Queue_32_280 |         19 |         13 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (rxq)                                         |                                                                 Queue_32_280 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                              ram_combMem_283 |         11 |          5 |       6 |    0 |     0 |      0 |      0 |          0 |
|             txq                                             |                                                                 Queue_32_281 |         22 |         16 |       6 |    0 |     7 |      0 |      0 |          0 |
|               (txq)                                         |                                                                 Queue_32_281 |         12 |         12 |       0 |    0 |     7 |      0 |      0 |          0 |
|               ram_ext                                       |                                                              ram_combMem_282 |         11 |          5 |       6 |    0 |     0 |      0 |      0 |          0 |
|           intsource                                         |                                                  IntSyncCrossingSource_1_278 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                           |                                                   AsyncResetRegVec_w1_i0_279 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           mac                                               |                                                                     SPIMedia |        170 |        170 |       0 |    0 |    82 |      0 |      0 |          0 |
|             (mac)                                           |                                                                     SPIMedia |          2 |          2 |       0 |    0 |     7 |      0 |      0 |          0 |
|             phy                                             |                                                                  SPIPhysical |        169 |        169 |       0 |    0 |    75 |      0 |      0 |          0 |
|       subsystem_cbus                                        |                                                               PeripheryBus_1 |       3016 |       2862 |     154 |    0 |  1219 |      0 |      0 |          0 |
|         atomics                                             |                                                           TLAtomicAutomata_1 |        242 |        242 |       0 |    0 |   142 |      0 |      0 |          0 |
|         buffer                                              |                                                                   TLBuffer_5 |        279 |        189 |      90 |    0 |     8 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_9_275 |        124 |         90 |      34 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_9_275 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_2_277 |        111 |         77 |      34 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                      Queue_8 |        155 |         99 |      56 |    0 |     5 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                      Queue_8 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_9_276 |        152 |         96 |      56 |    0 |     0 |      0 |      0 |          0 |
|         coupler_to_bootrom                                  |                                                     TLInterconnectCoupler_21 |         44 |         44 |       0 |    0 |    34 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_8 |         44 |         44 |       0 |    0 |    34 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_8 |          2 |          2 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_8 |         43 |         43 |       0 |    0 |    23 |      0 |      0 |          0 |
|         coupler_to_clint                                    |                                                     TLInterconnectCoupler_15 |        165 |        165 |       0 |    0 |    37 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_6 |        165 |        165 |       0 |    0 |    37 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_6 |          5 |          5 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_6 |        161 |        161 |       0 |    0 |    26 |      0 |      0 |          0 |
|         coupler_to_debug                                    |                                                     TLInterconnectCoupler_17 |        624 |        624 |       0 |    0 |    33 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_7 |        624 |        624 |       0 |    0 |    33 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_7 |          5 |          5 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_7 |        619 |        619 |       0 |    0 |    22 |      0 |      0 |          0 |
|         coupler_to_plic                                     |                                                     TLInterconnectCoupler_14 |         38 |         38 |       0 |    0 |    47 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_5 |         38 |         38 |       0 |    0 |    47 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_5 |         10 |         10 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_5 |         28 |         28 |       0 |    0 |    36 |      0 |      0 |          0 |
|         coupler_to_prci_ctrl                                |                                                     TLInterconnectCoupler_23 |       1226 |       1186 |      40 |    0 |   812 |      0 |      0 |          0 |
|           buffer                                            |                                                                   TLBuffer_8 |         62 |         22 |      40 |    0 |     6 |      0 |      0 |          0 |
|             bundleIn_0_d_q                                  |                                                                  Queue_1_273 |         27 |         15 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (bundleIn_0_d_q)                              |                                                                  Queue_1_273 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                            ram_combMem_1_274 |         19 |          7 |      12 |    0 |     0 |      0 |      0 |          0 |
|             x1_a_q                                          |                                                                     Queue_13 |         36 |          8 |      28 |    0 |     3 |      0 |      0 |          0 |
|               (x1_a_q)                                      |                                                                     Queue_13 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                ram_combMem_5 |         33 |          5 |      28 |    0 |     0 |      0 |      0 |          0 |
|           fixer                                             |                                                                TLFIFOFixer_3 |        286 |        286 |       0 |    0 |   770 |      0 |      0 |          0 |
|           fragmenter                                        |                                                              TLFragmenter_10 |        879 |        879 |       0 |    0 |    36 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                              TLFragmenter_10 |          6 |          6 |       0 |    0 |    13 |      0 |      0 |          0 |
|             repeater                                        |                                                                  Repeater_10 |        873 |        873 |       0 |    0 |    23 |      0 |      0 |          0 |
|         coupler_to_subsystem_cbusscratchpad00               |                                                     TLInterconnectCoupler_22 |         42 |         42 |       0 |    0 |    34 |      0 |      0 |          0 |
|           fragmenter                                        |                                                           TLFragmenter_2_271 |         42 |         42 |       0 |    0 |    34 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                           TLFragmenter_2_271 |          9 |          9 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_272 |         33 |         33 |       0 |    0 |    23 |      0 |      0 |          0 |
|         out_xbar                                            |                                                                     TLXbar_5 |        273 |        273 |       0 |    0 |    33 |      0 |      0 |          0 |
|         wrapped_error_device                                |                                                           ErrorDeviceWrapper |         88 |         64 |      24 |    0 |    39 |      0 |      0 |          0 |
|           buffer                                            |                                                                   TLBuffer_6 |         49 |         25 |      24 |    0 |     6 |      0 |      0 |          0 |
|             bundleIn_0_d_q                                  |                                                                      Queue_9 |         34 |         22 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (bundleIn_0_d_q)                              |                                                                      Queue_9 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                ram_combMem_2 |         27 |         15 |      12 |    0 |     0 |      0 |      0 |          0 |
|             x1_a_q                                          |                                                                     Queue_11 |         15 |          3 |      12 |    0 |     3 |      0 |      0 |          0 |
|               (x1_a_q)                                      |                                                                     Queue_11 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                ram_combMem_4 |         12 |          0 |      12 |    0 |     0 |      0 |      0 |          0 |
|           error                                             |                                                                      TLError |         39 |         39 |       0 |    0 |    33 |      0 |      0 |          0 |
|             (error)                                         |                                                                      TLError |          8 |          8 |       0 |    0 |    20 |      0 |      0 |          0 |
|             a                                               |                                                                     Queue_10 |         31 |         31 |       0 |    0 |    13 |      0 |      0 |          0 |
|               (a)                                           |                                                                     Queue_10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               ram_ext                                       |                                                                ram_combMem_3 |         30 |         30 |       0 |    0 |    12 |      0 |      0 |          0 |
|       subsystem_fbus_buffer                                 |                                                                   TLBuffer_3 |        120 |         32 |      88 |    0 |     6 |      0 |      0 |          0 |
|         bundleIn_0_d_q                                      |                                                                  Queue_5_267 |         40 |          8 |      32 |    0 |     3 |      0 |      0 |          0 |
|           (bundleIn_0_d_q)                                  |                                                                  Queue_5_267 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ram_ext                                           |                                                            ram_combMem_1_270 |         33 |          1 |      32 |    0 |     0 |      0 |      0 |          0 |
|         x1_a_q                                              |                                                                  Queue_4_268 |         80 |         24 |      56 |    0 |     3 |      0 |      0 |          0 |
|           (x1_a_q)                                          |                                                                  Queue_4_268 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           ram_ext                                           |                                                            ram_combMem_9_269 |         79 |         23 |      56 |    0 |     0 |      0 |      0 |          0 |
|       subsystem_fbus_coupler_from_port_named_serial_tl_ctrl |                                                     TLInterconnectCoupler_12 |        103 |         15 |      88 |    0 |     6 |      0 |      0 |          0 |
|         buffer                                              |                                                               TLBuffer_3_265 |        103 |         15 |      88 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                      Queue_5 |         43 |         11 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                      Queue_5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_266 |         39 |          7 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                      Queue_4 |         60 |          4 |      56 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                      Queue_4 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_9 |         57 |          1 |      56 |    0 |     0 |      0 |      0 |          0 |
|       subsystem_fbus_in_async                               |                                                                   AsyncQueue |         85 |         85 |       0 |    0 |   328 |      0 |      0 |          0 |
|         sink                                                |                                                           AsyncQueueSink_252 |          9 |          9 |       0 |    0 |    52 |      0 |      0 |          0 |
|           (sink)                                            |                                                           AsyncQueueSink_252 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                          |                                                     ClockCrossingReg_w32_259 |          4 |          4 |       0 |    0 |    32 |      0 |      0 |          0 |
|           widx_widx_gray                                    |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_260 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_261 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_262 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_263 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_264 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source                                              |                                                         AsyncQueueSource_253 |         76 |         76 |       0 |    0 |   276 |      0 |      0 |          0 |
|           (source)                                          |                                                         AsyncQueueSource_253 |         74 |         74 |       0 |    0 |   264 |      0 |      0 |          0 |
|           ridx_ridx_gray                                    |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_254 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_255 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_256 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_257 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_258 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       subsystem_fbus_out_async                              |                                                                AsyncQueue_14 |         88 |         88 |       0 |    0 |   352 |      0 |      0 |          0 |
|         sink                                                |                                                               AsyncQueueSink |         11 |         11 |       0 |    0 |    64 |      0 |      0 |          0 |
|           (sink)                                            |                                                               AsyncQueueSink |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           io_deq_bits_deq_bits_reg                          |                                                         ClockCrossingReg_w32 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|           sink_valid_0                                      |                                                           AsyncValidSync_235 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_250 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_251 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           sink_valid_1                                      |                                                           AsyncValidSync_236 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_248 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_249 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_extend                                     |                                                           AsyncValidSync_237 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_246 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_247 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid                                      |                                                           AsyncValidSync_238 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_244 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_245 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|           widx_widx_gray                                    |                                  AsyncResetSynchronizerShiftReg_w4_d3_i0_239 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_240 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_241 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_242 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_243 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         source                                              |                                                             AsyncQueueSource |         77 |         77 |       0 |    0 |   288 |      0 |      0 |          0 |
|           (source)                                          |                                                             AsyncQueueSource |         64 |         64 |       0 |    0 |   264 |      0 |      0 |          0 |
|           ridx_ridx_gray                                    |                                      AsyncResetSynchronizerShiftReg_w4_d3_i0 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             output_chain                                    |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_231 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_1                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_232 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_2                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_233 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain_3                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_234 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           sink_extend                                       |                                                           AsyncValidSync_219 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_229 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_230 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           sink_valid                                        |                                                           AsyncValidSync_220 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_227 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_228 |         13 |         13 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid_0                                    |                                                           AsyncValidSync_221 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_225 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_226 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           source_valid_1                                    |                                                           AsyncValidSync_222 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             io_out_source_valid_0                           |                                AsyncResetSynchronizerShiftReg_w1_d3_i0_2_223 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_224 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       subsystem_fbus_outer_reset_catcher                    |                                                      ResetCatchAndSync_d3_15 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         io_sync_reset_chain                                 |                                  AsyncResetSynchronizerShiftReg_w1_d3_i0_217 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           output_chain                                      |                            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_218 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       subsystem_fbus_serdesser                              |                                                                  TLSerdesser |         54 |         54 |       0 |    0 |   210 |      0 |      0 |          0 |
|         (subsystem_fbus_serdesser)                          |                                                                  TLSerdesser |         13 |         13 |       0 |    0 |    10 |      0 |      0 |          0 |
|         inDes                                               |                                                          GenericDeserializer |         10 |         10 |       0 |    0 |    90 |      0 |      0 |          0 |
|         outArb                                              |                                                          HellaPeekingArbiter |         26 |         26 |       0 |    0 |     3 |      0 |      0 |          0 |
|         outSer                                              |                                                            GenericSerializer |          7 |          7 |       0 |    0 |   107 |      0 |      0 |          0 |
|       subsystem_pbus                                        |                                                                 PeripheryBus |        929 |        769 |     160 |    0 |   304 |      0 |      0 |          0 |
|         (subsystem_pbus)                                    |                                                                 PeripheryBus |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|         atomics                                             |                                                             TLAtomicAutomata |        205 |        205 |       0 |    0 |   116 |      0 |      0 |          0 |
|         buffer                                              |                                                               TLBuffer_1_200 |        166 |         86 |      80 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_213 |         75 |         43 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_213 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_216 |         73 |         41 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_214 |         91 |         43 |      48 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_214 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_215 |         89 |         41 |      48 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                               TLBuffer_1_201 |        105 |         25 |      80 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_209 |         44 |         12 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_209 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_212 |         36 |          4 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_210 |         61 |         13 |      48 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_210 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_211 |         59 |         11 |      48 |    0 |     0 |      0 |      0 |          0 |
|         coupler_to_bootaddressreg                           |                                                      TLInterconnectCoupler_8 |         63 |         63 |       0 |    0 |    33 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_1 |         63 |         63 |       0 |    0 |    33 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_1 |          4 |          4 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_1 |         59 |         59 |       0 |    0 |    22 |      0 |      0 |          0 |
|         coupler_to_device_named_gpio_0                      |                                                      TLInterconnectCoupler_9 |        136 |        136 |       0 |    0 |    33 |      0 |      0 |          0 |
|           fragmenter                                        |                                                           TLFragmenter_2_207 |        136 |        136 |       0 |    0 |    33 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                           TLFragmenter_2_207 |          3 |          3 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_208 |        133 |        133 |       0 |    0 |    22 |      0 |      0 |          0 |
|         coupler_to_device_named_spi_0                       |                                                  TLInterconnectCoupler_9_202 |        121 |        121 |       0 |    0 |    33 |      0 |      0 |          0 |
|           fragmenter                                        |                                                           TLFragmenter_2_205 |        121 |        121 |       0 |    0 |    33 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                           TLFragmenter_2_205 |          4 |          4 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_206 |        117 |        117 |       0 |    0 |    22 |      0 |      0 |          0 |
|         coupler_to_device_named_uart_0                      |                                                  TLInterconnectCoupler_9_203 |         79 |         79 |       0 |    0 |    33 |      0 |      0 |          0 |
|           fragmenter                                        |                                                               TLFragmenter_2 |         79 |         79 |       0 |    0 |    33 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                               TLFragmenter_2 |          3 |          3 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_204 |         76 |         76 |       0 |    0 |    22 |      0 |      0 |          0 |
|         out_xbar                                            |                                                                     TLXbar_2 |         61 |         61 |       0 |    0 |    12 |      0 |      0 |          0 |
|       subsystem_sbus                                        |                                                                    SystemBus |        600 |        600 |       0 |    0 |   147 |      0 |      0 |          0 |
|         coupler_to_subsystem_sbusscratchpad10               |                                                      TLInterconnectCoupler_7 |         31 |         31 |       0 |    0 |    37 |      0 |      0 |          0 |
|           fragmenter                                        |                                                                 TLFragmenter |         31 |         31 |       0 |    0 |    37 |      0 |      0 |          0 |
|             (fragmenter)                                    |                                                                 TLFragmenter |          9 |          9 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                     Repeater |         22 |         22 |       0 |    0 |    26 |      0 |      0 |          0 |
|         system_bus_xbar                                     |                                                                       TLXbar |        569 |        569 |       0 |    0 |   110 |      0 |      0 |          0 |
|       tile_prci_domain                                      |                                                               TilePRCIDomain |       6623 |       6388 |     234 |    1 |  3841 |      0 |      5 |          8 |
|         buffer                                              |                                                              TLBuffer_11_155 |        148 |         62 |      86 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                 Queue_16_196 |         74 |         42 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                 Queue_16_196 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_0_199 |         73 |         41 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                 Queue_15_197 |         74 |         20 |      54 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                 Queue_15_197 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_7_198 |         72 |         18 |      54 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                               TLBuffer_1_156 |         99 |         11 |      88 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_192 |         39 |          7 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_192 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_195 |         36 |          4 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_193 |         60 |          4 |      56 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_193 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_194 |         57 |          1 |      56 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                             |                                                 IntSyncAsyncCrossingSink_157 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                             |                                               SynchronizerShiftReg_w1_d3_190 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                    |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_191 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                              |                                                               RocketTile_158 |       6376 |       6316 |      60 |    0 |  3828 |      0 |      5 |          8 |
|           core                                              |                                                                   Rocket_159 |       3334 |       3290 |      44 |    0 |  1565 |      0 |      0 |          8 |
|             (core)                                          |                                                                   Rocket_159 |        488 |        488 |       0 |    0 |   449 |      0 |      0 |          0 |
|             csr                                             |                                                                  CSRFile_185 |       2140 |       2140 |       0 |    0 |   872 |      0 |      0 |          0 |
|             div                                             |                                                                   MulDiv_186 |        352 |        352 |       0 |    0 |   115 |      0 |      0 |          0 |
|             ibuf                                            |                                                                     IBuf_187 |        103 |        103 |       0 |    0 |    51 |      0 |      0 |          0 |
|             mul                                             |                                                      PipelinedMultiplier_188 |        177 |        177 |       0 |    0 |    78 |      0 |      0 |          8 |
|             rf_ext                                          |                                                               rf_combMem_189 |         85 |         41 |      44 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                            |                                                                   DCache_160 |        937 |        937 |       0 |    0 |   680 |      0 |      4 |          0 |
|             (dcache)                                        |                                                                   DCache_160 |        848 |        848 |       0 |    0 |   680 |      0 |      0 |          0 |
|             data                                            |                                                          DCacheDataArray_178 |         90 |         90 |       0 |    0 |     0 |      0 |      4 |          0 |
|               data_arrays_0                                 |                                                            data_arrays_0_179 |         90 |         90 |       0 |    0 |     0 |      0 |      4 |          0 |
|                 data_arrays_0_ext                           |                                                        data_arrays_0_ext_180 |         90 |         90 |       0 |    0 |     0 |      0 |      4 |          0 |
|                   mem_0_0                                   |                                                  split_data_arrays_0_ext_181 |         40 |         40 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                   |                                                  split_data_arrays_0_ext_182 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                   |                                                  split_data_arrays_0_ext_183 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                   |                                                  split_data_arrays_0_ext_184 |         26 |         26 |       0 |    0 |     0 |      0 |      1 |          0 |
|           dcacheArb                                         |                                                        HellaCacheArbiter_161 |         34 |         34 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dtim_adapter                                      |                                                      ScratchpadSlavePort_162 |        115 |        115 |       0 |    0 |   120 |      0 |      0 |          0 |
|           fragmenter_1                                      |                                                          TLFragmenter_12_163 |         47 |         47 |       0 |    0 |    57 |      0 |      0 |          0 |
|             (fragmenter_1)                                  |                                                          TLFragmenter_12_163 |          9 |          9 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_177 |         39 |         39 |       0 |    0 |    46 |      0 |      0 |          0 |
|           frontend                                          |                                                                 Frontend_164 |       1535 |       1519 |      16 |    0 |   880 |      0 |      1 |          0 |
|             (frontend)                                      |                                                                 Frontend_164 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|             fq                                              |                                                               ShiftQueue_167 |        928 |        928 |       0 |    0 |   367 |      0 |      0 |          0 |
|             icache                                          |                                                                   ICache_168 |        146 |        130 |      16 |    0 |    81 |      0 |      1 |          0 |
|               (icache)                                      |                                                                   ICache_168 |         96 |         96 |       0 |    0 |    76 |      0 |      0 |          0 |
|               data_arrays_0_0                               |                                                          data_arrays_0_0_171 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                      data_arrays_0_0_ext_175 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                split_data_arrays_0_0_ext_176 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                   |                                                              tag_array_0_172 |         38 |         22 |      16 |    0 |     5 |      0 |      0 |          0 |
|                 tag_array_0_ext                             |                                                          tag_array_0_ext_173 |         38 |         22 |      16 |    0 |     5 |      0 |      0 |          0 |
|                   mem_0_0                                   |                                                    split_tag_array_0_ext_174 |         38 |         22 |      16 |    0 |     5 |      0 |      0 |          0 |
|             tlb                                             |                                                                    TLB_1_169 |        462 |        462 |       0 |    0 |   359 |      0 |      0 |          0 |
|               (tlb)                                         |                                                                    TLB_1_169 |        310 |        310 |       0 |    0 |   359 |      0 |      0 |          0 |
|               pmp                                           |                                                               PMPChecker_170 |        152 |        152 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ptw                                               |                                                                      PTW_165 |        527 |        527 |       0 |    0 |   508 |      0 |      0 |          0 |
|           tlMasterXbar                                      |                                                                 TLXbar_6_166 |         22 |         22 |       0 |    0 |    14 |      0 |      0 |          0 |
|       tile_prci_domain_1                                    |                                                            TilePRCIDomain_16 |       6712 |       6477 |     234 |    1 |  3841 |      0 |      5 |          8 |
|         buffer                                              |                                                              TLBuffer_11_110 |        244 |        158 |      86 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                 Queue_16_151 |         76 |         44 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                 Queue_16_151 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_0_154 |         75 |         43 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                 Queue_15_152 |        168 |        114 |      54 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                 Queue_15_152 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_7_153 |        166 |        112 |      54 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                               TLBuffer_1_111 |         99 |         11 |      88 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_147 |         39 |          7 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_147 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_150 |         36 |          4 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_148 |         60 |          4 |      56 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_148 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_149 |         57 |          1 |      56 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                             |                                                 IntSyncAsyncCrossingSink_112 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                             |                                               SynchronizerShiftReg_w1_d3_145 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                    |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_146 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                              |                                                               RocketTile_113 |       6369 |       6309 |      60 |    0 |  3828 |      0 |      5 |          8 |
|           core                                              |                                                                   Rocket_114 |       3358 |       3314 |      44 |    0 |  1565 |      0 |      0 |          8 |
|             (core)                                          |                                                                   Rocket_114 |        487 |        487 |       0 |    0 |   449 |      0 |      0 |          0 |
|             csr                                             |                                                                  CSRFile_140 |       2158 |       2158 |       0 |    0 |   872 |      0 |      0 |          0 |
|             div                                             |                                                                   MulDiv_141 |        352 |        352 |       0 |    0 |   115 |      0 |      0 |          0 |
|             ibuf                                            |                                                                     IBuf_142 |        103 |        103 |       0 |    0 |    51 |      0 |      0 |          0 |
|             mul                                             |                                                      PipelinedMultiplier_143 |        176 |        176 |       0 |    0 |    78 |      0 |      0 |          8 |
|             rf_ext                                          |                                                               rf_combMem_144 |         94 |         50 |      44 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                            |                                                                   DCache_115 |        927 |        927 |       0 |    0 |   680 |      0 |      4 |          0 |
|             (dcache)                                        |                                                                   DCache_115 |        839 |        839 |       0 |    0 |   680 |      0 |      0 |          0 |
|             data                                            |                                                          DCacheDataArray_133 |         90 |         90 |       0 |    0 |     0 |      0 |      4 |          0 |
|               data_arrays_0                                 |                                                            data_arrays_0_134 |         90 |         90 |       0 |    0 |     0 |      0 |      4 |          0 |
|                 data_arrays_0_ext                           |                                                        data_arrays_0_ext_135 |         90 |         90 |       0 |    0 |     0 |      0 |      4 |          0 |
|                   mem_0_0                                   |                                                  split_data_arrays_0_ext_136 |         39 |         39 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                   |                                                  split_data_arrays_0_ext_137 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                   |                                                  split_data_arrays_0_ext_138 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                   |                                                  split_data_arrays_0_ext_139 |         27 |         27 |       0 |    0 |     0 |      0 |      1 |          0 |
|           dcacheArb                                         |                                                        HellaCacheArbiter_116 |         34 |         34 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dtim_adapter                                      |                                                      ScratchpadSlavePort_117 |        114 |        114 |       0 |    0 |   120 |      0 |      0 |          0 |
|           fragmenter_1                                      |                                                          TLFragmenter_12_118 |         47 |         47 |       0 |    0 |    57 |      0 |      0 |          0 |
|             (fragmenter_1)                                  |                                                          TLFragmenter_12_118 |          9 |          9 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                               Repeater_2_132 |         39 |         39 |       0 |    0 |    46 |      0 |      0 |          0 |
|           frontend                                          |                                                                 Frontend_119 |       1514 |       1498 |      16 |    0 |   880 |      0 |      1 |          0 |
|             (frontend)                                      |                                                                 Frontend_119 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|             fq                                              |                                                               ShiftQueue_122 |        906 |        906 |       0 |    0 |   367 |      0 |      0 |          0 |
|             icache                                          |                                                                   ICache_123 |        147 |        131 |      16 |    0 |    81 |      0 |      1 |          0 |
|               (icache)                                      |                                                                   ICache_123 |         97 |         97 |       0 |    0 |    76 |      0 |      0 |          0 |
|               data_arrays_0_0                               |                                                          data_arrays_0_0_126 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                      data_arrays_0_0_ext_130 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                split_data_arrays_0_0_ext_131 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                   |                                                              tag_array_0_127 |         39 |         23 |      16 |    0 |     5 |      0 |      0 |          0 |
|                 tag_array_0_ext                             |                                                          tag_array_0_ext_128 |         39 |         23 |      16 |    0 |     5 |      0 |      0 |          0 |
|                   mem_0_0                                   |                                                    split_tag_array_0_ext_129 |         39 |         23 |      16 |    0 |     5 |      0 |      0 |          0 |
|             tlb                                             |                                                                    TLB_1_124 |        462 |        462 |       0 |    0 |   359 |      0 |      0 |          0 |
|               (tlb)                                         |                                                                    TLB_1_124 |        310 |        310 |       0 |    0 |   359 |      0 |      0 |          0 |
|               pmp                                           |                                                               PMPChecker_125 |        152 |        152 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ptw                                               |                                                                      PTW_120 |        532 |        532 |       0 |    0 |   508 |      0 |      0 |          0 |
|           tlMasterXbar                                      |                                                                 TLXbar_6_121 |         22 |         22 |       0 |    0 |    14 |      0 |      0 |          0 |
|       tile_prci_domain_2                                    |                                                            TilePRCIDomain_17 |       6684 |       6449 |     234 |    1 |  3843 |      0 |      5 |          8 |
|         buffer                                              |                                                               TLBuffer_11_65 |        215 |        129 |      86 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                 Queue_16_106 |         75 |         43 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                 Queue_16_106 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_0_109 |         74 |         42 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                 Queue_15_107 |        140 |         86 |      54 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                 Queue_15_107 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_7_108 |        138 |         84 |      54 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                                TLBuffer_1_66 |        100 |         12 |      88 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                  Queue_1_102 |         40 |          8 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                  Queue_1_102 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_1_105 |         37 |          5 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                    Queue_103 |         60 |          4 |      56 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                    Queue_103 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                            ram_combMem_8_104 |         57 |          1 |      56 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                             |                                                  IntSyncAsyncCrossingSink_67 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                             |                                               SynchronizerShiftReg_w1_d3_100 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                    |                             NonSyncResetSynchronizerPrimitiveShiftReg_d3_101 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                              |                                                                RocketTile_68 |       6369 |       6309 |      60 |    0 |  3830 |      0 |      5 |          8 |
|           core                                              |                                                                    Rocket_69 |       3349 |       3305 |      44 |    0 |  1567 |      0 |      0 |          8 |
|             (core)                                          |                                                                    Rocket_69 |        489 |        489 |       0 |    0 |   449 |      0 |      0 |          0 |
|             csr                                             |                                                                   CSRFile_95 |       2144 |       2144 |       0 |    0 |   872 |      0 |      0 |          0 |
|             div                                             |                                                                    MulDiv_96 |        352 |        352 |       0 |    0 |   115 |      0 |      0 |          0 |
|             ibuf                                            |                                                                      IBuf_97 |        103 |        103 |       0 |    0 |    51 |      0 |      0 |          0 |
|             mul                                             |                                                       PipelinedMultiplier_98 |        176 |        176 |       0 |    0 |    80 |      0 |      0 |          8 |
|             rf_ext                                          |                                                                rf_combMem_99 |         98 |         54 |      44 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                            |                                                                    DCache_70 |        944 |        944 |       0 |    0 |   680 |      0 |      4 |          0 |
|             (dcache)                                        |                                                                    DCache_70 |        855 |        855 |       0 |    0 |   680 |      0 |      0 |          0 |
|             data                                            |                                                           DCacheDataArray_88 |         90 |         90 |       0 |    0 |     0 |      0 |      4 |          0 |
|               data_arrays_0                                 |                                                             data_arrays_0_89 |         90 |         90 |       0 |    0 |     0 |      0 |      4 |          0 |
|                 data_arrays_0_ext                           |                                                         data_arrays_0_ext_90 |         90 |         90 |       0 |    0 |     0 |      0 |      4 |          0 |
|                   mem_0_0                                   |                                                   split_data_arrays_0_ext_91 |         40 |         40 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                   |                                                   split_data_arrays_0_ext_92 |         18 |         18 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                   |                                                   split_data_arrays_0_ext_93 |         17 |         17 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                   |                                                   split_data_arrays_0_ext_94 |         27 |         27 |       0 |    0 |     0 |      0 |      1 |          0 |
|           dcacheArb                                         |                                                         HellaCacheArbiter_71 |         35 |         35 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dtim_adapter                                      |                                                       ScratchpadSlavePort_72 |        113 |        113 |       0 |    0 |   120 |      0 |      0 |          0 |
|           fragmenter_1                                      |                                                           TLFragmenter_12_73 |         47 |         47 |       0 |    0 |    57 |      0 |      0 |          0 |
|             (fragmenter_1)                                  |                                                           TLFragmenter_12_73 |          9 |          9 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                Repeater_2_87 |         39 |         39 |       0 |    0 |    46 |      0 |      0 |          0 |
|           frontend                                          |                                                                  Frontend_74 |       1504 |       1488 |      16 |    0 |   880 |      0 |      1 |          0 |
|             (frontend)                                      |                                                                  Frontend_74 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|             fq                                              |                                                                ShiftQueue_77 |        898 |        898 |       0 |    0 |   367 |      0 |      0 |          0 |
|             icache                                          |                                                                    ICache_78 |        147 |        131 |      16 |    0 |    81 |      0 |      1 |          0 |
|               (icache)                                      |                                                                    ICache_78 |         96 |         96 |       0 |    0 |    76 |      0 |      0 |          0 |
|               data_arrays_0_0                               |                                                           data_arrays_0_0_81 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                       data_arrays_0_0_ext_85 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                 split_data_arrays_0_0_ext_86 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                   |                                                               tag_array_0_82 |         38 |         22 |      16 |    0 |     5 |      0 |      0 |          0 |
|                 tag_array_0_ext                             |                                                           tag_array_0_ext_83 |         38 |         22 |      16 |    0 |     5 |      0 |      0 |          0 |
|                   mem_0_0                                   |                                                     split_tag_array_0_ext_84 |         38 |         22 |      16 |    0 |     5 |      0 |      0 |          0 |
|             tlb                                             |                                                                     TLB_1_79 |        462 |        462 |       0 |    0 |   359 |      0 |      0 |          0 |
|               (tlb)                                         |                                                                     TLB_1_79 |        310 |        310 |       0 |    0 |   359 |      0 |      0 |          0 |
|               pmp                                           |                                                                PMPChecker_80 |        152 |        152 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ptw                                               |                                                                       PTW_75 |        529 |        529 |       0 |    0 |   508 |      0 |      0 |          0 |
|           tlMasterXbar                                      |                                                                  TLXbar_6_76 |         22 |         22 |       0 |    0 |    14 |      0 |      0 |          0 |
|       tile_prci_domain_3                                    |                                                            TilePRCIDomain_18 |       6622 |       6387 |     234 |    1 |  3841 |      0 |      5 |          8 |
|         buffer                                              |                                                                  TLBuffer_11 |        152 |         66 |      86 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                     Queue_16 |         77 |         45 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                     Queue_16 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_0 |         76 |         44 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                     Queue_15 |         75 |         21 |      54 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                     Queue_15 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_7 |         73 |         19 |      54 |    0 |     0 |      0 |      0 |          0 |
|         buffer_1                                            |                                                                   TLBuffer_1 |         99 |         11 |      88 |    0 |     6 |      0 |      0 |          0 |
|           bundleIn_0_d_q                                    |                                                                      Queue_1 |         39 |          7 |      32 |    0 |     3 |      0 |      0 |          0 |
|             (bundleIn_0_d_q)                                |                                                                      Queue_1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_1 |         35 |          3 |      32 |    0 |     0 |      0 |      0 |          0 |
|           x1_a_q                                            |                                                                        Queue |         60 |          4 |      56 |    0 |     3 |      0 |      0 |          0 |
|             (x1_a_q)                                        |                                                                        Queue |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                ram_combMem_8 |         57 |          1 |      56 |    0 |     0 |      0 |      0 |          0 |
|         intsink                                             |                                                     IntSyncAsyncCrossingSink |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|           chain                                             |                                                   SynchronizerShiftReg_w1_d3 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|             output_chain                                    |                                 NonSyncResetSynchronizerPrimitiveShiftReg_d3 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |          0 |
|         tile_reset_domain_tile                              |                                                                   RocketTile |       6372 |       6312 |      60 |    0 |  3828 |      0 |      5 |          8 |
|           core                                              |                                                                       Rocket |       3331 |       3287 |      44 |    0 |  1565 |      0 |      0 |          8 |
|             (core)                                          |                                                                       Rocket |        479 |        479 |       0 |    0 |   449 |      0 |      0 |          0 |
|             csr                                             |                                                                      CSRFile |       2134 |       2134 |       0 |    0 |   872 |      0 |      0 |          0 |
|             div                                             |                                                                       MulDiv |        353 |        353 |       0 |    0 |   115 |      0 |      0 |          0 |
|             ibuf                                            |                                                                         IBuf |        103 |        103 |       0 |    0 |    51 |      0 |      0 |          0 |
|             mul                                             |                                                          PipelinedMultiplier |        176 |        176 |       0 |    0 |    78 |      0 |      0 |          8 |
|             rf_ext                                          |                                                                   rf_combMem |         96 |         52 |      44 |    0 |     0 |      0 |      0 |          0 |
|           dcache                                            |                                                                       DCache |        950 |        950 |       0 |    0 |   680 |      0 |      4 |          0 |
|             (dcache)                                        |                                                                       DCache |        869 |        869 |       0 |    0 |   680 |      0 |      0 |          0 |
|             data                                            |                                                              DCacheDataArray |         84 |         84 |       0 |    0 |     0 |      0 |      4 |          0 |
|               data_arrays_0                                 |                                                                data_arrays_0 |         84 |         84 |       0 |    0 |     0 |      0 |      4 |          0 |
|                 data_arrays_0_ext                           |                                                            data_arrays_0_ext |         84 |         84 |       0 |    0 |     0 |      0 |      4 |          0 |
|                   mem_0_0                                   |                                                      split_data_arrays_0_ext |         36 |         36 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_1                                   |                                                   split_data_arrays_0_ext_62 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_2                                   |                                                   split_data_arrays_0_ext_63 |         16 |         16 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_3                                   |                                                   split_data_arrays_0_ext_64 |         28 |         28 |       0 |    0 |     0 |      0 |      1 |          0 |
|           dcacheArb                                         |                                                            HellaCacheArbiter |         35 |         35 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dtim_adapter                                      |                                                          ScratchpadSlavePort |        112 |        112 |       0 |    0 |   120 |      0 |      0 |          0 |
|           fragmenter_1                                      |                                                              TLFragmenter_12 |         47 |         47 |       0 |    0 |    57 |      0 |      0 |          0 |
|             (fragmenter_1)                                  |                                                              TLFragmenter_12 |          9 |          9 |       0 |    0 |    11 |      0 |      0 |          0 |
|             repeater                                        |                                                                   Repeater_2 |         39 |         39 |       0 |    0 |    46 |      0 |      0 |          0 |
|           frontend                                          |                                                                     Frontend |       1530 |       1514 |      16 |    0 |   880 |      0 |      1 |          0 |
|             (frontend)                                      |                                                                     Frontend |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|             fq                                              |                                                                   ShiftQueue |        921 |        921 |       0 |    0 |   367 |      0 |      0 |          0 |
|             icache                                          |                                                                       ICache |        147 |        131 |      16 |    0 |    81 |      0 |      1 |          0 |
|               (icache)                                      |                                                                       ICache |         96 |         96 |       0 |    0 |    76 |      0 |      0 |          0 |
|               data_arrays_0_0                               |                                                              data_arrays_0_0 |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 data_arrays_0_0_ext                         |                                                          data_arrays_0_0_ext |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   mem_0_0                                   |                                                    split_data_arrays_0_0_ext |         15 |         15 |       0 |    0 |     0 |      0 |      1 |          0 |
|               tag_array_0                                   |                                                                  tag_array_0 |         39 |         23 |      16 |    0 |     5 |      0 |      0 |          0 |
|                 tag_array_0_ext                             |                                                              tag_array_0_ext |         39 |         23 |      16 |    0 |     5 |      0 |      0 |          0 |
|                   mem_0_0                                   |                                                        split_tag_array_0_ext |         39 |         23 |      16 |    0 |     5 |      0 |      0 |          0 |
|             tlb                                             |                                                                        TLB_1 |        463 |        463 |       0 |    0 |   359 |      0 |      0 |          0 |
|               (tlb)                                         |                                                                        TLB_1 |        311 |        311 |       0 |    0 |   359 |      0 |      0 |          0 |
|               pmp                                           |                                                                   PMPChecker |        152 |        152 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ptw                                               |                                                                          PTW |        533 |        533 |       0 |    0 |   508 |      0 |      0 |          0 |
|           tlMasterXbar                                      |                                                                     TLXbar_6 |         23 |         23 |       0 |    0 |    14 |      0 |      0 |          0 |
|       tlDM                                                  |                                                                TLDebugModule |        869 |        869 |       0 |    0 |  1142 |      0 |      0 |          0 |
|         dmInner                                             |                                                      TLDebugModuleInnerAsync |        847 |        847 |       0 |    0 |  1000 |      0 |      0 |          0 |
|           dmInner                                           |                                                           TLDebugModuleInner |        612 |        612 |       0 |    0 |   881 |      0 |      0 |          0 |
|             (dmInner)                                       |                                                           TLDebugModuleInner |        608 |        608 |       0 |    0 |   878 |      0 |      0 |          0 |
|             hartIsInResetSync_3_debug_hartReset_3           |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_60 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_61 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmactive_synced_dmInner_io_innerCtrl_sink         |                                                             AsyncQueueSink_4 |         24 |         24 |       0 |    0 |    18 |      0 |      0 |          0 |
|             (dmactive_synced_dmInner_io_innerCtrl_sink)     |                                                             AsyncQueueSink_4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             io_deq_bits_deq_bits_reg                        |                                                         ClockCrossingReg_w21 |         23 |         23 |       0 |    0 |    13 |      0 |      0 |          0 |
|             widx_widx_gray                                  |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_58 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmactive_synced_dmactive_synced_dmactiveSync      |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_40 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                    |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmiXing                                           |                                                          TLAsyncCrossingSink |        212 |        212 |       0 |    0 |    98 |      0 |      0 |          0 |
|             bundleIn_0_d_source                             |                                                           AsyncQueueSource_4 |          4 |          4 |       0 |    0 |    49 |      0 |      0 |          0 |
|               (bundleIn_0_d_source)                         |                                                           AsyncQueueSource_4 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               ridx_ridx_gray                                |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_43 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_56 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_extend                                   |                                                            AsyncValidSync_44 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_54 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_55 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid                                    |                                                            AsyncValidSync_45 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_52 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_53 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_0                                |                                                            AsyncValidSync_46 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_50 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_51 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid_1                                |                                                            AsyncValidSync_47 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_48 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             x1_a_sink                                       |                                                             AsyncQueueSink_3 |        208 |        208 |       0 |    0 |    49 |      0 |      0 |          0 |
|               (x1_a_sink)                                   |                                                             AsyncQueueSink_3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                      |                                                         ClockCrossingReg_w55 |        207 |        207 |       0 |    0 |    44 |      0 |      0 |          0 |
|               widx_widx_gray                                |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_41 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         dmOuter                                             |                                                      TLDebugModuleOuterAsync |         22 |         22 |       0 |    0 |   142 |      0 |      0 |          0 |
|           asource                                           |                                                        TLAsyncCrossingSource |          4 |          4 |       0 |    0 |    94 |      0 |      0 |          0 |
|             bundleIn_0_d_sink                               |                                                             AsyncQueueSink_2 |          4 |          4 |       0 |    0 |    49 |      0 |      0 |          0 |
|               (bundleIn_0_d_sink)                           |                                                             AsyncQueueSink_2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               io_deq_bits_deq_bits_reg                      |                                                         ClockCrossingReg_w43 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|               sink_valid_0                                  |                                                               AsyncValidSync |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_38 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               sink_valid_1                                  |                                                            AsyncValidSync_28 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_36 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_extend                                 |                                                            AsyncValidSync_29 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                 AsyncResetSynchronizerShiftReg_w1_d3_i0_2_34 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|               source_valid                                  |                                                            AsyncValidSync_30 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 io_out_source_valid_0                       |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   output_chain                              |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|               widx_widx_gray                                |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_31 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             x1_a_source                                     |                                                           AsyncQueueSource_2 |          0 |          0 |       0 |    0 |    45 |      0 |      0 |          0 |
|               (x1_a_source)                                 |                                                           AsyncQueueSource_2 |          0 |          0 |       0 |    0 |    42 |      0 |      0 |          0 |
|               ridx_ridx_gray                                |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_26 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 output_chain                                |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmOuter                                           |                                                           TLDebugModuleOuter |          2 |          2 |       0 |    0 |    21 |      0 |      0 |          0 |
|           dmactiveAck_dmactiveAckSync                       |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_22 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             output_chain                                    |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|           dmiBypass                                         |                                                                  TLBusBypass |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|             bar                                             |                                                               TLBusBypassBar |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|           dmiXbar                                           |                                                                    TLXbar_14 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           io_innerCtrl_source                               |                                                           AsyncQueueSource_3 |          6 |          6 |       0 |    0 |    18 |      0 |      0 |          0 |
|             (io_innerCtrl_source)                           |                                                           AsyncQueueSource_3 |          5 |          5 |       0 |    0 |    15 |      0 |      0 |          0 |
|             ridx_ridx_gray                                  |                                   AsyncResetSynchronizerShiftReg_w1_d3_i0_23 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               output_chain                                  |                             AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       uartClockDomainWrapper                                |                                                            ClockSinkDomain_2 |         99 |         87 |      12 |    0 |   109 |      0 |      0 |          0 |
|         uart_0                                              |                                                                       TLUART |         99 |         87 |      12 |    0 |   109 |      0 |      0 |          0 |
|           (uart_0)                                          |                                                                       TLUART |          0 |          0 |       0 |    0 |    29 |      0 |      0 |          0 |
|           intsource                                         |                                                   IntSyncCrossingSource_1_19 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             reg_0                                           |                                                       AsyncResetRegVec_w1_i0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           rxm                                               |                                                                       UARTRx |         35 |         35 |       0 |    0 |    36 |      0 |      0 |          0 |
|           rxq                                               |                                                                     Queue_32 |         20 |         14 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (rxq)                                           |                                                                     Queue_32 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                         |                                                               ram_combMem_21 |         10 |          4 |       6 |    0 |     0 |      0 |      0 |          0 |
|           txm                                               |                                                                       UARTTx |         28 |         28 |       0 |    0 |    29 |      0 |      0 |          0 |
|           txq                                               |                                                                  Queue_32_20 |         16 |         10 |       6 |    0 |     7 |      0 |      0 |          0 |
|             (txq)                                           |                                                                  Queue_32_20 |         10 |         10 |       0 |    0 |     7 |      0 |      0 |          0 |
|             ram_ext                                         |                                                                  ram_combMem |          6 |          0 |       6 |    0 |     0 |      0 |      0 |          0 |
|     system_debug_systemjtag_reset_catcher                   |                                                         ResetCatchAndSync_d3 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                   |                                    AsyncResetSynchronizerShiftReg_w1_d3_i0_3 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                        |                                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   dutWrangler                                               |                                                                ResetWrangler |          6 |          6 |       0 |    0 |    18 |      0 |      0 |          0 |
|     debounced_debounce                                      |                                                      AsyncResetRegVec_w14_i0 |          5 |          5 |       0 |    0 |    14 |      0 |      0 |          0 |
|     deglitched_deglitch                                     |                                                                AsyncResetReg |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|     x1_reset_catcher                                        |                          ResetCatchAndSync_d3_VC707woDDRHarness_UNIQUIFIED_0 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       io_sync_reset_chain                                   |       AsyncResetSynchronizerShiftReg_w1_d3_i0_VC707woDDRHarness_UNIQUIFIED_1 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         output_chain                                        | AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VC707woDDRHarness_UNIQUIFIED_2 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   fpga_power_on                                             |                                                         PowerOnResetFPGAOnly |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|   harnessBinderReset_catcher                                |                            ResetCatchAndSync_d3_VC707woDDRHarness_UNIQUIFIED |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|     io_sync_reset_chain                                     |         AsyncResetSynchronizerShiftReg_w1_d3_i0_VC707woDDRHarness_UNIQUIFIED |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|       output_chain                                          |   AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VC707woDDRHarness_UNIQUIFIED |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|   harnessSysPLL                                             |                                                                harnessSysPLL |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                    |                                                        harnessSysPLL_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   ram                                                       |                                                                    SerialRAM |        282 |        210 |      72 |    0 |   301 |      0 |      0 |          0 |
|     buffer                                                  |                                     TLBuffer_11_VC707woDDRHarness_UNIQUIFIED |         80 |          8 |      72 |    0 |    38 |      0 |      0 |          0 |
|       bundleIn_0_d_q                                        |                                        Queue_16_VC707woDDRHarness_UNIQUIFIED |         23 |          1 |      22 |    0 |    35 |      0 |      0 |          0 |
|         (bundleIn_0_d_q)                                    |                                        Queue_16_VC707woDDRHarness_UNIQUIFIED |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                             |                                   ram_combMem_0_VC707woDDRHarness_UNIQUIFIED |         23 |          1 |      22 |    0 |    32 |      0 |      0 |          0 |
|       x1_a_q                                                |                                        Queue_15_VC707woDDRHarness_UNIQUIFIED |         57 |          7 |      50 |    0 |     3 |      0 |      0 |          0 |
|         (x1_a_q)                                            |                                        Queue_15_VC707woDDRHarness_UNIQUIFIED |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|         ram_ext                                             |                                   ram_combMem_7_VC707woDDRHarness_UNIQUIFIED |         50 |          0 |      50 |    0 |     0 |      0 |      0 |          0 |
|     serdesser                                               |                                                                TLSerdesser_1 |         76 |         76 |       0 |    0 |   164 |      0 |      0 |          0 |
|       inDes                                                 |                             GenericDeserializer_VC707woDDRHarness_UNIQUIFIED |         11 |         11 |       0 |    0 |    39 |      0 |      0 |          0 |
|       outArb                                                |                             HellaPeekingArbiter_VC707woDDRHarness_UNIQUIFIED |         18 |         18 |       0 |    0 |     2 |      0 |      0 |          0 |
|       outSer                                                |                               GenericSerializer_VC707woDDRHarness_UNIQUIFIED |         47 |         47 |       0 |    0 |   123 |      0 |      0 |          0 |
|     tsi2tl                                                  |                                                                TSIToTileLink |        126 |        126 |       0 |    0 |    99 |      0 |      0 |          0 |
+-------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 02:30:34 2024
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_clock_utilization -file /home/binhkieudo/Workspace/NewFramework/framework/generated-src/framework.fpga.vc707.VC707woDDRHarness.SmallRocketMTOptimizedMemVC707Config/obj/report/utilization.txt -append
| Design       : VC707woDDRHarness
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Physopt postRoute
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Device Cell Placement Summary for Global Clock g2
9. Device Cell Placement Summary for Global Clock g3
10. Device Cell Placement Summary for Global Clock g4
11. Clock Region Cell Placement per Global Clock: Region X0Y0
12. Clock Region Cell Placement per Global Clock: Region X1Y0
13. Clock Region Cell Placement per Global Clock: Region X0Y1
14. Clock Region Cell Placement per Global Clock: Region X1Y1
15. Clock Region Cell Placement per Global Clock: Region X0Y2
16. Clock Region Cell Placement per Global Clock: Region X1Y2

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    5 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       168 |   0 |            0 |      0 |
| BUFIO    |    0 |        56 |   0 |            0 |      0 |
| BUFMR    |    0 |        28 |   0 |            0 |      0 |
| BUFR     |    0 |        56 |   0 |            0 |      0 |
| MMCM     |    1 |        14 |   0 |            0 |      0 |
| PLL      |    0 |        14 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------+------------------------------------------+-----------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                  | Driver Pin                               | Net                                           |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------+------------------------------------------+-----------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 6 |       21308 |               0 |        8.333 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf/O         | harnessSysPLL/inst/clk_out1                   |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |                 1 |         312 |               0 |      100.000 | JTCK                   | jtag_jtag_TCK_IBUF_BUFG_inst/O           | jtag_jtag_TCK_IBUF_BUFG                       |
| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 1 |           2 |               0 |        5.000 | sys_clock              | _sys_clock_ibufds_O_BUFG_inst/O          | _sys_clock_ibufds_O_BUFG                      |
| g3        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y15 | n/a          |                 3 |           2 |               1 |        8.333 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf_replica/O | harnessSysPLL/inst/clk_out1_repN              |
| g4        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          |                 1 |           1 |               0 |       25.000 | clkfbout_harnessSysPLL | harnessSysPLL/inst/clkf_buf/O            | harnessSysPLL/inst/clkfbout_buf_harnessSysPLL |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+------------------------+------------------------------------------+-----------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------+-------------------------------------------+-------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock           | Driver Pin                                | Net                                       |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------+-------------------------------------------+-------------------------------------------+
| src0      | g0        | BUFG/O              | None       | BUFGCTRL_X0Y15  | n/a          |           3 |               0 |               8.333 | clk_out1_harnessSysPLL | harnessSysPLL/inst/clkout1_buf_replica/O  | harnessSysPLL/inst/clk_out1_repN          |
| src0      | g3        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |               8.333 | clk_out1_harnessSysPLL | harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0  | harnessSysPLL/inst/clk_out1_harnessSysPLL |
| src1      | g1        | IBUF/O              | IOB_X0Y144 | IOB_X0Y144      | X0Y2         |           1 |               0 |             100.000 | JTCK                   | jtag_jtag_TCK_IBUF_inst/O                 | jtag_jtag_TCK_IBUF                        |
| src2      | g2        | IBUFDS/O            | IOB_X1Y276 | IOB_X1Y276      | X1Y5         |           1 |               0 |               5.000 | sys_clock              | sys_clock_ibufds/O                        | _sys_clock_ibufds_O                       |
| src3      | g4        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |              25.000 | clkfbout_harnessSysPLL | harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT | harnessSysPLL/inst/clkfbout_harnessSysPLL |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+------------------------+-------------------------------------------+-------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |   13 |    50 | 9354 |  5500 | 3629 |  2200 |    5 |   140 |   14 |    70 |   12 |   180 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 2006 |  5600 | 1003 |  2500 |    2 |   160 |    0 |    80 |    0 |   220 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 6349 |  4900 | 2900 |  2200 |    3 |   140 |    2 |    70 |   11 |   180 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 1659 |  5600 |  830 |  2500 |    0 |   160 |    0 |    80 |    1 |   220 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    7 |    50 | 1351 |  4750 |  756 |  2150 |    0 |   130 |    0 |    65 |    0 |   180 |
| X1Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |  412 |  5450 |  176 |  2450 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5500 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5600 |    0 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5500 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5600 |    0 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |    0 |  5350 |    0 |  2150 |    0 |   130 |    0 |    65 |    0 |   180 |
| X1Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |    0 |  5450 |    0 |  2450 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5500 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5600 |    0 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                         |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------+
| g0        | BUFG/O          | n/a               | clk_out1_harnessSysPLL |       8.333 | {0.000 4.167} |       20900 |        0 |              0 |        0 | harnessSysPLL/inst/clk_out1 |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+-----------------------+
|    | X0    | X1    | HORIZONTAL PROG DELAY |
+----+-------+-------+-----------------------+
| Y6 |     0 |     0 |                     - |
| Y5 |     0 |     0 |                     - |
| Y4 |     0 |     0 |                     - |
| Y3 |     0 |     0 |                     - |
| Y2 |  1351 |   412 |                     0 |
| Y1 |  6368 |  1661 |                     0 |
| Y0 |  9410 |  1698 |                     0 |
+----+-------+-------+-----------------------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                     |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
| g1        | BUFG/O          | n/a               | JTCK  |     100.000 | {0.000 50.000} |         312 |        0 |              0 |        0 | jtag_jtag_TCK_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+-------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+-----------------------+
|    | X0 | X1   | HORIZONTAL PROG DELAY |
+----+----+------+-----------------------+
| Y6 |  0 |    0 |                     - |
| Y5 |  0 |    0 |                     - |
| Y4 |  0 |    0 |                     - |
| Y3 |  0 |    0 |                     - |
| Y2 |  0 |    0 |                     - |
| Y1 |  0 |    0 |                     - |
| Y0 |  0 |  312 |                     0 |
+----+----+------+-----------------------+


8. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+--------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                      |
+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+--------------------------+
| g2        | BUFG/O          | n/a               | sys_clock |       5.000 | {0.000 2.500} |           1 |        0 |              1 |        0 | _sys_clock_ibufds_O_BUFG |
+-----------+-----------------+-------------------+-----------+-------------+---------------+-------------+----------+----------------+----------+--------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y6 |  0 |  0 |                     - |
| Y5 |  0 |  0 |                     - |
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  0 |                     - |
| Y1 |  0 |  0 |                     - |
| Y0 |  0 |  2 |                     0 |
+----+----+----+-----------------------+


9. Device Cell Placement Summary for Global Clock g3
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                              |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------+
| g3        | BUFG/O          | n/a               | clk_out1_harnessSysPLL |       8.333 | {0.000 4.167} |           2 |        0 |              1 |        0 | harnessSysPLL/inst/clk_out1_repN |
+-----------+-----------------+-------------------+------------------------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y6 |  0 |  0 |                     - |
| Y5 |  0 |  0 |                     - |
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  0 |                     - |
| Y1 |  1 |  0 |                     0 |
| Y0 |  1 |  0 |                     0 |
+----+----+----+-----------------------+


10. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                  | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                           |
+-----------+-----------------+-------------------+------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------------------+
| g4        | BUFG/O          | n/a               | clkfbout_harnessSysPLL |      25.000 | {0.000 12.500} |           0 |        0 |              1 |        0 | harnessSysPLL/inst/clkfbout_buf_harnessSysPLL |
+-----------+-----------------+-------------------+------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y6 |  0 |  0 |                     - |
| Y5 |  0 |  0 |                     - |
| Y4 |  0 |  0 |                     - |
| Y3 |  0 |  0 |                     - |
| Y2 |  0 |  0 |                     - |
| Y1 |  0 |  0 |                     - |
| Y0 |  0 |  1 |                     0 |
+----+----+----+-----------------------+


11. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------+
| g0        | n/a   | BUFG/O          | None       |        9410 |               0 | 9354 |          19 |   19 |  11 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1      |
| g3        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   1 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1698 |               0 | 1693 |           1 |    2 |   0 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1                   |
| g1        | n/a   | BUFG/O          | None       |         312 |               0 |  312 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | jtag_jtag_TCK_IBUF_BUFG                       |
| g2        | n/a   | BUFG/O          | None       |           2 |               0 |    1 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | _sys_clock_ibufds_O_BUFG                      |
| g4        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | harnessSysPLL/inst/clkfbout_buf_harnessSysPLL |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------+
| g0        | n/a   | BUFG/O          | None       |        6368 |               0 | 6349 |           0 |    5 |  10 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1      |
| g3        | n/a   | BUFG/O          | None       |           1 |               0 |    0 |           0 |    0 |   1 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1_repN |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |        1661 |               0 | 1659 |           0 |    0 |   1 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |        1351 |               0 | 1351 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | n/a   | BUFG/O          | None       |         412 |               0 | 412 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | harnessSysPLL/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells jtag_jtag_TCK_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y2 [get_cells harnessSysPLL/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y15 [get_cells harnessSysPLL/inst/clkout1_buf_replica]
set_property LOC BUFGCTRL_X0Y0 [get_cells harnessSysPLL/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells _sys_clock_ibufds_O_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y275 [get_ports sys_clock_n]
set_property LOC IOB_X1Y276 [get_ports sys_clock_p]

# Clock net "jtag_jtag_TCK_IBUF_BUFG" driven by instance "jtag_jtag_TCK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_jtag_jtag_TCK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_jtag_jtag_TCK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="jtag_jtag_TCK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_jtag_jtag_TCK_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "harnessSysPLL/inst/clk_out1_repN" driven by instance "harnessSysPLL/inst/clkout1_buf_replica" located at site "BUFGCTRL_X0Y15"
#startgroup
create_pblock {CLKAG_harnessSysPLL/inst/clk_out1_repN}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLL/inst/clk_out1_repN}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=harnessSysPLL/inst/clkout1_buf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLL/inst/clk_out1_repN"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLL/inst/clk_out1_repN}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "harnessSysPLL/inst/clk_out1" driven by instance "harnessSysPLL/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_harnessSysPLL/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_harnessSysPLL/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="harnessSysPLL/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_harnessSysPLL/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "_sys_clock_ibufds_O_BUFG" driven by instance "_sys_clock_ibufds_O_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG__sys_clock_ibufds_O_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG__sys_clock_ibufds_O_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=harnessSysPLL/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="_sys_clock_ibufds_O_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG__sys_clock_ibufds_O_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Jul  5 02:30:35 2024
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_ram_utilization -file /home/binhkieudo/Workspace/NewFramework/framework/generated-src/framework.fpga.vc707.VC707woDDRHarness.SmallRocketMTOptimizedMemVC707Config/obj/report/utilization.txt -append -detail
| Design       : VC707woDDRHarness
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary
2. Memory Description
3. Memory Utilization - Inferred
4. Memory Performance - Inferred
5. Block Ram / URAM Memory Power - Inferred

1. Summary
----------

+--------------------------+------------+-----------+-------+-----------+
| Memory Type              | Total Used | Available | Util% | Inferred% |
+--------------------------+------------+-----------+-------+-----------+
| BlockRAM                 |         28 |      1030 |  2.72 |    100.00 |
|  RAMB36E1                |         16 |           |       |    100.00 |
|  RAMB18E1                |         24 |           |       |    100.00 |
| LUTMs as Distributed RAM |       1522 |    130800 |  1.16 |    100.00 |
|  LUTMs as RAM32X1D       |         38 |           |       |    100.00 |
|  LUTMs as RAM32M         |       1484 |           |       |    100.00 |
+--------------------------+------------+-----------+-------+-----------+
*  Each RAMB18 is calculated as 0.5 BlockRAM
**  Tables 2, 3, 4 and 5 cover RAMs inferred by Vivado Synthesis using XPMs or RTL inference
***  XRAMs are not reported for detailed tables


2. Memory Description
---------------------

+--------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| Memory Name                                                                                                                    | Array Size | Memory Type | Port 1 Dimension / Map | Port 2 Dimension / Map |
+--------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram                                                                                |     131072 | RAM_SDP     | 16384x8                | 16384x8                |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_0                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_1                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_2                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_3                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram                                                                                |     131072 | RAM_SDP     | 16384x8                | 16384x8                |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_0                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_1                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_2                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_3                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram                                                                                |     131072 | RAM_SDP     | 16384x8                | 16384x8                |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_0                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_1                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_2                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_3                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram                                                                                |     131072 | RAM_SDP     | 16384x8                | 16384x8                |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_0                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_1                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_2                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_3                                                                         |      32768 |             |  A:A:16384x2           |  B:B:16384x2           |
| chiptop0/system/ram/mem/mem_ext/mem_0_0/ram                                                                                    |      16384 | RAM_SDP     | 2048x8                 | 2048x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_0/ram_reg                                                                               |      16384 |             |  A:A:2048x8            |  B:B:2048x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_1/ram                                                                                    |      16384 | RAM_SDP     | 2048x8                 | 2048x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_1/ram_reg                                                                               |      16384 |             |  A:A:2048x8            |  B:B:2048x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_2/ram                                                                                    |      16384 | RAM_SDP     | 2048x8                 | 2048x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_2/ram_reg                                                                               |      16384 |             |  A:A:2048x8            |  B:B:2048x8            |
| chiptop0/system/ram/mem/mem_ext/mem_0_3/ram                                                                                    |      16384 | RAM_SDP     | 2048x8                 | 2048x8                 |
|  chiptop0/system/ram/mem/mem_ext/mem_0_3/ram_reg                                                                               |      16384 |             |  A:A:2048x8            |  B:B:2048x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram        |      16384 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg   |      16384 |             |  B:B:512x32            |  A:A:512x32            |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |      16384 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:512x32            |  A:A:512x32            |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |      16384 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:512x32            |  A:A:512x32            |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |      16384 | RAM_SDP     | 512x32                 | 512x32                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg |      16384 |             |  B:B:512x32            |  A:A:512x32            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram                |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg           |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram                |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg           |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram                |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg           |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram                |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg           |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |       8192 | RAM_SDP     | 1024x8                 | 1024x8                 |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         |       8192 |             |  A:A:1024x8            |  B:B:1024x8            |
+--------------------------------------------------------------------------------------------------------------------------------+------------+-------------+------------------------+------------------------+


3. Memory Utilization - Inferred
--------------------------------

+--------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| Memory Name                                                                                                                    | Primitive | Available Bits | Used Bits | Bit Util% | A Depth | A Depth Avail | A Depth Util% | A Width | A Width Avail | A Width Util% | B Depth | B Depth Avail | B Depth Util% | B Width | B Width Avail | B Width Util% |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_2                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_3                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_2                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_3                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_2                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_3                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram                                                                                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_0                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_1                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_2                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_3                                                                         | RAMB36E1  |          36864 |     32768 |     88.89 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |   16384 |         16384 |        100.00 |       2 |             2 |        100.00 |
| chiptop0/system/ram/mem/mem_ext/mem_0_0/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_0/ram_reg                                                                               | RAMB18E1  |          18432 |     16384 |     88.89 |    2048 |          2048 |        100.00 |       8 |             9 |         88.89 |    2048 |          2048 |        100.00 |       8 |             9 |         88.89 |
| chiptop0/system/ram/mem/mem_ext/mem_0_1/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_1/ram_reg                                                                               | RAMB18E1  |          18432 |     16384 |     88.89 |    2048 |          2048 |        100.00 |       8 |             9 |         88.89 |    2048 |          2048 |        100.00 |       8 |             9 |         88.89 |
| chiptop0/system/ram/mem/mem_ext/mem_0_2/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_2/ram_reg                                                                               | RAMB18E1  |          18432 |     16384 |     88.89 |    2048 |          2048 |        100.00 |       8 |             9 |         88.89 |    2048 |          2048 |        100.00 |       8 |             9 |         88.89 |
| chiptop0/system/ram/mem/mem_ext/mem_0_3/ram                                                                                    |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/ram/mem/mem_ext/mem_0_3/ram_reg                                                                               | RAMB18E1  |          18432 |     16384 |     88.89 |    2048 |          2048 |        100.00 |       8 |             9 |         88.89 |    2048 |          2048 |        100.00 |       8 |             9 |         88.89 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram        |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg   | RAMB18E1  |          18432 |     16384 |     88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |     16384 |     88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |     16384 |     88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |          18432 |     16384 |     88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |     512 |           512 |        100.00 |      32 |            36 |         88.89 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg           | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg           | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg           | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram                |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg           | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           |                |           |           |         |               |               |         |               |               |         |               |               |         |               |               |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |          18432 |      8192 |     44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |    1024 |          1024 |        100.00 |       8 |            18 |         44.44 |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+----------------+-----------+-----------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+---------+---------------+---------------+


4. Memory Performance - Inferred
--------------------------------

+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| Memory Name                                                                                                                    | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Type | Port A Requirement (ns) | Port B Type | Port B Requirement (ns) | A Cascade | IREG_A | OREG_A | DOA_REG | B Cascade | IREG_B | OREG_B | DOB_REG |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram                                                                                |           | 16384x8                | 16384x8                |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_0                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_1                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_2                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_3                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram                                                                                |           | 16384x8                | 16384x8                |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_0                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_1                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_2                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_3                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram                                                                                |           | 16384x8                | 16384x8                |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_0                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_1                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_2                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_3                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram                                                                                |           | 16384x8                | 16384x8                |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_0                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_1                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_2                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_3                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_0/ram                                                                                    |           | 2048x8                 | 2048x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_0/ram_reg                                                                               | RAMB18E1  |  A:A:2048x8            |  B:B:2048x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_1/ram                                                                                    |           | 2048x8                 | 2048x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_1/ram_reg                                                                               | RAMB18E1  |  A:A:2048x8            |  B:B:2048x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_2/ram                                                                                    |           | 2048x8                 | 2048x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_2/ram_reg                                                                               | RAMB18E1  |  A:A:2048x8            |  B:B:2048x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/ram/mem/mem_ext/mem_0_3/ram                                                                                    |           | 2048x8                 | 2048x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/ram/mem/mem_ext/mem_0_3/ram_reg                                                                               | RAMB18E1  |  A:A:2048x8            |  B:B:2048x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram        |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg   | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        Read |                     8.3 |       Write |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        Read |                     8.3 |       Write |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        Read |                     8.3 |       Write |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        Read |                     8.3 |       Write |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg           | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg           | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg           | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram                |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg           | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |             |                         |             |                         |           |        |        |         |           |        |        |         |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |       Write |                     8.3 |        Read |                     8.3 |           |        |        |       0 |           |        |        |       0 |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+-------------+-------------------------+-------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+


5. Block Ram / URAM Memory Power - Inferred
-------------------------------------------

+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+--------------------+---------------+-------------------+-----------+--------------------+---------------+-------------------+-----------+
| Memory Name                                                                                                                    | Primitive | Port 1 Dimension / Map | Port 2 Dimension / Map | Port A Power Gated | Port A Enable | Port A WRITE_MODE | A Cascade | Port B Power Gated | Port B Enable | Port B WRITE_MODE | B Cascade |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+--------------------+---------------+-------------------+-----------+--------------------+---------------+-------------------+-----------+
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram                                                                                |           | 16384x8                | 16384x8                |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_0                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_1                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_2                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_0/ram_reg_3                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram                                                                                |           | 16384x8                | 16384x8                |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_0                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_1                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_2                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_1/ram_reg_3                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram                                                                                |           | 16384x8                | 16384x8                |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_0                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_1                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_2                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_2/ram_reg_3                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram                                                                                |           | 16384x8                | 16384x8                |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_0                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_1                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_2                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
|  chiptop0/system/ram_1/mem/mem_0_ext/mem_0_3/ram_reg_3                                                                         | RAMB36E1  |  A:A:16384x2           |  B:B:16384x2           |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_0/ram                                                                                    |           | 2048x8                 | 2048x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_0/ram_reg                                                                               | RAMB18E1  |  A:A:2048x8            |  B:B:2048x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_1/ram                                                                                    |           | 2048x8                 | 2048x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_1/ram_reg                                                                               | RAMB18E1  |  A:A:2048x8            |  B:B:2048x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_2/ram                                                                                    |           | 2048x8                 | 2048x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_2/ram_reg                                                                               | RAMB18E1  |  A:A:2048x8            |  B:B:2048x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/ram/mem/mem_ext/mem_0_3/ram                                                                                    |           | 2048x8                 | 2048x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/ram/mem/mem_ext/mem_0_3/ram_reg                                                                               | RAMB18E1  |  A:A:2048x8            |  B:B:2048x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram        |           | 512x32                 | 512x32                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg   | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        ENBWREN=AUG |         POWER |        READ_FIRST |           |        ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        ENBWREN=AUG |         POWER |        READ_FIRST |           |        ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        ENBWREN=AUG |         POWER |        READ_FIRST |           |        ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram      |           | 512x32                 | 512x32                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | RAMB18E1  |  B:B:512x32            |  A:A:512x32            |        ENBWREN=AUG |         POWER |        READ_FIRST |           |        ENBWREN=AUG |        SIGNAL |        READ_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram                |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg           | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram                |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg           | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram                |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg           | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram                |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg           | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_1/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_2/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |        ENARDEN=AUG |        SIGNAL |        READ_FIRST |           |        ENARDEN=AUG |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
| chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram              |           | 1024x8                 | 1024x8                 |                    |               |                   |           |                    |               |                   |           |
|  chiptop0/system/tile_prci_domain_3/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg         | RAMB18E1  |  A:A:1024x8            |  B:B:1024x8            |                    |        SIGNAL |        READ_FIRST |           |                    |         POWER |       WRITE_FIRST |           |
+--------------------------------------------------------------------------------------------------------------------------------+-----------+------------------------+------------------------+--------------------+---------------+-------------------+-----------+--------------------+---------------+-------------------+-----------+


