{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@year": "2019", "@timestamp": "2019-10-22T23:18:02.000002-04:00", "@month": "10"}, "ait:date-sort": {"@day": "11", "@year": "2013", "@month": "12"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-02-03T07:35:25.735526Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "organization": [{"$": "Dept. of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Artjem", "preferred-name": {"ce:given-name": "Artjem", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"country": "Portugal", "@afid": "60024825", "@country": "prt", "organization": [{"$": "Dept. of Electronics, Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "104251901"}, "@dptid": "104251901"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Optimization of address-based data sorting unit with external memory support", "abstracts": "Among numerous data processing tasks sorting is considered to be one of the most important. Sorting still poses a big challenge as it actually becomes harder to solve this problem efficiently and fast with the constant demand for processing of larger and larger data sets in a reasonable amount of time. Reconfigurable computing provides an attractive option for implementation of data processing in the context of hardware, as the use of Field Programmable Gate Arrays (FPGAs) allows to eliminate the design constraints of processors and graphics processing units (GPUs) with predefined architectures. In this paper a technique that improves the performance of the address-based data sorting unit with an external DDR3 flag memory is proposed. It is demonstrated that the proposed technique can efficiently reduce the communication penalties associated with the use of external memory. \u00a9 2013 ACM.", "correspondence": {"affiliation": {"country": "Estonia", "@country": "est", "organization": [{"$": "Dept. of Computer Engineering"}, {"$": "Tallinn University of Technology"}]}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "address-based sorting", "@xml:lang": "eng"}, {"$": "data processing", "@xml:lang": "eng"}, {"$": "field programmable gate arrays", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "ACM Int. Conf. Proc. Ser.", "@country": "usa", "issuetitle": "Computer Systems and Technologies: 14th International Conference, CompSysTech 2013 - Proceedings", "volisspag": {"voliss": {"@volume": "767"}, "pagerange": {"@first": "83", "@last": "90"}}, "@type": "p", "publicationyear": {"@first": "2013"}, "isbn": {"@level": "volume", "$": "9781450320214", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "14th International Conference on Computer Systems and Technologies, CompSysTech 2013", "confsponsors": {"confsponsor": [{"$": "Technical University of Varna, Bulgaria (TECHUVB)"}, {"$": "Federation of the Scientific Eng. Unions - Bulgaria (FOSEUB)"}, {"$": "Bulgarian Ministry of Education, Youth and Science (MEYS)"}, {"$": "CASTUVTB"}, {"$": "University of Ruse, Bulgaria (UORB)"}], "@complete": "n"}, "conflocation": {"city-group": "Ruse", "@country": "bgr"}, "confcode": "101311", "confdate": {"enddate": {"@day": "29", "@year": "2013", "@month": "06"}, "startdate": {"@day": "28", "@year": "2013", "@month": "06"}}}}}, "sourcetitle": "ACM International Conference Proceeding Series", "@srcid": "11600154611", "publicationdate": {"year": "2013", "date-text": {"@xfab-added": "true", "$": "2013"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "1709"}, {"$": "1707"}, {"$": "1705"}]}, {"@type": "SUBJABBR", "classification": "COMP"}]}}, "grantlist": {"@complete": "y", "grant": {"grant-id": "9251", "grant-agency": "Estonian Science Foundation"}}}, "item-info": {"copyright": {"$": "Copyright 2013 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "11", "@year": "2013", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "370414042", "@idtype": "PUI"}, {"$": "20135017079202", "@idtype": "CPX"}, {"$": "84889594834", "@idtype": "SCP"}, {"$": "84889594834", "@idtype": "SGR"}], "ce:doi": "10.1145/2516775.2516807"}}, "tail": {"bibliography": {"@refcount": "11", "reference": [{"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Data processing on FPGAs\", Proceedings of the VLDB Endowment, Volume 2 Issue 1, August 2009, pp. 910-921.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Data processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "77952261145", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2", "@issue": "1"}, "pagerange": {"@first": "910", "@last": "921"}}, "ref-text": "August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Proceedings of the VLDB Endowment"}}, {"ref-fulltext": "G. Brassard, and P. Bratley, Fundamentals of Algorithms, Prentice Hall, 1996", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "refd-itemidlist": {"itemid": {"$": "0004125841", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Brassard", "ce:indexed-name": "Brassard G."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Bratley", "ce:indexed-name": "Bratley P."}]}, "ref-sourcetitle": "Fundamentals of Algorithms"}}, {"ref-fulltext": "G. Navarro, and R. Paredes, \"On Sorting, Heaps, and Minimum Spanning Trees\", Algorithmica, Volume 57 Issue 4, August 2010, pp. 585-620.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "On Sorting, Heaps, and Minimum Spanning Trees"}, "refd-itemidlist": {"itemid": {"$": "77952094710", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57", "@issue": "4"}, "pagerange": {"@first": "585", "@last": "620"}}, "ref-text": "August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Navarro", "ce:indexed-name": "Navarro G."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Paredes", "ce:indexed-name": "Paredes R."}]}, "ref-sourcetitle": "Algorithmica"}}, {"ref-fulltext": "E. Laber, and M. Molinaro, \"An Approximation Algorithm for Binary Searching in Trees\", Algorithmica, Volume 59 Issue 4, April 2011, pp. 601-620.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "An Approximation Algorithm for Binary Searching in Trees"}, "refd-itemidlist": {"itemid": {"$": "81955167329", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "601", "@last": "620"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Laber", "ce:indexed-name": "Laber E."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Molinaro", "ce:indexed-name": "Molinaro M."}]}, "ref-sourcetitle": "Algorithmica"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. thesis, ETH, Zurich, 2010.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, and P. Ienne, \"High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs\", 4th IEEE International Symposium on Parallel and Distributed Processing (IPDPS 2010), Atlanta, Georgia, USA.", "@id": "6", "ref-info": {"ref-title": {"ref-titletext": "High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "4th IEEE International Symposium on Parallel and Distributed Processing (IPDPS 2010), Atlanta, Georgia, USA"}}, {"ref-fulltext": "B. Cope, P.Y.K. Cheung, W. Luk, and L. Howes, \"Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study\", IEEE Transactions on computers, Volume 59 Issue 4, April 2010, pp. 433-448.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study"}, "refd-itemidlist": {"itemid": {"$": "77649253148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "433", "@last": "448"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cope", "ce:indexed-name": "Cope B."}, {"@seq": "2", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Howes", "ce:indexed-name": "Howes L."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "S. Rajasekaran, and S. Sen, \"Optimal and Practical Algorithms for Sorting on the PDM\", IEEE Transactions on Computers, Volume 57 Issue 4, April 2008, pp. 547-561.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Optimal and Practical Algorithms for Sorting on the PDM"}, "refd-itemidlist": {"itemid": {"$": "40949116340", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57", "@issue": "4"}, "pagerange": {"@first": "547", "@last": "561"}}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Rajasekaran", "ce:indexed-name": "Rajasekaran S."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sen", "ce:indexed-name": "Sen S."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "D. Koch, and J. Torresen, \"FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting\", 19th ACM/SIGDA international symposium on Field programmable gate arrays (FPGA'11), Monterey, CA, USA, February 27-March 01, 2011, pp. 45-54.", "@id": "9", "ref-info": {"ref-title": {"ref-titletext": "FPGASort: A high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting"}, "refd-itemidlist": {"itemid": {"$": "79952912515", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "45", "@last": "54"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Koch", "ce:indexed-name": "Koch D."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Torresen", "ce:indexed-name": "Torresen J."}]}, "ref-sourcetitle": "19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'11), Monterey, CA, USA, February 27-March 01, 2011"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", The 21st International Conference on Field Programmable Logic and Applications (FPL 2011), Chania, Crete, Greece, September 5-7, 2011, pp. 405-410.", "@id": "10", "ref-info": {"ref-title": {"ref-titletext": "Implementation in FPGA of Address-based Data Sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "The 21st International Conference on Field Programmable Logic and Applications (FPL 2011), Chania, Crete, Greece, September 5-7, 2011"}}, {"ref-fulltext": "D. Mihhailov, A. Sudnitson, V. Sklyarov, I. Skliarova, \"Implementation of Address-Based Data Sorting on Different FPGA Platforms\", 10th East-West Design & Test Symposium (EWDTS'2012), Kharkov, Ukraine, September 14-17, 2012, pp. 38-41.", "@id": "11", "ref-info": {"ref-title": {"ref-titletext": "Implementation of Address-Based Data Sorting on Different FPGA Platforms"}, "refd-itemidlist": {"itemid": {"$": "84893462933", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "38", "@last": "41"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "10th East-West Design & Test Symposium (EWDTS'2012), Kharkov, Ukraine, September 14-17, 2012"}}]}}}}, "affiliation": [{"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}, {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84889594834", "dc:description": "Among numerous data processing tasks sorting is considered to be one of the most important. Sorting still poses a big challenge as it actually becomes harder to solve this problem efficiently and fast with the constant demand for processing of larger and larger data sets in a reasonable amount of time. Reconfigurable computing provides an attractive option for implementation of data processing in the context of hardware, as the use of Field Programmable Gate Arrays (FPGAs) allows to eliminate the design constraints of processors and graphics processing units (GPUs) with predefined architectures. In this paper a technique that improves the performance of the address-based data sorting unit with an external DDR3 flag memory is proposed. It is demonstrated that the proposed technique can efficiently reduce the communication penalties associated with the use of external memory. \u00a9 2013 ACM.", "prism:coverDate": "2013-12-11", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84889594834", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84889594834"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84889594834&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84889594834&origin=inward"}], "prism:isbn": "9781450320214", "prism:publicationName": "ACM International Conference Proceeding Series", "source-id": "11600154611", "citedby-count": "0", "prism:volume": "767", "subtype": "cp", "prism:pageRange": "83-90", "dc:title": "Optimization of address-based data sorting unit with external memory support", "prism:endingPage": "90", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1145/2516775.2516807", "prism:startingPage": "83", "dc:identifier": "SCOPUS_ID:84889594834"}, "idxterms": {"mainterm": [{"$": "Data sorting", "@weight": "a", "@candidate": "n"}, {"$": "Design constraints", "@weight": "a", "@candidate": "n"}, {"$": "External memory", "@weight": "a", "@candidate": "n"}, {"$": "Graphics processing units", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable computing", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "address-based sorting"}, {"@_fa": "true", "$": "data processing"}, {"@_fa": "true", "$": "field programmable gate arrays"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Human-Computer Interaction", "@code": "1709", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Vision and Pattern Recognition", "@code": "1707", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Artjem", "preferred-name": {"ce:given-name": "Artjem", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "3", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "4", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}